
OtonomArac.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000109bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000aac  08010b50  08010b50  00020b50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115fc  080115fc  000301f0  2**0
                  CONTENTS
  4 .ARM          00000008  080115fc  080115fc  000215fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011604  08011604  000301f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08011604  08011604  00021604  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801160c  0801160c  0002160c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08011610  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301f0  2**0
                  CONTENTS
 10 .bss          0000098c  200001f0  200001f0  000301f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20000b7c  20000b7c  000301f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001dbc0  00000000  00000000  00030263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004531  00000000  00000000  0004de23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001490  00000000  00000000  00052358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ff7  00000000  00000000  000537e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00027972  00000000  00000000  000547df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d761  00000000  00000000  0007c151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d59a7  00000000  00000000  000998b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006fac  00000000  00000000  0016f25c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00176208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010b34 	.word	0x08010b34

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	08010b34 	.word	0x08010b34

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2iz>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b50:	d215      	bcs.n	8000b7e <__aeabi_d2iz+0x36>
 8000b52:	d511      	bpl.n	8000b78 <__aeabi_d2iz+0x30>
 8000b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b5c:	d912      	bls.n	8000b84 <__aeabi_d2iz+0x3c>
 8000b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	4770      	bx	lr
 8000b78:	f04f 0000 	mov.w	r0, #0
 8000b7c:	4770      	bx	lr
 8000b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b82:	d105      	bne.n	8000b90 <__aeabi_d2iz+0x48>
 8000b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	bf08      	it	eq
 8000b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9a6 	b.w	8000fdc <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff0b 	bl	8000acc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc81 	bl	80005e8 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc02 	bl	80004f4 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc78 	bl	80005e8 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff faba 	bl	8000278 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9e08      	ldr	r6, [sp, #32]
 8000d1a:	460d      	mov	r5, r1
 8000d1c:	4604      	mov	r4, r0
 8000d1e:	460f      	mov	r7, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14a      	bne.n	8000dba <__udivmoddi4+0xa6>
 8000d24:	428a      	cmp	r2, r1
 8000d26:	4694      	mov	ip, r2
 8000d28:	d965      	bls.n	8000df6 <__udivmoddi4+0xe2>
 8000d2a:	fab2 f382 	clz	r3, r2
 8000d2e:	b143      	cbz	r3, 8000d42 <__udivmoddi4+0x2e>
 8000d30:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d34:	f1c3 0220 	rsb	r2, r3, #32
 8000d38:	409f      	lsls	r7, r3
 8000d3a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d3e:	4317      	orrs	r7, r2
 8000d40:	409c      	lsls	r4, r3
 8000d42:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d46:	fa1f f58c 	uxth.w	r5, ip
 8000d4a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d4e:	0c22      	lsrs	r2, r4, #16
 8000d50:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d54:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d58:	fb01 f005 	mul.w	r0, r1, r5
 8000d5c:	4290      	cmp	r0, r2
 8000d5e:	d90a      	bls.n	8000d76 <__udivmoddi4+0x62>
 8000d60:	eb1c 0202 	adds.w	r2, ip, r2
 8000d64:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d68:	f080 811c 	bcs.w	8000fa4 <__udivmoddi4+0x290>
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	f240 8119 	bls.w	8000fa4 <__udivmoddi4+0x290>
 8000d72:	3902      	subs	r1, #2
 8000d74:	4462      	add	r2, ip
 8000d76:	1a12      	subs	r2, r2, r0
 8000d78:	b2a4      	uxth	r4, r4
 8000d7a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d7e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d82:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d86:	fb00 f505 	mul.w	r5, r0, r5
 8000d8a:	42a5      	cmp	r5, r4
 8000d8c:	d90a      	bls.n	8000da4 <__udivmoddi4+0x90>
 8000d8e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d92:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d96:	f080 8107 	bcs.w	8000fa8 <__udivmoddi4+0x294>
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	f240 8104 	bls.w	8000fa8 <__udivmoddi4+0x294>
 8000da0:	4464      	add	r4, ip
 8000da2:	3802      	subs	r0, #2
 8000da4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	2100      	movs	r1, #0
 8000dac:	b11e      	cbz	r6, 8000db6 <__udivmoddi4+0xa2>
 8000dae:	40dc      	lsrs	r4, r3
 8000db0:	2300      	movs	r3, #0
 8000db2:	e9c6 4300 	strd	r4, r3, [r6]
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0xbc>
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	f000 80ed 	beq.w	8000f9e <__udivmoddi4+0x28a>
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dca:	4608      	mov	r0, r1
 8000dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd0:	fab3 f183 	clz	r1, r3
 8000dd4:	2900      	cmp	r1, #0
 8000dd6:	d149      	bne.n	8000e6c <__udivmoddi4+0x158>
 8000dd8:	42ab      	cmp	r3, r5
 8000dda:	d302      	bcc.n	8000de2 <__udivmoddi4+0xce>
 8000ddc:	4282      	cmp	r2, r0
 8000dde:	f200 80f8 	bhi.w	8000fd2 <__udivmoddi4+0x2be>
 8000de2:	1a84      	subs	r4, r0, r2
 8000de4:	eb65 0203 	sbc.w	r2, r5, r3
 8000de8:	2001      	movs	r0, #1
 8000dea:	4617      	mov	r7, r2
 8000dec:	2e00      	cmp	r6, #0
 8000dee:	d0e2      	beq.n	8000db6 <__udivmoddi4+0xa2>
 8000df0:	e9c6 4700 	strd	r4, r7, [r6]
 8000df4:	e7df      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000df6:	b902      	cbnz	r2, 8000dfa <__udivmoddi4+0xe6>
 8000df8:	deff      	udf	#255	; 0xff
 8000dfa:	fab2 f382 	clz	r3, r2
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f040 8090 	bne.w	8000f24 <__udivmoddi4+0x210>
 8000e04:	1a8a      	subs	r2, r1, r2
 8000e06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e0a:	fa1f fe8c 	uxth.w	lr, ip
 8000e0e:	2101      	movs	r1, #1
 8000e10:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e14:	fb07 2015 	mls	r0, r7, r5, r2
 8000e18:	0c22      	lsrs	r2, r4, #16
 8000e1a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e1e:	fb0e f005 	mul.w	r0, lr, r5
 8000e22:	4290      	cmp	r0, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x124>
 8000e26:	eb1c 0202 	adds.w	r2, ip, r2
 8000e2a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e2e:	d202      	bcs.n	8000e36 <__udivmoddi4+0x122>
 8000e30:	4290      	cmp	r0, r2
 8000e32:	f200 80cb 	bhi.w	8000fcc <__udivmoddi4+0x2b8>
 8000e36:	4645      	mov	r5, r8
 8000e38:	1a12      	subs	r2, r2, r0
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e40:	fb07 2210 	mls	r2, r7, r0, r2
 8000e44:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e48:	fb0e fe00 	mul.w	lr, lr, r0
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x14e>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x14c>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	f200 80bb 	bhi.w	8000fd6 <__udivmoddi4+0x2c2>
 8000e60:	4610      	mov	r0, r2
 8000e62:	eba4 040e 	sub.w	r4, r4, lr
 8000e66:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e6a:	e79f      	b.n	8000dac <__udivmoddi4+0x98>
 8000e6c:	f1c1 0720 	rsb	r7, r1, #32
 8000e70:	408b      	lsls	r3, r1
 8000e72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e7a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e7e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e82:	40fd      	lsrs	r5, r7
 8000e84:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e88:	4323      	orrs	r3, r4
 8000e8a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e8e:	fa1f fe8c 	uxth.w	lr, ip
 8000e92:	fb09 5518 	mls	r5, r9, r8, r5
 8000e96:	0c1c      	lsrs	r4, r3, #16
 8000e98:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e9c:	fb08 f50e 	mul.w	r5, r8, lr
 8000ea0:	42a5      	cmp	r5, r4
 8000ea2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eaa:	d90b      	bls.n	8000ec4 <__udivmoddi4+0x1b0>
 8000eac:	eb1c 0404 	adds.w	r4, ip, r4
 8000eb0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eb4:	f080 8088 	bcs.w	8000fc8 <__udivmoddi4+0x2b4>
 8000eb8:	42a5      	cmp	r5, r4
 8000eba:	f240 8085 	bls.w	8000fc8 <__udivmoddi4+0x2b4>
 8000ebe:	f1a8 0802 	sub.w	r8, r8, #2
 8000ec2:	4464      	add	r4, ip
 8000ec4:	1b64      	subs	r4, r4, r5
 8000ec6:	b29d      	uxth	r5, r3
 8000ec8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ecc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ed4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x1da>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ee4:	d26c      	bcs.n	8000fc0 <__udivmoddi4+0x2ac>
 8000ee6:	45a6      	cmp	lr, r4
 8000ee8:	d96a      	bls.n	8000fc0 <__udivmoddi4+0x2ac>
 8000eea:	3b02      	subs	r3, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ef2:	fba3 9502 	umull	r9, r5, r3, r2
 8000ef6:	eba4 040e 	sub.w	r4, r4, lr
 8000efa:	42ac      	cmp	r4, r5
 8000efc:	46c8      	mov	r8, r9
 8000efe:	46ae      	mov	lr, r5
 8000f00:	d356      	bcc.n	8000fb0 <__udivmoddi4+0x29c>
 8000f02:	d053      	beq.n	8000fac <__udivmoddi4+0x298>
 8000f04:	b156      	cbz	r6, 8000f1c <__udivmoddi4+0x208>
 8000f06:	ebb0 0208 	subs.w	r2, r0, r8
 8000f0a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f0e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f12:	40ca      	lsrs	r2, r1
 8000f14:	40cc      	lsrs	r4, r1
 8000f16:	4317      	orrs	r7, r2
 8000f18:	e9c6 7400 	strd	r7, r4, [r6]
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	2100      	movs	r1, #0
 8000f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f24:	f1c3 0120 	rsb	r1, r3, #32
 8000f28:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f2c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f30:	fa25 f101 	lsr.w	r1, r5, r1
 8000f34:	409d      	lsls	r5, r3
 8000f36:	432a      	orrs	r2, r5
 8000f38:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f3c:	fa1f fe8c 	uxth.w	lr, ip
 8000f40:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f44:	fb07 1510 	mls	r5, r7, r0, r1
 8000f48:	0c11      	lsrs	r1, r2, #16
 8000f4a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f4e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f52:	428d      	cmp	r5, r1
 8000f54:	fa04 f403 	lsl.w	r4, r4, r3
 8000f58:	d908      	bls.n	8000f6c <__udivmoddi4+0x258>
 8000f5a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f5e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f62:	d22f      	bcs.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f64:	428d      	cmp	r5, r1
 8000f66:	d92d      	bls.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f68:	3802      	subs	r0, #2
 8000f6a:	4461      	add	r1, ip
 8000f6c:	1b49      	subs	r1, r1, r5
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f74:	fb07 1115 	mls	r1, r7, r5, r1
 8000f78:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f7c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f80:	4291      	cmp	r1, r2
 8000f82:	d908      	bls.n	8000f96 <__udivmoddi4+0x282>
 8000f84:	eb1c 0202 	adds.w	r2, ip, r2
 8000f88:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f8c:	d216      	bcs.n	8000fbc <__udivmoddi4+0x2a8>
 8000f8e:	4291      	cmp	r1, r2
 8000f90:	d914      	bls.n	8000fbc <__udivmoddi4+0x2a8>
 8000f92:	3d02      	subs	r5, #2
 8000f94:	4462      	add	r2, ip
 8000f96:	1a52      	subs	r2, r2, r1
 8000f98:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f9c:	e738      	b.n	8000e10 <__udivmoddi4+0xfc>
 8000f9e:	4631      	mov	r1, r6
 8000fa0:	4630      	mov	r0, r6
 8000fa2:	e708      	b.n	8000db6 <__udivmoddi4+0xa2>
 8000fa4:	4639      	mov	r1, r7
 8000fa6:	e6e6      	b.n	8000d76 <__udivmoddi4+0x62>
 8000fa8:	4610      	mov	r0, r2
 8000faa:	e6fb      	b.n	8000da4 <__udivmoddi4+0x90>
 8000fac:	4548      	cmp	r0, r9
 8000fae:	d2a9      	bcs.n	8000f04 <__udivmoddi4+0x1f0>
 8000fb0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fb4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	e7a3      	b.n	8000f04 <__udivmoddi4+0x1f0>
 8000fbc:	4645      	mov	r5, r8
 8000fbe:	e7ea      	b.n	8000f96 <__udivmoddi4+0x282>
 8000fc0:	462b      	mov	r3, r5
 8000fc2:	e794      	b.n	8000eee <__udivmoddi4+0x1da>
 8000fc4:	4640      	mov	r0, r8
 8000fc6:	e7d1      	b.n	8000f6c <__udivmoddi4+0x258>
 8000fc8:	46d0      	mov	r8, sl
 8000fca:	e77b      	b.n	8000ec4 <__udivmoddi4+0x1b0>
 8000fcc:	3d02      	subs	r5, #2
 8000fce:	4462      	add	r2, ip
 8000fd0:	e732      	b.n	8000e38 <__udivmoddi4+0x124>
 8000fd2:	4608      	mov	r0, r1
 8000fd4:	e70a      	b.n	8000dec <__udivmoddi4+0xd8>
 8000fd6:	4464      	add	r4, ip
 8000fd8:	3802      	subs	r0, #2
 8000fda:	e742      	b.n	8000e62 <__udivmoddi4+0x14e>

08000fdc <__aeabi_idiv0>:
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop

08000fe0 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PC10   ------> I2S3_CK
     PC12   ------> I2S3_SD
*/
void MX_GPIO_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08c      	sub	sp, #48	; 0x30
 8000fe4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe6:	f107 031c 	add.w	r3, r7, #28
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
 8000ff4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	61bb      	str	r3, [r7, #24]
 8000ffa:	4bae      	ldr	r3, [pc, #696]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffe:	4aad      	ldr	r2, [pc, #692]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001000:	f043 0310 	orr.w	r3, r3, #16
 8001004:	6313      	str	r3, [r2, #48]	; 0x30
 8001006:	4bab      	ldr	r3, [pc, #684]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	f003 0310 	and.w	r3, r3, #16
 800100e:	61bb      	str	r3, [r7, #24]
 8001010:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	4ba7      	ldr	r3, [pc, #668]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800101a:	4aa6      	ldr	r2, [pc, #664]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 800101c:	f043 0304 	orr.w	r3, r3, #4
 8001020:	6313      	str	r3, [r2, #48]	; 0x30
 8001022:	4ba4      	ldr	r3, [pc, #656]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	f003 0304 	and.w	r3, r3, #4
 800102a:	617b      	str	r3, [r7, #20]
 800102c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	4ba0      	ldr	r3, [pc, #640]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001036:	4a9f      	ldr	r2, [pc, #636]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800103c:	6313      	str	r3, [r2, #48]	; 0x30
 800103e:	4b9d      	ldr	r3, [pc, #628]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	4b99      	ldr	r3, [pc, #612]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a98      	ldr	r2, [pc, #608]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001054:	f043 0301 	orr.w	r3, r3, #1
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b96      	ldr	r3, [pc, #600]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f003 0301 	and.w	r3, r3, #1
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	4b92      	ldr	r3, [pc, #584]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	4a91      	ldr	r2, [pc, #580]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001070:	f043 0302 	orr.w	r3, r3, #2
 8001074:	6313      	str	r3, [r2, #48]	; 0x30
 8001076:	4b8f      	ldr	r3, [pc, #572]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4b8b      	ldr	r3, [pc, #556]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800108a:	4a8a      	ldr	r2, [pc, #552]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 800108c:	f043 0308 	orr.w	r3, r3, #8
 8001090:	6313      	str	r3, [r2, #48]	; 0x30
 8001092:	4b88      	ldr	r3, [pc, #544]	; (80012b4 <MX_GPIO_Init+0x2d4>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001096:	f003 0308 	and.w	r3, r3, #8
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800109e:	2200      	movs	r2, #0
 80010a0:	2108      	movs	r1, #8
 80010a2:	4885      	ldr	r0, [pc, #532]	; (80012b8 <MX_GPIO_Init+0x2d8>)
 80010a4:	f005 f82c 	bl	8006100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2101      	movs	r1, #1
 80010ac:	4883      	ldr	r0, [pc, #524]	; (80012bc <MX_GPIO_Init+0x2dc>)
 80010ae:	f005 f827 	bl	8006100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80010b2:	2200      	movs	r2, #0
 80010b4:	f24f 0116 	movw	r1, #61462	; 0xf016
 80010b8:	4881      	ldr	r0, [pc, #516]	; (80012c0 <MX_GPIO_Init+0x2e0>)
 80010ba:	f005 f821 	bl	8006100 <HAL_GPIO_WritePin>
                          |GPIO_PIN_1|GPIO_PIN_2|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2130      	movs	r1, #48	; 0x30
 80010c2:	4880      	ldr	r0, [pc, #512]	; (80012c4 <MX_GPIO_Init+0x2e4>)
 80010c4:	f005 f81c 	bl	8006100 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010c8:	2308      	movs	r3, #8
 80010ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010cc:	2301      	movs	r3, #1
 80010ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010d8:	f107 031c 	add.w	r3, r7, #28
 80010dc:	4619      	mov	r1, r3
 80010de:	4876      	ldr	r0, [pc, #472]	; (80012b8 <MX_GPIO_Init+0x2d8>)
 80010e0:	f004 fe72 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80010e4:	2301      	movs	r3, #1
 80010e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010f0:	2300      	movs	r3, #0
 80010f2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80010f4:	f107 031c 	add.w	r3, r7, #28
 80010f8:	4619      	mov	r1, r3
 80010fa:	4870      	ldr	r0, [pc, #448]	; (80012bc <MX_GPIO_Init+0x2dc>)
 80010fc:	f004 fe64 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001100:	2308      	movs	r3, #8
 8001102:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001104:	2302      	movs	r3, #2
 8001106:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001108:	2300      	movs	r3, #0
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2300      	movs	r3, #0
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001110:	2305      	movs	r3, #5
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4619      	mov	r1, r3
 800111a:	4868      	ldr	r0, [pc, #416]	; (80012bc <MX_GPIO_Init+0x2dc>)
 800111c:	f004 fe54 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001120:	2301      	movs	r3, #1
 8001122:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001124:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	4619      	mov	r1, r3
 8001134:	4864      	ldr	r0, [pc, #400]	; (80012c8 <MX_GPIO_Init+0x2e8>)
 8001136:	f004 fe47 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800113a:	2310      	movs	r3, #16
 800113c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113e:	2302      	movs	r3, #2
 8001140:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800114a:	2306      	movs	r3, #6
 800114c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800114e:	f107 031c 	add.w	r3, r7, #28
 8001152:	4619      	mov	r1, r3
 8001154:	485c      	ldr	r0, [pc, #368]	; (80012c8 <MX_GPIO_Init+0x2e8>)
 8001156:	f004 fe37 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800115a:	23e0      	movs	r3, #224	; 0xe0
 800115c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115e:	2302      	movs	r3, #2
 8001160:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001166:	2300      	movs	r3, #0
 8001168:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800116a:	2305      	movs	r3, #5
 800116c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4854      	ldr	r0, [pc, #336]	; (80012c8 <MX_GPIO_Init+0x2e8>)
 8001176:	f004 fe27 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800117a:	2304      	movs	r3, #4
 800117c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800117e:	2300      	movs	r3, #0
 8001180:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	484d      	ldr	r0, [pc, #308]	; (80012c4 <MX_GPIO_Init+0x2e4>)
 800118e:	f004 fe1b 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001192:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001196:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001198:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800119c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2300      	movs	r3, #0
 80011a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011a2:	f107 031c 	add.w	r3, r7, #28
 80011a6:	4619      	mov	r1, r3
 80011a8:	4843      	ldr	r0, [pc, #268]	; (80012b8 <MX_GPIO_Init+0x2d8>)
 80011aa:	f004 fe0d 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011b4:	2312      	movs	r3, #18
 80011b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b8:	2300      	movs	r3, #0
 80011ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011bc:	2303      	movs	r3, #3
 80011be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80011c0:	2304      	movs	r3, #4
 80011c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c4:	f107 031c 	add.w	r3, r7, #28
 80011c8:	4619      	mov	r1, r3
 80011ca:	483e      	ldr	r0, [pc, #248]	; (80012c4 <MX_GPIO_Init+0x2e4>)
 80011cc:	f004 fdfc 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PD1 PD2 PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80011d0:	f24f 0316 	movw	r3, #61462	; 0xf016
 80011d4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_1|GPIO_PIN_2|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011de:	2300      	movs	r3, #0
 80011e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011e2:	f107 031c 	add.w	r3, r7, #28
 80011e6:	4619      	mov	r1, r3
 80011e8:	4835      	ldr	r0, [pc, #212]	; (80012c0 <MX_GPIO_Init+0x2e0>)
 80011ea:	f004 fded 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80011ee:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80011f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f4:	2302      	movs	r3, #2
 80011f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2300      	movs	r3, #0
 80011fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001200:	2306      	movs	r3, #6
 8001202:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001204:	f107 031c 	add.w	r3, r7, #28
 8001208:	4619      	mov	r1, r3
 800120a:	482c      	ldr	r0, [pc, #176]	; (80012bc <MX_GPIO_Init+0x2dc>)
 800120c:	f004 fddc 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001210:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001216:	2300      	movs	r3, #0
 8001218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	4619      	mov	r1, r3
 8001224:	4828      	ldr	r0, [pc, #160]	; (80012c8 <MX_GPIO_Init+0x2e8>)
 8001226:	f004 fdcf 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800122a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800123c:	230a      	movs	r3, #10
 800123e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001240:	f107 031c 	add.w	r3, r7, #28
 8001244:	4619      	mov	r1, r3
 8001246:	4820      	ldr	r0, [pc, #128]	; (80012c8 <MX_GPIO_Init+0x2e8>)
 8001248:	f004 fdbe 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800124c:	2320      	movs	r3, #32
 800124e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001250:	2300      	movs	r3, #0
 8001252:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001258:	f107 031c 	add.w	r3, r7, #28
 800125c:	4619      	mov	r1, r3
 800125e:	4818      	ldr	r0, [pc, #96]	; (80012c0 <MX_GPIO_Init+0x2e0>)
 8001260:	f004 fdb2 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001264:	2330      	movs	r3, #48	; 0x30
 8001266:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001268:	2301      	movs	r3, #1
 800126a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	4619      	mov	r1, r3
 800127a:	4812      	ldr	r0, [pc, #72]	; (80012c4 <MX_GPIO_Init+0x2e4>)
 800127c:	f004 fda4 	bl	8005dc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001280:	2302      	movs	r3, #2
 8001282:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001284:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001288:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	4619      	mov	r1, r3
 8001294:	4808      	ldr	r0, [pc, #32]	; (80012b8 <MX_GPIO_Init+0x2d8>)
 8001296:	f004 fd97 	bl	8005dc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2100      	movs	r1, #0
 800129e:	2017      	movs	r0, #23
 80012a0:	f004 fcc9 	bl	8005c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80012a4:	2017      	movs	r0, #23
 80012a6:	f004 fce2 	bl	8005c6e <HAL_NVIC_EnableIRQ>

}
 80012aa:	bf00      	nop
 80012ac:	3730      	adds	r7, #48	; 0x30
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40020800 	.word	0x40020800
 80012c0:	40020c00 	.word	0x40020c00
 80012c4:	40020400 	.word	0x40020400
 80012c8:	40020000 	.word	0x40020000

080012cc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d0:	4b12      	ldr	r3, [pc, #72]	; (800131c <MX_I2C1_Init+0x50>)
 80012d2:	4a13      	ldr	r2, [pc, #76]	; (8001320 <MX_I2C1_Init+0x54>)
 80012d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012d6:	4b11      	ldr	r3, [pc, #68]	; (800131c <MX_I2C1_Init+0x50>)
 80012d8:	4a12      	ldr	r2, [pc, #72]	; (8001324 <MX_I2C1_Init+0x58>)
 80012da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012dc:	4b0f      	ldr	r3, [pc, #60]	; (800131c <MX_I2C1_Init+0x50>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012e2:	4b0e      	ldr	r3, [pc, #56]	; (800131c <MX_I2C1_Init+0x50>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e8:	4b0c      	ldr	r3, [pc, #48]	; (800131c <MX_I2C1_Init+0x50>)
 80012ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012f0:	4b0a      	ldr	r3, [pc, #40]	; (800131c <MX_I2C1_Init+0x50>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <MX_I2C1_Init+0x50>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fc:	4b07      	ldr	r3, [pc, #28]	; (800131c <MX_I2C1_Init+0x50>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <MX_I2C1_Init+0x50>)
 8001304:	2200      	movs	r2, #0
 8001306:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001308:	4804      	ldr	r0, [pc, #16]	; (800131c <MX_I2C1_Init+0x50>)
 800130a:	f004 ff37 	bl	800617c <HAL_I2C_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001314:	f000 fe40 	bl	8001f98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	2000020c 	.word	0x2000020c
 8001320:	40005400 	.word	0x40005400
 8001324:	000186a0 	.word	0x000186a0

08001328 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08a      	sub	sp, #40	; 0x28
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0314 	add.w	r3, r7, #20
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a19      	ldr	r2, [pc, #100]	; (80013ac <HAL_I2C_MspInit+0x84>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d12c      	bne.n	80013a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	4b18      	ldr	r3, [pc, #96]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a17      	ldr	r2, [pc, #92]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 8001354:	f043 0302 	orr.w	r3, r3, #2
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b15      	ldr	r3, [pc, #84]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	613b      	str	r3, [r7, #16]
 8001364:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001366:	f44f 7310 	mov.w	r3, #576	; 0x240
 800136a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800136c:	2312      	movs	r3, #18
 800136e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001370:	2301      	movs	r3, #1
 8001372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001378:	2304      	movs	r3, #4
 800137a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4619      	mov	r1, r3
 8001382:	480c      	ldr	r0, [pc, #48]	; (80013b4 <HAL_I2C_MspInit+0x8c>)
 8001384:	f004 fd20 	bl	8005dc8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001388:	2300      	movs	r3, #0
 800138a:	60fb      	str	r3, [r7, #12]
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 800138e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001390:	4a07      	ldr	r2, [pc, #28]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 8001392:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001396:	6413      	str	r3, [r2, #64]	; 0x40
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <HAL_I2C_MspInit+0x88>)
 800139a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013a4:	bf00      	nop
 80013a6:	3728      	adds	r7, #40	; 0x28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40005400 	.word	0x40005400
 80013b0:	40023800 	.word	0x40023800
 80013b4:	40020400 	.word	0x40020400

080013b8 <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d106      	bne.n	80013da <prv_parse_number+0x22>
        t = gh->p.term_str;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	3371      	adds	r3, #113	; 0x71
 80013d0:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 80013d2:	e002      	b.n	80013da <prv_parse_number+0x22>
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	3301      	adds	r3, #1
 80013d8:	603b      	str	r3, [r7, #0]
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d003      	beq.n	80013e8 <prv_parse_number+0x30>
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b20      	cmp	r3, #32
 80013e6:	d0f5      	beq.n	80013d4 <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b2d      	cmp	r3, #45	; 0x2d
 80013ee:	d104      	bne.n	80013fa <prv_parse_number+0x42>
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	3301      	adds	r3, #1
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	2301      	movs	r3, #1
 80013f8:	e000      	b.n	80013fc <prv_parse_number+0x44>
 80013fa:	2300      	movs	r3, #0
 80013fc:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 80013fe:	e00d      	b.n	800141c <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8001400:	68fa      	ldr	r2, [r7, #12]
 8001402:	4613      	mov	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4413      	add	r3, r2
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	461a      	mov	r2, r3
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	3b30      	subs	r3, #48	; 0x30
 8001412:	4413      	add	r3, r2
 8001414:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	3301      	adds	r3, #1
 800141a:	603b      	str	r3, [r7, #0]
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d007      	beq.n	8001432 <prv_parse_number+0x7a>
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b2f      	cmp	r3, #47	; 0x2f
 8001428:	d903      	bls.n	8001432 <prv_parse_number+0x7a>
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	2b39      	cmp	r3, #57	; 0x39
 8001430:	d9e6      	bls.n	8001400 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8001432:	7afb      	ldrb	r3, [r7, #11]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d002      	beq.n	800143e <prv_parse_number+0x86>
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	425b      	negs	r3, r3
 800143c:	e000      	b.n	8001440 <prv_parse_number+0x88>
 800143e:	68fb      	ldr	r3, [r7, #12]
}
 8001440:	4618      	mov	r0, r3
 8001442:	3714      	adds	r7, #20
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d106      	bne.n	800146a <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3371      	adds	r3, #113	; 0x71
 8001460:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8001462:	e002      	b.n	800146a <prv_parse_float_number+0x1e>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	603b      	str	r3, [r7, #0]
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d003      	beq.n	8001478 <prv_parse_float_number+0x2c>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	2b20      	cmp	r3, #32
 8001476:	d0f5      	beq.n	8001464 <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8001478:	2100      	movs	r1, #0
 800147a:	6838      	ldr	r0, [r7, #0]
 800147c:	f00d fb4c 	bl	800eb18 <strtod>
 8001480:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8001484:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001488:	ec43 2b17 	vmov	d7, r2, r3
}
 800148c:	eeb0 0a47 	vmov.f32	s0, s14
 8001490:	eef0 0a67 	vmov.f32	s1, s15
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 80014a4:	2100      	movs	r1, #0
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f7ff ffd0 	bl	800144c <prv_parse_float_number>
 80014ac:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 80014b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014b4:	f7ff fb48 	bl	8000b48 <__aeabi_d2iz>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a1d      	ldr	r2, [pc, #116]	; (8001530 <prv_parse_lat_long+0x94>)
 80014bc:	fb82 1203 	smull	r1, r2, r2, r3
 80014c0:	1152      	asrs	r2, r2, #5
 80014c2:	17db      	asrs	r3, r3, #31
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff f824 	bl	8000514 <__aeabi_i2d>
 80014cc:	4602      	mov	r2, r0
 80014ce:	460b      	mov	r3, r1
 80014d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 80014d4:	f04f 0200 	mov.w	r2, #0
 80014d8:	4b16      	ldr	r3, [pc, #88]	; (8001534 <prv_parse_lat_long+0x98>)
 80014da:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014de:	f7ff f883 	bl	80005e8 <__aeabi_dmul>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014ea:	f7fe fec5 	bl	8000278 <__aeabi_dsub>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <prv_parse_lat_long+0x9c>)
 80014fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001500:	f7ff f99c 	bl	800083c <__aeabi_ddiv>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800150c:	f7fe feb6 	bl	800027c <__adddf3>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 8001518:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800151c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001520:	eeb0 0a47 	vmov.f32	s0, s14
 8001524:	eef0 0a67 	vmov.f32	s1, s15
 8001528:	3720      	adds	r7, #32
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	51eb851f 	.word	0x51eb851f
 8001534:	40590000 	.word	0x40590000
 8001538:	404e0000 	.word	0x404e0000

0800153c <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 800153c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8001546:	6879      	ldr	r1, [r7, #4]
 8001548:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 800154c:	2900      	cmp	r1, #0
 800154e:	d169      	bne.n	8001624 <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3371      	adds	r3, #113	; 0x71
 8001554:	2206      	movs	r2, #6
 8001556:	49ba      	ldr	r1, [pc, #744]	; (8001840 <prv_parse_term+0x304>)
 8001558:	4618      	mov	r0, r3
 800155a:	f00d fbf6 	bl	800ed4a <strncmp>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d009      	beq.n	8001578 <prv_parse_term+0x3c>
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	3371      	adds	r3, #113	; 0x71
 8001568:	2206      	movs	r2, #6
 800156a:	49b6      	ldr	r1, [pc, #728]	; (8001844 <prv_parse_term+0x308>)
 800156c:	4618      	mov	r0, r3
 800156e:	f00d fbec 	bl	800ed4a <strncmp>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d104      	bne.n	8001582 <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001580:	e04e      	b.n	8001620 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	3371      	adds	r3, #113	; 0x71
 8001586:	2206      	movs	r2, #6
 8001588:	49af      	ldr	r1, [pc, #700]	; (8001848 <prv_parse_term+0x30c>)
 800158a:	4618      	mov	r0, r3
 800158c:	f00d fbdd 	bl	800ed4a <strncmp>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d009      	beq.n	80015aa <prv_parse_term+0x6e>
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	3371      	adds	r3, #113	; 0x71
 800159a:	2206      	movs	r2, #6
 800159c:	49ab      	ldr	r1, [pc, #684]	; (800184c <prv_parse_term+0x310>)
 800159e:	4618      	mov	r0, r3
 80015a0:	f00d fbd3 	bl	800ed4a <strncmp>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d104      	bne.n	80015b4 <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2202      	movs	r2, #2
 80015ae:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80015b2:	e035      	b.n	8001620 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3371      	adds	r3, #113	; 0x71
 80015b8:	2206      	movs	r2, #6
 80015ba:	49a5      	ldr	r1, [pc, #660]	; (8001850 <prv_parse_term+0x314>)
 80015bc:	4618      	mov	r0, r3
 80015be:	f00d fbc4 	bl	800ed4a <strncmp>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d009      	beq.n	80015dc <prv_parse_term+0xa0>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3371      	adds	r3, #113	; 0x71
 80015cc:	2206      	movs	r2, #6
 80015ce:	49a1      	ldr	r1, [pc, #644]	; (8001854 <prv_parse_term+0x318>)
 80015d0:	4618      	mov	r0, r3
 80015d2:	f00d fbba 	bl	800ed4a <strncmp>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d104      	bne.n	80015e6 <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2203      	movs	r2, #3
 80015e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 80015e4:	e01c      	b.n	8001620 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3371      	adds	r3, #113	; 0x71
 80015ea:	2206      	movs	r2, #6
 80015ec:	499a      	ldr	r1, [pc, #616]	; (8001858 <prv_parse_term+0x31c>)
 80015ee:	4618      	mov	r0, r3
 80015f0:	f00d fbab 	bl	800ed4a <strncmp>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d009      	beq.n	800160e <prv_parse_term+0xd2>
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	3371      	adds	r3, #113	; 0x71
 80015fe:	2206      	movs	r2, #6
 8001600:	4996      	ldr	r1, [pc, #600]	; (800185c <prv_parse_term+0x320>)
 8001602:	4618      	mov	r0, r3
 8001604:	f00d fba1 	bl	800ed4a <strncmp>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d104      	bne.n	8001618 <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2204      	movs	r2, #4
 8001612:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001616:	e003      	b.n	8001620 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
        }
        return 1;
 8001620:	2301      	movs	r3, #1
 8001622:	e231      	b.n	8001a88 <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8001624:	6879      	ldr	r1, [r7, #4]
 8001626:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 800162a:	2900      	cmp	r1, #0
 800162c:	f000 822b 	beq.w	8001a86 <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 8001630:	6879      	ldr	r1, [r7, #4]
 8001632:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001636:	2901      	cmp	r1, #1
 8001638:	f040 80c9 	bne.w	80017ce <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001642:	3b01      	subs	r3, #1
 8001644:	2b0a      	cmp	r3, #10
 8001646:	f200 8213 	bhi.w	8001a70 <prv_parse_term+0x534>
 800164a:	a201      	add	r2, pc, #4	; (adr r2, 8001650 <prv_parse_term+0x114>)
 800164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001650:	0800167d 	.word	0x0800167d
 8001654:	080016f7 	.word	0x080016f7
 8001658:	0800170d 	.word	0x0800170d
 800165c:	08001737 	.word	0x08001737
 8001660:	0800174d 	.word	0x0800174d
 8001664:	08001777 	.word	0x08001777
 8001668:	0800178b 	.word	0x0800178b
 800166c:	08001a71 	.word	0x08001a71
 8001670:	0800179f 	.word	0x0800179f
 8001674:	08001a71 	.word	0x08001a71
 8001678:	080017b7 	.word	0x080017b7
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001682:	3b30      	subs	r3, #48	; 0x30
 8001684:	b2db      	uxtb	r3, r3
 8001686:	461a      	mov	r2, r3
 8001688:	0092      	lsls	r2, r2, #2
 800168a:	4413      	add	r3, r2
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	b2da      	uxtb	r2, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001696:	4413      	add	r3, r2
 8001698:	b2db      	uxtb	r3, r3
 800169a:	3b30      	subs	r3, #48	; 0x30
 800169c:	b2da      	uxtb	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80016aa:	3b30      	subs	r3, #48	; 0x30
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	461a      	mov	r2, r3
 80016b0:	0092      	lsls	r2, r2, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	b2da      	uxtb	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80016be:	4413      	add	r3, r2
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	3b30      	subs	r3, #48	; 0x30
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	f883 20ab 	strb.w	r2, [r3, #171]	; 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 80016d2:	3b30      	subs	r3, #48	; 0x30
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	461a      	mov	r2, r3
 80016d8:	0092      	lsls	r2, r2, #2
 80016da:	4413      	add	r3, r2
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	b2da      	uxtb	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80016e6:	4413      	add	r3, r2
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	3b30      	subs	r3, #48	; 0x30
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                break;
 80016f4:	e1c7      	b.n	8001a86 <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fed0 	bl	800149c <prv_parse_lat_long>
 80016fc:	eeb0 7a40 	vmov.f32	s14, s0
 8001700:	eef0 7a60 	vmov.f32	s15, s1
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 800170a:	e1bc      	b.n	8001a86 <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001712:	2b53      	cmp	r3, #83	; 0x53
 8001714:	d005      	beq.n	8001722 <prv_parse_term+0x1e6>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800171c:	2b73      	cmp	r3, #115	; 0x73
 800171e:	f040 81a9 	bne.w	8001a74 <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001728:	4690      	mov	r8, r2
 800172a:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	e9c3 8922 	strd	r8, r9, [r3, #136]	; 0x88
                }
                break;
 8001734:	e19e      	b.n	8001a74 <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f7ff feb0 	bl	800149c <prv_parse_lat_long>
 800173c:	eeb0 7a40 	vmov.f32	s14, s0
 8001740:	eef0 7a60 	vmov.f32	s15, s1
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 800174a:	e19c      	b.n	8001a86 <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001752:	2b57      	cmp	r3, #87	; 0x57
 8001754:	d005      	beq.n	8001762 <prv_parse_term+0x226>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800175c:	2b77      	cmp	r3, #119	; 0x77
 800175e:	f040 818b 	bne.w	8001a78 <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001768:	4614      	mov	r4, r2
 800176a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	e9c3 4524 	strd	r4, r5, [r3, #144]	; 0x90
                }
                break;
 8001774:	e180      	b.n	8001a78 <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8001776:	2100      	movs	r1, #0
 8001778:	6878      	ldr	r0, [r7, #4]
 800177a:	f7ff fe1d 	bl	80013b8 <prv_parse_number>
 800177e:	4603      	mov	r3, r0
 8001780:	b2da      	uxtb	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
                break;
 8001788:	e17d      	b.n	8001a86 <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 800178a:	2100      	movs	r1, #0
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff fe13 	bl	80013b8 <prv_parse_number>
 8001792:	4603      	mov	r3, r0
 8001794:	b2da      	uxtb	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
                break;
 800179c:	e173      	b.n	8001a86 <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 800179e:	2100      	movs	r1, #0
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff fe53 	bl	800144c <prv_parse_float_number>
 80017a6:	eeb0 7a40 	vmov.f32	s14, s0
 80017aa:	eef0 7a60 	vmov.f32	s15, s1
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 80017b4:	e167      	b.n	8001a86 <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 80017b6:	2100      	movs	r1, #0
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff fe47 	bl	800144c <prv_parse_float_number>
 80017be:	eeb0 7a40 	vmov.f32	s14, s0
 80017c2:	eef0 7a60 	vmov.f32	s15, s1
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 80017cc:	e15b      	b.n	8001a86 <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 80017ce:	6879      	ldr	r1, [r7, #4]
 80017d0:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80017d4:	2902      	cmp	r1, #2
 80017d6:	f040 8083 	bne.w	80018e0 <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80017e0:	3b02      	subs	r3, #2
 80017e2:	2b0f      	cmp	r3, #15
 80017e4:	d860      	bhi.n	80018a8 <prv_parse_term+0x36c>
 80017e6:	a201      	add	r2, pc, #4	; (adr r2, 80017ec <prv_parse_term+0x2b0>)
 80017e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017ec:	0800182d 	.word	0x0800182d
 80017f0:	080018a9 	.word	0x080018a9
 80017f4:	080018a9 	.word	0x080018a9
 80017f8:	080018a9 	.word	0x080018a9
 80017fc:	080018a9 	.word	0x080018a9
 8001800:	080018a9 	.word	0x080018a9
 8001804:	080018a9 	.word	0x080018a9
 8001808:	080018a9 	.word	0x080018a9
 800180c:	080018a9 	.word	0x080018a9
 8001810:	080018a9 	.word	0x080018a9
 8001814:	080018a9 	.word	0x080018a9
 8001818:	080018a9 	.word	0x080018a9
 800181c:	080018a9 	.word	0x080018a9
 8001820:	08001861 	.word	0x08001861
 8001824:	08001879 	.word	0x08001879
 8001828:	08001891 	.word	0x08001891
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 800182c:	2100      	movs	r1, #0
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff fdc2 	bl	80013b8 <prv_parse_number>
 8001834:	4603      	mov	r3, r0
 8001836:	b2da      	uxtb	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
                break;
 800183e:	e122      	b.n	8001a86 <prv_parse_term+0x54a>
 8001840:	08010b50 	.word	0x08010b50
 8001844:	08010b58 	.word	0x08010b58
 8001848:	08010b60 	.word	0x08010b60
 800184c:	08010b68 	.word	0x08010b68
 8001850:	08010b70 	.word	0x08010b70
 8001854:	08010b78 	.word	0x08010b78
 8001858:	08010b80 	.word	0x08010b80
 800185c:	08010b88 	.word	0x08010b88
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 8001860:	2100      	movs	r1, #0
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff fdf2 	bl	800144c <prv_parse_float_number>
 8001868:	eeb0 7a40 	vmov.f32	s14, s0
 800186c:	eef0 7a60 	vmov.f32	s15, s1
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 8001876:	e106      	b.n	8001a86 <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 8001878:	2100      	movs	r1, #0
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff fde6 	bl	800144c <prv_parse_float_number>
 8001880:	eeb0 7a40 	vmov.f32	s14, s0
 8001884:	eef0 7a60 	vmov.f32	s15, s1
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	ed83 7b22 	vstr	d7, [r3, #136]	; 0x88
                break;
 800188e:	e0fa      	b.n	8001a86 <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8001890:	2100      	movs	r1, #0
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fdda 	bl	800144c <prv_parse_float_number>
 8001898:	eeb0 7a40 	vmov.f32	s14, s0
 800189c:	eef0 7a60 	vmov.f32	s15, s1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 80018a6:	e0ee      	b.n	8001a86 <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	f240 80e4 	bls.w	8001a7c <prv_parse_term+0x540>
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80018ba:	2b0e      	cmp	r3, #14
 80018bc:	f200 80de 	bhi.w	8001a7c <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 80018c0:	2100      	movs	r1, #0
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f7ff fd78 	bl	80013b8 <prv_parse_number>
 80018c8:	4602      	mov	r2, r0
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80018d0:	3b03      	subs	r3, #3
 80018d2:	b2d1      	uxtb	r1, r2
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	4413      	add	r3, r2
 80018d8:	460a      	mov	r2, r1
 80018da:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
                }
                break;
 80018de:	e0cd      	b.n	8001a7c <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 80018e0:	6879      	ldr	r1, [r7, #4]
 80018e2:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 80018e6:	2903      	cmp	r1, #3
 80018e8:	d11b      	bne.n	8001922 <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d002      	beq.n	80018fa <prv_parse_term+0x3be>
 80018f4:	2b03      	cmp	r3, #3
 80018f6:	d00a      	beq.n	800190e <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 80018f8:	e0c5      	b.n	8001a86 <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 80018fa:	2100      	movs	r1, #0
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff fd5b 	bl	80013b8 <prv_parse_number>
 8001902:	4603      	mov	r3, r0
 8001904:	b2da      	uxtb	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                break;
 800190c:	e0bb      	b.n	8001a86 <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 800190e:	2100      	movs	r1, #0
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f7ff fd51 	bl	80013b8 <prv_parse_number>
 8001916:	4603      	mov	r3, r0
 8001918:	b2da      	uxtb	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 8001920:	e0b1      	b.n	8001a86 <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 8001922:	6879      	ldr	r1, [r7, #4]
 8001924:	f891 1070 	ldrb.w	r1, [r1, #112]	; 0x70
 8001928:	2904      	cmp	r1, #4
 800192a:	f040 80ac 	bne.w	8001a86 <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	f891 107f 	ldrb.w	r1, [r1, #127]	; 0x7f
 8001934:	3902      	subs	r1, #2
 8001936:	2909      	cmp	r1, #9
 8001938:	f200 80a2 	bhi.w	8001a80 <prv_parse_term+0x544>
 800193c:	a001      	add	r0, pc, #4	; (adr r0, 8001944 <prv_parse_term+0x408>)
 800193e:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8001942:	bf00      	nop
 8001944:	0800196d 	.word	0x0800196d
 8001948:	08001a81 	.word	0x08001a81
 800194c:	08001a81 	.word	0x08001a81
 8001950:	08001a81 	.word	0x08001a81
 8001954:	08001a81 	.word	0x08001a81
 8001958:	08001987 	.word	0x08001987
 800195c:	0800199f 	.word	0x0800199f
 8001960:	080019b7 	.word	0x080019b7
 8001964:	08001a31 	.word	0x08001a31
 8001968:	08001a49 	.word	0x08001a49
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001972:	2b41      	cmp	r3, #65	; 0x41
 8001974:	bf0c      	ite	eq
 8001976:	2301      	moveq	r3, #1
 8001978:	2300      	movne	r3, #0
 800197a:	b2db      	uxtb	r3, r3
 800197c:	461a      	mov	r2, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
                break;
 8001984:	e07f      	b.n	8001a86 <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 8001986:	2100      	movs	r1, #0
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f7ff fd5f 	bl	800144c <prv_parse_float_number>
 800198e:	eeb0 7a40 	vmov.f32	s14, s0
 8001992:	eef0 7a60 	vmov.f32	s15, s1
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	ed83 7b24 	vstr	d7, [r3, #144]	; 0x90
                break;
 800199c:	e073      	b.n	8001a86 <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 800199e:	2100      	movs	r1, #0
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f7ff fd53 	bl	800144c <prv_parse_float_number>
 80019a6:	eeb0 7a40 	vmov.f32	s14, s0
 80019aa:	eef0 7a60 	vmov.f32	s15, s1
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
                break;
 80019b4:	e067      	b.n	8001a86 <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80019bc:	3b30      	subs	r3, #48	; 0x30
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	461a      	mov	r2, r3
 80019c2:	0092      	lsls	r2, r2, #2
 80019c4:	4413      	add	r3, r2
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80019d0:	4413      	add	r3, r2
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	3b30      	subs	r3, #48	; 0x30
 80019d6:	b2da      	uxtb	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f883 2089 	strb.w	r2, [r3, #137]	; 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80019e4:	3b30      	subs	r3, #48	; 0x30
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	461a      	mov	r2, r3
 80019ea:	0092      	lsls	r2, r2, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	b2da      	uxtb	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80019f8:	4413      	add	r3, r2
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	3b30      	subs	r3, #48	; 0x30
 80019fe:	b2da      	uxtb	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	f893 3075 	ldrb.w	r3, [r3, #117]	; 0x75
 8001a0c:	3b30      	subs	r3, #48	; 0x30
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	461a      	mov	r2, r3
 8001a12:	0092      	lsls	r2, r2, #2
 8001a14:	4413      	add	r3, r2
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001a20:	4413      	add	r3, r2
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	3b30      	subs	r3, #48	; 0x30
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
                break;
 8001a2e:	e02a      	b.n	8001a86 <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 8001a30:	2100      	movs	r1, #0
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f7ff fd0a 	bl	800144c <prv_parse_float_number>
 8001a38:	eeb0 7a40 	vmov.f32	s14, s0
 8001a3c:	eef0 7a60 	vmov.f32	s15, s1
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	ed83 7b28 	vstr	d7, [r3, #160]	; 0xa0
                break;
 8001a46:	e01e      	b.n	8001a86 <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001a48:	6879      	ldr	r1, [r7, #4]
 8001a4a:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8001a4e:	2957      	cmp	r1, #87	; 0x57
 8001a50:	d004      	beq.n	8001a5c <prv_parse_term+0x520>
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	f891 1071 	ldrb.w	r1, [r1, #113]	; 0x71
 8001a58:	2977      	cmp	r1, #119	; 0x77
 8001a5a:	d113      	bne.n	8001a84 <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	; 0xa0
 8001a62:	4602      	mov	r2, r0
 8001a64:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
                }
                break;
 8001a6e:	e009      	b.n	8001a84 <prv_parse_term+0x548>
                break;
 8001a70:	bf00      	nop
 8001a72:	e008      	b.n	8001a86 <prv_parse_term+0x54a>
                break;
 8001a74:	bf00      	nop
 8001a76:	e006      	b.n	8001a86 <prv_parse_term+0x54a>
                break;
 8001a78:	bf00      	nop
 8001a7a:	e004      	b.n	8001a86 <prv_parse_term+0x54a>
                break;
 8001a7c:	bf00      	nop
 8001a7e:	e002      	b.n	8001a86 <prv_parse_term+0x54a>
            default:
                break;
 8001a80:	bf00      	nop
 8001a82:	e000      	b.n	8001a86 <prv_parse_term+0x54a>
                break;
 8001a84:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 8001a86:	2301      	movs	r3, #1
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001a92:	bf00      	nop

08001a94 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8001a94:	b480      	push	{r7}
 8001a96:	b085      	sub	sp, #20
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001aa2:	2b2f      	cmp	r3, #47	; 0x2f
 8001aa4:	d90d      	bls.n	8001ac2 <prv_check_crc+0x2e>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001aac:	2b39      	cmp	r3, #57	; 0x39
 8001aae:	d808      	bhi.n	8001ac2 <prv_check_crc+0x2e>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001ab6:	3b30      	subs	r3, #48	; 0x30
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	b25a      	sxtb	r2, r3
 8001ac0:	e026      	b.n	8001b10 <prv_check_crc+0x7c>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001ac8:	2b60      	cmp	r3, #96	; 0x60
 8001aca:	d90d      	bls.n	8001ae8 <prv_check_crc+0x54>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001ad2:	2b7a      	cmp	r3, #122	; 0x7a
 8001ad4:	d808      	bhi.n	8001ae8 <prv_check_crc+0x54>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001adc:	3b57      	subs	r3, #87	; 0x57
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	011b      	lsls	r3, r3, #4
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	b25a      	sxtb	r2, r3
 8001ae6:	e013      	b.n	8001b10 <prv_check_crc+0x7c>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001aee:	2b40      	cmp	r3, #64	; 0x40
 8001af0:	d90d      	bls.n	8001b0e <prv_check_crc+0x7a>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001af8:	2b5a      	cmp	r3, #90	; 0x5a
 8001afa:	d808      	bhi.n	8001b0e <prv_check_crc+0x7a>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8001b02:	3b37      	subs	r3, #55	; 0x37
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	011b      	lsls	r3, r3, #4
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	b25a      	sxtb	r2, r3
 8001b0c:	e000      	b.n	8001b10 <prv_check_crc+0x7c>
 8001b0e:	2200      	movs	r2, #0
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b16:	2b2f      	cmp	r3, #47	; 0x2f
 8001b18:	d90c      	bls.n	8001b34 <prv_check_crc+0xa0>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b20:	2b39      	cmp	r3, #57	; 0x39
 8001b22:	d807      	bhi.n	8001b34 <prv_check_crc+0xa0>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b2a:	b25b      	sxtb	r3, r3
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	b25b      	sxtb	r3, r3
 8001b32:	e028      	b.n	8001b86 <prv_check_crc+0xf2>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b3a:	2b60      	cmp	r3, #96	; 0x60
 8001b3c:	d90e      	bls.n	8001b5c <prv_check_crc+0xc8>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b44:	2b7a      	cmp	r3, #122	; 0x7a
 8001b46:	d809      	bhi.n	8001b5c <prv_check_crc+0xc8>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b4e:	3b57      	subs	r3, #87	; 0x57
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	b25b      	sxtb	r3, r3
 8001b54:	f003 030f 	and.w	r3, r3, #15
 8001b58:	b25b      	sxtb	r3, r3
 8001b5a:	e014      	b.n	8001b86 <prv_check_crc+0xf2>
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b62:	2b40      	cmp	r3, #64	; 0x40
 8001b64:	d90e      	bls.n	8001b84 <prv_check_crc+0xf0>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b6c:	2b5a      	cmp	r3, #90	; 0x5a
 8001b6e:	d809      	bhi.n	8001b84 <prv_check_crc+0xf0>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8001b76:	3b37      	subs	r3, #55	; 0x37
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	b25b      	sxtb	r3, r3
 8001b7c:	f003 030f 	and.w	r3, r3, #15
 8001b80:	b25b      	sxtb	r3, r3
 8001b82:	e000      	b.n	8001b86 <prv_check_crc+0xf2>
 8001b84:	2300      	movs	r3, #0
 8001b86:	4313      	orrs	r3, r2
 8001b88:	b25b      	sxtb	r3, r3
 8001b8a:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001b92:	7bfa      	ldrb	r2, [r7, #15]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	bf0c      	ite	eq
 8001b98:	2301      	moveq	r3, #1
 8001b9a:	2300      	movne	r3, #0
 8001b9c:	b2db      	uxtb	r3, r3
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr

08001baa <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b082      	sub	sp, #8
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d136      	bne.n	8001c2a <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001bce:	6879      	ldr	r1, [r7, #4]
 8001bd0:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001bda:	6879      	ldr	r1, [r7, #4]
 8001bdc:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001be6:	6879      	ldr	r1, [r7, #4]
 8001be8:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	f893 20a8 	ldrb.w	r2, [r3, #168]	; 0xa8
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        gh->hours = gh->p.data.gga.hours;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f893 20aa 	ldrb.w	r2, [r3, #170]	; 0xaa
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
        gh->minutes = gh->p.data.gga.minutes;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	f893 20ab 	ldrb.w	r2, [r3, #171]	; 0xab
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        gh->seconds = gh->p.data.gga.seconds;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f893 20ac 	ldrb.w	r2, [r3, #172]	; 0xac
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001c28:	e061      	b.n	8001cee <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d121      	bne.n	8001c78 <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001c46:	6879      	ldr	r1, [r7, #4]
 8001c48:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001c52:	6879      	ldr	r1, [r7, #4]
 8001c54:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 20a0 	ldrb.w	r2, [r3, #160]	; 0xa0
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f103 0041 	add.w	r0, r3, #65	; 0x41
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	33a1      	adds	r3, #161	; 0xa1
 8001c6e:	220c      	movs	r2, #12
 8001c70:	4619      	mov	r1, r3
 8001c72:	f00d f8f0 	bl	800ee56 <memcpy>
 8001c76:	e03a      	b.n	8001cee <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001c7e:	2b03      	cmp	r3, #3
 8001c80:	d106      	bne.n	8001c90 <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8001c8e:	e02e      	b.n	8001cee <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	d129      	bne.n	8001cee <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	; 0x98
 8001ca0:	6879      	ldr	r1, [r7, #4]
 8001ca2:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	f893 2088 	ldrb.w	r2, [r3, #136]	; 0x88
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        gh->speed = gh->p.data.rmc.speed;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	; 0x90
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
        gh->variation = gh->p.data.rmc.variation;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	; 0xa0
 8001cc4:	6879      	ldr	r1, [r7, #4]
 8001cc6:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
        gh->date = gh->p.data.rmc.date;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 2089 	ldrb.w	r2, [r3, #137]	; 0x89
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        gh->month = gh->p.data.rmc.month;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 208a 	ldrb.w	r2, [r3, #138]	; 0x8a
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        gh->year = gh->p.data.rmc.year;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f893 208b 	ldrb.w	r2, [r3, #139]	; 0x8b
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 8001cee:	2301      	movs	r3, #1
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 8001d00:	22b0      	movs	r2, #176	; 0xb0
 8001d02:	2100      	movs	r1, #0
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f00d f818 	bl	800ed3a <memset>
    return 1;
 8001d0a:	2301      	movs	r3, #1
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b086      	sub	sp, #24
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001d24:	e0ad      	b.n	8001e82 <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	2b24      	cmp	r3, #36	; 0x24
 8001d2c:	d128      	bne.n	8001d80 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	3370      	adds	r3, #112	; 0x70
 8001d32:	2240      	movs	r2, #64	; 0x40
 8001d34:	2100      	movs	r1, #0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f00c ffff 	bl	800ed3a <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001d42:	2b0b      	cmp	r3, #11
 8001d44:	f200 8097 	bhi.w	8001e76 <lwgps_process+0x162>
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001d4e:	4619      	mov	r1, r3
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	781a      	ldrb	r2, [r3, #0]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	440b      	add	r3, r1
 8001d58:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001d62:	3301      	adds	r3, #1
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001d72:	461a      	mov	r2, r3
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	4413      	add	r3, r2
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001d7e:	e07a      	b.n	8001e76 <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b2c      	cmp	r3, #44	; 0x2c
 8001d86:	d11d      	bne.n	8001dc4 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001d88:	68f8      	ldr	r0, [r7, #12]
 8001d8a:	f7ff fbd7 	bl	800153c <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4053      	eors	r3, r2
 8001d9a:	b2da      	uxtb	r2, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001db8:	3301      	adds	r3, #1
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001dc2:	e058      	b.n	8001e76 <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b2a      	cmp	r3, #42	; 0x2a
 8001dca:	d117      	bne.n	8001dfc <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f7ff fbb5 	bl	800153c <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	2200      	movs	r2, #0
 8001de6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	f893 307f 	ldrb.w	r3, [r3, #127]	; 0x7f
 8001df0:	3301      	adds	r3, #1
 8001df2:	b2da      	uxtb	r2, r3
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	f883 207f 	strb.w	r2, [r3, #127]	; 0x7f
 8001dfa:	e03c      	b.n	8001e76 <lwgps_process+0x162>
        } else if (*d == '\r') {
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b0d      	cmp	r3, #13
 8001e02:	d109      	bne.n	8001e18 <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 8001e04:	68f8      	ldr	r0, [r7, #12]
 8001e06:	f7ff fe45 	bl	8001a94 <prv_check_crc>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d032      	beq.n	8001e76 <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f7ff feca 	bl	8001baa <prv_copy_from_tmp_memory>
 8001e16:	e02e      	b.n	8001e76 <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d109      	bne.n	8001e36 <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	4053      	eors	r3, r2
 8001e2e:	b2da      	uxtb	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e3c:	2b0b      	cmp	r3, #11
 8001e3e:	d81a      	bhi.n	8001e76 <lwgps_process+0x162>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e46:	4619      	mov	r1, r3
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	781a      	ldrb	r2, [r3, #0]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	440b      	add	r3, r1
 8001e50:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	4413      	add	r3, r2
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	3301      	adds	r3, #1
 8001e7a:	617b      	str	r3, [r7, #20]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	607b      	str	r3, [r7, #4]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f47f af4e 	bne.w	8001d26 <lwgps_process+0x12>
        }
    }
    return 1;
 8001e8a:	2301      	movs	r3, #1
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e98:	f003 fd5c 	bl	8005954 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e9c:	f000 f812 	bl	8001ec4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ea0:	f7ff f89e 	bl	8000fe0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ea4:	f7ff fa12 	bl	80012cc <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001ea8:	f000 ffe2 	bl	8002e70 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8001eac:	f000 ffb6 	bl	8002e1c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001eb0:	f000 fe46 	bl	8002b40 <MX_TIM2_Init>
  MX_TIM1_Init();
 8001eb4:	f000 fdec 	bl	8002a90 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  setup();
 8001eb8:	f000 f884 	bl	8001fc4 <setup>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  loop();
 8001ebc:	f000 f902 	bl	80020c4 <loop>
 8001ec0:	e7fc      	b.n	8001ebc <main+0x28>
	...

08001ec4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b094      	sub	sp, #80	; 0x50
 8001ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eca:	f107 0320 	add.w	r3, r7, #32
 8001ece:	2230      	movs	r2, #48	; 0x30
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f00c ff31 	bl	800ed3a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ed8:	f107 030c 	add.w	r3, r7, #12
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee8:	2300      	movs	r3, #0
 8001eea:	60bb      	str	r3, [r7, #8]
 8001eec:	4b28      	ldr	r3, [pc, #160]	; (8001f90 <SystemClock_Config+0xcc>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef0:	4a27      	ldr	r2, [pc, #156]	; (8001f90 <SystemClock_Config+0xcc>)
 8001ef2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef6:	6413      	str	r3, [r2, #64]	; 0x40
 8001ef8:	4b25      	ldr	r3, [pc, #148]	; (8001f90 <SystemClock_Config+0xcc>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f00:	60bb      	str	r3, [r7, #8]
 8001f02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f04:	2300      	movs	r3, #0
 8001f06:	607b      	str	r3, [r7, #4]
 8001f08:	4b22      	ldr	r3, [pc, #136]	; (8001f94 <SystemClock_Config+0xd0>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a21      	ldr	r2, [pc, #132]	; (8001f94 <SystemClock_Config+0xd0>)
 8001f0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	4b1f      	ldr	r3, [pc, #124]	; (8001f94 <SystemClock_Config+0xd0>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f1c:	607b      	str	r3, [r7, #4]
 8001f1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f20:	2301      	movs	r3, #1
 8001f22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f34:	2308      	movs	r3, #8
 8001f36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001f38:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001f3c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f42:	2307      	movs	r3, #7
 8001f44:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f46:	f107 0320 	add.w	r3, r7, #32
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	f005 fdba 	bl	8007ac4 <HAL_RCC_OscConfig>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001f56:	f000 f81f 	bl	8001f98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f5a:	230f      	movs	r3, #15
 8001f5c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f62:	2300      	movs	r3, #0
 8001f64:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f66:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f6a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f70:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f72:	f107 030c 	add.w	r3, r7, #12
 8001f76:	2105      	movs	r1, #5
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f006 f81b 	bl	8007fb4 <HAL_RCC_ClockConfig>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001f84:	f000 f808 	bl	8001f98 <Error_Handler>
  }
}
 8001f88:	bf00      	nop
 8001f8a:	3750      	adds	r7, #80	; 0x50
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40023800 	.word	0x40023800
 8001f94:	40007000 	.word	0x40007000

08001f98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f9c:	b672      	cpsid	i
}
 8001f9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001fa0:	e7fe      	b.n	8001fa0 <Error_Handler+0x8>

08001fa2 <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	ed87 0a01 	vstr	s0, [r7, #4]
 8001fac:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fb0:	eef0 7ae7 	vabs.f32	s15, s15
 8001fb4:	eeb0 0a67 	vmov.f32	s0, s15
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
	...

08001fc4 <setup>:
void YonelmeGorev();
void Gorevler4();
void ArayuzTask();

void setup()
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	//uart3.Yapilandir(115200, GPIOD, GPIO_PIN_8,GPIOB ,GPIO_PIN_11);
	//uart3.receiveIT(RotaData, 8);

	ArayuzPaket.PaketKesmeInit();
 8001fc8:	482e      	ldr	r0, [pc, #184]	; (8002084 <setup+0xc0>)
 8001fca:	f002 fda2 	bl	8004b12 <_ZN5Paket14PaketKesmeInitEv>
	motorSag.Yapilandir();
 8001fce:	482e      	ldr	r0, [pc, #184]	; (8002088 <setup+0xc4>)
 8001fd0:	f002 fa33 	bl	800443a <_ZN5Motor10YapilandirEv>
	motorSol.Yapilandir();
 8001fd4:	482d      	ldr	r0, [pc, #180]	; (800208c <setup+0xc8>)
 8001fd6:	f002 fa30 	bl	800443a <_ZN5Motor10YapilandirEv>
	gps.Yapilandir();
 8001fda:	482d      	ldr	r0, [pc, #180]	; (8002090 <setup+0xcc>)
 8001fdc:	f001 fb5b 	bl	8003696 <_ZN3GPS10YapilandirEv>
	mag.Yapilandir();
 8001fe0:	482c      	ldr	r0, [pc, #176]	; (8002094 <setup+0xd0>)
 8001fe2:	f002 f815 	bl	8004010 <_ZN5MyMag10YapilandirEv>
	imu.DBC_MPU6500_YAPILANDIR();
 8001fe6:	482c      	ldr	r0, [pc, #176]	; (8002098 <setup+0xd4>)
 8001fe8:	f001 fc13 	bl	8003812 <_ZN5MyImu22DBC_MPU6500_YAPILANDIREv>
	barometre.Yapilandir();
 8001fec:	482b      	ldr	r0, [pc, #172]	; (800209c <setup+0xd8>)
 8001fee:	f001 f84f 	bl	8003090 <_ZN9Barometre10YapilandirEv>
	timer3.Yapilandir(84000,5);
 8001ff2:	2205      	movs	r2, #5
 8001ff4:	492a      	ldr	r1, [pc, #168]	; (80020a0 <setup+0xdc>)
 8001ff6:	482b      	ldr	r0, [pc, #172]	; (80020a4 <setup+0xe0>)
 8001ff8:	f003 fb8c 	bl	8005714 <_ZN5Timer10YapilandirEmm>
	timer3.AktifEt();
 8001ffc:	4829      	ldr	r0, [pc, #164]	; (80020a4 <setup+0xe0>)
 8001ffe:	f003 fba8 	bl	8005752 <_ZN5Timer7AktifEtEv>

	HAL_Delay(1000);
 8002002:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002006:	f003 fd17 	bl	8005a38 <HAL_Delay>
	GPIOD->ODR ^= GPIO_PIN_12;
 800200a:	4b27      	ldr	r3, [pc, #156]	; (80020a8 <setup+0xe4>)
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	4a26      	ldr	r2, [pc, #152]	; (80020a8 <setup+0xe4>)
 8002010:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002014:	6153      	str	r3, [r2, #20]
	mag.KalibreEt();
 8002016:	481f      	ldr	r0, [pc, #124]	; (8002094 <setup+0xd0>)
 8002018:	f002 f85c 	bl	80040d4 <_ZN5MyMag9KalibreEtEv>
	GPIOD->ODR ^= GPIO_PIN_12;
 800201c:	4b22      	ldr	r3, [pc, #136]	; (80020a8 <setup+0xe4>)
 800201e:	695b      	ldr	r3, [r3, #20]
 8002020:	4a21      	ldr	r2, [pc, #132]	; (80020a8 <setup+0xe4>)
 8002022:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002026:	6153      	str	r3, [r2, #20]
	HAL_Delay(2000);
 8002028:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800202c:	f003 fd04 	bl	8005a38 <HAL_Delay>
	imu.DBC_GYRO_OFSET();
 8002030:	4819      	ldr	r0, [pc, #100]	; (8002098 <setup+0xd4>)
 8002032:	f001 fc53 	bl	80038dc <_ZN5MyImu14DBC_GYRO_OFSETEv>
	gorev.GorevAl(ImuGorev,25);
 8002036:	2219      	movs	r2, #25
 8002038:	491c      	ldr	r1, [pc, #112]	; (80020ac <setup+0xe8>)
 800203a:	481d      	ldr	r0, [pc, #116]	; (80020b0 <setup+0xec>)
 800203c:	f003 fa0b 	bl	8005456 <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(ArayuzTask,100);
 8002040:	2264      	movs	r2, #100	; 0x64
 8002042:	491c      	ldr	r1, [pc, #112]	; (80020b4 <setup+0xf0>)
 8002044:	481a      	ldr	r0, [pc, #104]	; (80020b0 <setup+0xec>)
 8002046:	f003 fa06 	bl	8005456 <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(YonelmeGorev,500);
 800204a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800204e:	491a      	ldr	r1, [pc, #104]	; (80020b8 <setup+0xf4>)
 8002050:	4817      	ldr	r0, [pc, #92]	; (80020b0 <setup+0xec>)
 8002052:	f003 fa00 	bl	8005456 <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	gorev.GorevAl(GpsGorev,1000);
 8002056:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800205a:	4918      	ldr	r1, [pc, #96]	; (80020bc <setup+0xf8>)
 800205c:	4814      	ldr	r0, [pc, #80]	; (80020b0 <setup+0xec>)
 800205e:	f003 f9fa 	bl	8005456 <_ZN13Gorevyonetici7GorevAlEPFvvEs>
	motorSag.PWM(1000,TIM_CHANNEL_2);
 8002062:	2204      	movs	r2, #4
 8002064:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002068:	4807      	ldr	r0, [pc, #28]	; (8002088 <setup+0xc4>)
 800206a:	f002 fa0b 	bl	8004484 <_ZN5Motor3PWMEtm>
	motorSol.PWM(1000,TIM_CHANNEL_4);
 800206e:	220c      	movs	r2, #12
 8002070:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002074:	4805      	ldr	r0, [pc, #20]	; (800208c <setup+0xc8>)
 8002076:	f002 fa05 	bl	8004484 <_ZN5Motor3PWMEtm>
	araba.Dur();
 800207a:	4811      	ldr	r0, [pc, #68]	; (80020c0 <setup+0xfc>)
 800207c:	f002 fa72 	bl	8004564 <_ZN5Araba3DurEv>

}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}
 8002084:	200007e8 	.word	0x200007e8
 8002088:	20000568 	.word	0x20000568
 800208c:	20000590 	.word	0x20000590
 8002090:	20000390 	.word	0x20000390
 8002094:	200004d8 	.word	0x200004d8
 8002098:	20000348 	.word	0x20000348
 800209c:	200004f8 	.word	0x200004f8
 80020a0:	00014820 	.word	0x00014820
 80020a4:	200002b8 	.word	0x200002b8
 80020a8:	40020c00 	.word	0x40020c00
 80020ac:	08002219 	.word	0x08002219
 80020b0:	200002bc 	.word	0x200002bc
 80020b4:	0800265d 	.word	0x0800265d
 80020b8:	080022e9 	.word	0x080022e9
 80020bc:	08002165 	.word	0x08002165
 80020c0:	20000900 	.word	0x20000900

080020c4 <loop>:

void loop()
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
	//motor1.AciBul();
	//tur=*motor1.TurAl();
	//aci=*motor1.AciAl();

	gorev.GorevCalistir();
 80020c8:	481f      	ldr	r0, [pc, #124]	; (8002148 <loop+0x84>)
 80020ca:	f003 fa53 	bl	8005574 <_ZN13Gorevyonetici13GorevCalistirEv>
	if(ArayuzPaket.GidilecekNoktaBayrak)
 80020ce:	4b1f      	ldr	r3, [pc, #124]	; (800214c <loop+0x88>)
 80020d0:	789b      	ldrb	r3, [r3, #2]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d036      	beq.n	8002144 <loop+0x80>
	{
		if(solaDonbayrak==true)
 80020d6:	4b1e      	ldr	r3, [pc, #120]	; (8002150 <loop+0x8c>)
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d105      	bne.n	80020ea <loop+0x26>
		{
			araba.solGit();
 80020de:	481d      	ldr	r0, [pc, #116]	; (8002154 <loop+0x90>)
 80020e0:	f002 fa76 	bl	80045d0 <_ZN5Araba6solGitEv>
			solaDonbayrak=false;
 80020e4:	4b1a      	ldr	r3, [pc, #104]	; (8002150 <loop+0x8c>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	701a      	strb	r2, [r3, #0]
		}
		if(sagaDonbayrak==true)
 80020ea:	4b1b      	ldr	r3, [pc, #108]	; (8002158 <loop+0x94>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d105      	bne.n	80020fe <loop+0x3a>
		{
			araba.sagGit();
 80020f2:	4818      	ldr	r0, [pc, #96]	; (8002154 <loop+0x90>)
 80020f4:	f002 fa5a 	bl	80045ac <_ZN5Araba6sagGitEv>
			sagaDonbayrak=false;
 80020f8:	4b17      	ldr	r3, [pc, #92]	; (8002158 <loop+0x94>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	701a      	strb	r2, [r3, #0]
		}
		if(heading >= donulecekAci_f - 4 && heading <= donulecekAci_f + 4)
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <loop+0x98>)
 8002100:	edd3 7a00 	vldr	s15, [r3]
 8002104:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002108:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <loop+0x9c>)
 800210e:	edd3 7a00 	vldr	s15, [r3]
 8002112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211a:	d900      	bls.n	800211e <loop+0x5a>
		{
			araba.duzGit();
		}
	}

}
 800211c:	e012      	b.n	8002144 <loop+0x80>
		if(heading >= donulecekAci_f - 4 && heading <= donulecekAci_f + 4)
 800211e:	4b0f      	ldr	r3, [pc, #60]	; (800215c <loop+0x98>)
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002128:	ee37 7a87 	vadd.f32	s14, s15, s14
 800212c:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <loop+0x9c>)
 800212e:	edd3 7a00 	vldr	s15, [r3]
 8002132:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800213a:	da00      	bge.n	800213e <loop+0x7a>
}
 800213c:	e002      	b.n	8002144 <loop+0x80>
			araba.duzGit();
 800213e:	4805      	ldr	r0, [pc, #20]	; (8002154 <loop+0x90>)
 8002140:	f002 fa22 	bl	8004588 <_ZN5Araba6duzGitEv>
}
 8002144:	bf00      	nop
 8002146:	bd80      	pop	{r7, pc}
 8002148:	200002bc 	.word	0x200002bc
 800214c:	200007e8 	.word	0x200007e8
 8002150:	200002b4 	.word	0x200002b4
 8002154:	20000900 	.word	0x20000900
 8002158:	200002b5 	.word	0x200002b5
 800215c:	200002b0 	.word	0x200002b0
 8002160:	200002a8 	.word	0x200002a8

08002164 <_Z8GpsGorevv>:

void GpsGorev()
{
 8002164:	b580      	push	{r7, lr}
 8002166:	ed2d 8b04 	vpush	{d8-d9}
 800216a:	af00      	add	r7, sp, #0
	GPIOD->ODR ^= GPIO_PIN_12;
 800216c:	4b22      	ldr	r3, [pc, #136]	; (80021f8 <_Z8GpsGorevv+0x94>)
 800216e:	695b      	ldr	r3, [r3, #20]
 8002170:	4a21      	ldr	r2, [pc, #132]	; (80021f8 <_Z8GpsGorevv+0x94>)
 8002172:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002176:	6153      	str	r3, [r2, #20]
	GpsPaket.GpsPaketOlustur(*gps.LatitudeAl(),*gps.LongitudeAl(),*barometre.IrtifaOku(0),*barometre.SicaklikOku());
 8002178:	4820      	ldr	r0, [pc, #128]	; (80021fc <_Z8GpsGorevv+0x98>)
 800217a:	f001 fb05 	bl	8003788 <_ZN3GPS10LatitudeAlEv>
 800217e:	4603      	mov	r3, r0
 8002180:	ed93 8a00 	vldr	s16, [r3]
 8002184:	481d      	ldr	r0, [pc, #116]	; (80021fc <_Z8GpsGorevv+0x98>)
 8002186:	f001 fb0c 	bl	80037a2 <_ZN3GPS11LongitudeAlEv>
 800218a:	4603      	mov	r3, r0
 800218c:	edd3 8a00 	vldr	s17, [r3]
 8002190:	2100      	movs	r1, #0
 8002192:	481b      	ldr	r0, [pc, #108]	; (8002200 <_Z8GpsGorevv+0x9c>)
 8002194:	f001 f968 	bl	8003468 <_ZN9Barometre9IrtifaOkuEh>
 8002198:	4603      	mov	r3, r0
 800219a:	ed93 9a00 	vldr	s18, [r3]
 800219e:	4818      	ldr	r0, [pc, #96]	; (8002200 <_Z8GpsGorevv+0x9c>)
 80021a0:	f001 f80a 	bl	80031b8 <_ZN9Barometre11SicaklikOkuEv>
 80021a4:	4603      	mov	r3, r0
 80021a6:	edd3 7a00 	vldr	s15, [r3]
 80021aa:	eef0 1a67 	vmov.f32	s3, s15
 80021ae:	eeb0 1a49 	vmov.f32	s2, s18
 80021b2:	eef0 0a68 	vmov.f32	s1, s17
 80021b6:	eeb0 0a48 	vmov.f32	s0, s16
 80021ba:	4812      	ldr	r0, [pc, #72]	; (8002204 <_Z8GpsGorevv+0xa0>)
 80021bc:	f002 fcb9 	bl	8004b32 <_ZN5Paket15GpsPaketOlusturEffff>
	GpsPaket.gpsPaketCagir(GpsDataPacket);
 80021c0:	4911      	ldr	r1, [pc, #68]	; (8002208 <_Z8GpsGorevv+0xa4>)
 80021c2:	4810      	ldr	r0, [pc, #64]	; (8002204 <_Z8GpsGorevv+0xa0>)
 80021c4:	f002 fe27 	bl	8004e16 <_ZN5Paket13gpsPaketCagirEPh>
	if(ArayuzPaket.YoklamaFlag)
 80021c8:	4b10      	ldr	r3, [pc, #64]	; (800220c <_Z8GpsGorevv+0xa8>)
 80021ca:	785b      	ldrb	r3, [r3, #1]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d00d      	beq.n	80021ec <_Z8GpsGorevv+0x88>
	{
		HAL_UART_Transmit(&huart3, GpsDataPacket, sizeof(GpsDataPacket), 1000);
 80021d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021d4:	2215      	movs	r2, #21
 80021d6:	490c      	ldr	r1, [pc, #48]	; (8002208 <_Z8GpsGorevv+0xa4>)
 80021d8:	480d      	ldr	r0, [pc, #52]	; (8002210 <_Z8GpsGorevv+0xac>)
 80021da:	f007 fa57 	bl	800968c <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, ImuDataPacket, sizeof(ImuDataPacket), 1000);
 80021de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021e2:	2215      	movs	r2, #21
 80021e4:	490b      	ldr	r1, [pc, #44]	; (8002214 <_Z8GpsGorevv+0xb0>)
 80021e6:	480a      	ldr	r0, [pc, #40]	; (8002210 <_Z8GpsGorevv+0xac>)
 80021e8:	f007 fa50 	bl	800968c <HAL_UART_Transmit>
	}
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	ecbd 8b04 	vpop	{d8-d9}
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40020c00 	.word	0x40020c00
 80021fc:	20000390 	.word	0x20000390
 8002200:	200004f8 	.word	0x200004f8
 8002204:	200005b8 	.word	0x200005b8
 8002208:	2000026c 	.word	0x2000026c
 800220c:	200007e8 	.word	0x200007e8
 8002210:	200009e4 	.word	0x200009e4
 8002214:	20000284 	.word	0x20000284

08002218 <_Z8ImuGorevv>:
void ImuGorev()
{
 8002218:	b580      	push	{r7, lr}
 800221a:	ed2d 8b04 	vpush	{d8-d9}
 800221e:	af00      	add	r7, sp, #0
	GPIOD->ODR ^= GPIO_PIN_13;
 8002220:	4b28      	ldr	r3, [pc, #160]	; (80022c4 <_Z8ImuGorevv+0xac>)
 8002222:	695b      	ldr	r3, [r3, #20]
 8002224:	4a27      	ldr	r2, [pc, #156]	; (80022c4 <_Z8ImuGorevv+0xac>)
 8002226:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800222a:	6153      	str	r3, [r2, #20]
	imu.DBC_ACI_BULMA();
 800222c:	4826      	ldr	r0, [pc, #152]	; (80022c8 <_Z8ImuGorevv+0xb0>)
 800222e:	f001 fcc7 	bl	8003bc0 <_ZN5MyImu13DBC_ACI_BULMAEv>

	pitch=*imu.PitchAl();
 8002232:	4825      	ldr	r0, [pc, #148]	; (80022c8 <_Z8ImuGorevv+0xb0>)
 8002234:	f001 fe90 	bl	8003f58 <_ZN5MyImu7PitchAlEv>
 8002238:	4603      	mov	r3, r0
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a23      	ldr	r2, [pc, #140]	; (80022cc <_Z8ImuGorevv+0xb4>)
 800223e:	6013      	str	r3, [r2, #0]
	roll=*imu.RollAl();
 8002240:	4821      	ldr	r0, [pc, #132]	; (80022c8 <_Z8ImuGorevv+0xb0>)
 8002242:	f001 fe95 	bl	8003f70 <_ZN5MyImu6RollAlEv>
 8002246:	4603      	mov	r3, r0
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a21      	ldr	r2, [pc, #132]	; (80022d0 <_Z8ImuGorevv+0xb8>)
 800224c:	6013      	str	r3, [r2, #0]
	yaw=*imu.YawAl();
 800224e:	481e      	ldr	r0, [pc, #120]	; (80022c8 <_Z8ImuGorevv+0xb0>)
 8002250:	f001 fe9a 	bl	8003f88 <_ZN5MyImu5YawAlEv>
 8002254:	4603      	mov	r3, r0
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a1e      	ldr	r2, [pc, #120]	; (80022d4 <_Z8ImuGorevv+0xbc>)
 800225a:	6013      	str	r3, [r2, #0]
	heading = *mag.HeadingOlustur();
 800225c:	481e      	ldr	r0, [pc, #120]	; (80022d8 <_Z8ImuGorevv+0xc0>)
 800225e:	f001 ffc7 	bl	80041f0 <_ZN5MyMag14HeadingOlusturEv>
 8002262:	4603      	mov	r3, r0
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a1d      	ldr	r2, [pc, #116]	; (80022dc <_Z8ImuGorevv+0xc4>)
 8002268:	6013      	str	r3, [r2, #0]
	ImuPaket.ImuPaketOlustur(*imu.PitchAl(), *imu.RollAl(), *mag.HeadingOlustur(), *imu.SicaklikAl());
 800226a:	4817      	ldr	r0, [pc, #92]	; (80022c8 <_Z8ImuGorevv+0xb0>)
 800226c:	f001 fe74 	bl	8003f58 <_ZN5MyImu7PitchAlEv>
 8002270:	4603      	mov	r3, r0
 8002272:	ed93 8a00 	vldr	s16, [r3]
 8002276:	4814      	ldr	r0, [pc, #80]	; (80022c8 <_Z8ImuGorevv+0xb0>)
 8002278:	f001 fe7a 	bl	8003f70 <_ZN5MyImu6RollAlEv>
 800227c:	4603      	mov	r3, r0
 800227e:	edd3 8a00 	vldr	s17, [r3]
 8002282:	4815      	ldr	r0, [pc, #84]	; (80022d8 <_Z8ImuGorevv+0xc0>)
 8002284:	f001 ffb4 	bl	80041f0 <_ZN5MyMag14HeadingOlusturEv>
 8002288:	4603      	mov	r3, r0
 800228a:	ed93 9a00 	vldr	s18, [r3]
 800228e:	480e      	ldr	r0, [pc, #56]	; (80022c8 <_Z8ImuGorevv+0xb0>)
 8002290:	f001 fe86 	bl	8003fa0 <_ZN5MyImu10SicaklikAlEv>
 8002294:	4603      	mov	r3, r0
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	eef0 1a67 	vmov.f32	s3, s15
 800229e:	eeb0 1a49 	vmov.f32	s2, s18
 80022a2:	eef0 0a68 	vmov.f32	s1, s17
 80022a6:	eeb0 0a48 	vmov.f32	s0, s16
 80022aa:	480d      	ldr	r0, [pc, #52]	; (80022e0 <_Z8ImuGorevv+0xc8>)
 80022ac:	f002 fcb8 	bl	8004c20 <_ZN5Paket15ImuPaketOlusturEffff>
	ImuPaket.imuPaketCagir(ImuDataPacket);
 80022b0:	490c      	ldr	r1, [pc, #48]	; (80022e4 <_Z8ImuGorevv+0xcc>)
 80022b2:	480b      	ldr	r0, [pc, #44]	; (80022e0 <_Z8ImuGorevv+0xc8>)
 80022b4:	f002 fdbf 	bl	8004e36 <_ZN5Paket13imuPaketCagirEPh>
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	ecbd 8b04 	vpop	{d8-d9}
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	40020c00 	.word	0x40020c00
 80022c8:	20000348 	.word	0x20000348
 80022cc:	2000029c 	.word	0x2000029c
 80022d0:	200002a0 	.word	0x200002a0
 80022d4:	200002a4 	.word	0x200002a4
 80022d8:	200004d8 	.word	0x200004d8
 80022dc:	200002a8 	.word	0x200002a8
 80022e0:	200006d0 	.word	0x200006d0
 80022e4:	20000284 	.word	0x20000284

080022e8 <_Z12YonelmeGorevv>:
	{
		HAL_UART_Transmit(&huart3, ImuDataPacket, sizeof(ImuDataPacket), 1000);
	}
}
void YonelmeGorev()
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	ed2d 8b04 	vpush	{d8-d9}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
    ArabaDurumlar Durum= MesafeBul;
 80022f2:	2300      	movs	r3, #0
 80022f4:	71fb      	strb	r3, [r7, #7]
    if(ArayuzPaket.GidilecekNoktaBayrak)
 80022f6:	4bc2      	ldr	r3, [pc, #776]	; (8002600 <_Z12YonelmeGorevv+0x318>)
 80022f8:	789b      	ldrb	r3, [r3, #2]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f000 817a 	beq.w	80025f4 <_Z12YonelmeGorevv+0x30c>
    {
        hedefbayrak = true;
 8002300:	4bc0      	ldr	r3, [pc, #768]	; (8002604 <_Z12YonelmeGorevv+0x31c>)
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]
        while(hedefbayrak)
 8002306:	e15f      	b.n	80025c8 <_Z12YonelmeGorevv+0x2e0>
        {
            switch(Durum)
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	2b02      	cmp	r3, #2
 800230c:	d05d      	beq.n	80023ca <_Z12YonelmeGorevv+0xe2>
 800230e:	2b02      	cmp	r3, #2
 8002310:	f300 815a 	bgt.w	80025c8 <_Z12YonelmeGorevv+0x2e0>
 8002314:	2b00      	cmp	r3, #0
 8002316:	d002      	beq.n	800231e <_Z12YonelmeGorevv+0x36>
 8002318:	2b01      	cmp	r3, #1
 800231a:	d02b      	beq.n	8002374 <_Z12YonelmeGorevv+0x8c>
 800231c:	e154      	b.n	80025c8 <_Z12YonelmeGorevv+0x2e0>
            {
                case MesafeBul:
                    gidilecekMesafe_f = araba.mesafeBul(*gps.LatitudeAl(), *gps.LongitudeAl(), *ArayuzPaket.ArayuzLatAl(), *ArayuzPaket.ArayuzLonAl());
 800231e:	48ba      	ldr	r0, [pc, #744]	; (8002608 <_Z12YonelmeGorevv+0x320>)
 8002320:	f001 fa32 	bl	8003788 <_ZN3GPS10LatitudeAlEv>
 8002324:	4603      	mov	r3, r0
 8002326:	ed93 8a00 	vldr	s16, [r3]
 800232a:	48b7      	ldr	r0, [pc, #732]	; (8002608 <_Z12YonelmeGorevv+0x320>)
 800232c:	f001 fa39 	bl	80037a2 <_ZN3GPS11LongitudeAlEv>
 8002330:	4603      	mov	r3, r0
 8002332:	edd3 8a00 	vldr	s17, [r3]
 8002336:	48b2      	ldr	r0, [pc, #712]	; (8002600 <_Z12YonelmeGorevv+0x318>)
 8002338:	f002 ff58 	bl	80051ec <_ZN5Paket11ArayuzLatAlEv>
 800233c:	4603      	mov	r3, r0
 800233e:	ed93 9a00 	vldr	s18, [r3]
 8002342:	48af      	ldr	r0, [pc, #700]	; (8002600 <_Z12YonelmeGorevv+0x318>)
 8002344:	f002 ff5f 	bl	8005206 <_ZN5Paket11ArayuzLonAlEv>
 8002348:	4603      	mov	r3, r0
 800234a:	edd3 7a00 	vldr	s15, [r3]
 800234e:	eef0 1a67 	vmov.f32	s3, s15
 8002352:	eeb0 1a49 	vmov.f32	s2, s18
 8002356:	eef0 0a68 	vmov.f32	s1, s17
 800235a:	eeb0 0a48 	vmov.f32	s0, s16
 800235e:	48ab      	ldr	r0, [pc, #684]	; (800260c <_Z12YonelmeGorevv+0x324>)
 8002360:	f002 f94a 	bl	80045f8 <_ZN5Araba9mesafeBulEffff>
 8002364:	eef0 7a40 	vmov.f32	s15, s0
 8002368:	4ba9      	ldr	r3, [pc, #676]	; (8002610 <_Z12YonelmeGorevv+0x328>)
 800236a:	edc3 7a00 	vstr	s15, [r3]
                    Durum = YonelimBul;
 800236e:	2301      	movs	r3, #1
 8002370:	71fb      	strb	r3, [r7, #7]
                    break;
 8002372:	e129      	b.n	80025c8 <_Z12YonelmeGorevv+0x2e0>

                case YonelimBul:
                    donulecekAci_f = araba.yonelimBul(*gps.LatitudeAl(), *gps.LongitudeAl(), *ArayuzPaket.ArayuzLatAl(), *ArayuzPaket.ArayuzLonAl());
 8002374:	48a4      	ldr	r0, [pc, #656]	; (8002608 <_Z12YonelmeGorevv+0x320>)
 8002376:	f001 fa07 	bl	8003788 <_ZN3GPS10LatitudeAlEv>
 800237a:	4603      	mov	r3, r0
 800237c:	ed93 8a00 	vldr	s16, [r3]
 8002380:	48a1      	ldr	r0, [pc, #644]	; (8002608 <_Z12YonelmeGorevv+0x320>)
 8002382:	f001 fa0e 	bl	80037a2 <_ZN3GPS11LongitudeAlEv>
 8002386:	4603      	mov	r3, r0
 8002388:	edd3 8a00 	vldr	s17, [r3]
 800238c:	489c      	ldr	r0, [pc, #624]	; (8002600 <_Z12YonelmeGorevv+0x318>)
 800238e:	f002 ff2d 	bl	80051ec <_ZN5Paket11ArayuzLatAlEv>
 8002392:	4603      	mov	r3, r0
 8002394:	ed93 9a00 	vldr	s18, [r3]
 8002398:	4899      	ldr	r0, [pc, #612]	; (8002600 <_Z12YonelmeGorevv+0x318>)
 800239a:	f002 ff34 	bl	8005206 <_ZN5Paket11ArayuzLonAlEv>
 800239e:	4603      	mov	r3, r0
 80023a0:	edd3 7a00 	vldr	s15, [r3]
 80023a4:	eef0 1a67 	vmov.f32	s3, s15
 80023a8:	eeb0 1a49 	vmov.f32	s2, s18
 80023ac:	eef0 0a68 	vmov.f32	s1, s17
 80023b0:	eeb0 0a48 	vmov.f32	s0, s16
 80023b4:	4895      	ldr	r0, [pc, #596]	; (800260c <_Z12YonelmeGorevv+0x324>)
 80023b6:	f002 f9ff 	bl	80047b8 <_ZN5Araba10yonelimBulEffff>
 80023ba:	eef0 7a40 	vmov.f32	s15, s0
 80023be:	4b95      	ldr	r3, [pc, #596]	; (8002614 <_Z12YonelmeGorevv+0x32c>)
 80023c0:	edc3 7a00 	vstr	s15, [r3]
                    Durum = Yonel;
 80023c4:	2302      	movs	r3, #2
 80023c6:	71fb      	strb	r3, [r7, #7]

                    break;
 80023c8:	e0fe      	b.n	80025c8 <_Z12YonelmeGorevv+0x2e0>

                case Yonel:
                	if(gidilecekMesafe_f>=10)
 80023ca:	4b91      	ldr	r3, [pc, #580]	; (8002610 <_Z12YonelmeGorevv+0x328>)
 80023cc:	edd3 7a00 	vldr	s15, [r3]
 80023d0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80023d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023dc:	f2c0 80f0 	blt.w	80025c0 <_Z12YonelmeGorevv+0x2d8>
                	{
                		if(heading < donulecekAci_f - 4 || heading > donulecekAci_f + 4)
 80023e0:	4b8c      	ldr	r3, [pc, #560]	; (8002614 <_Z12YonelmeGorevv+0x32c>)
 80023e2:	edd3 7a00 	vldr	s15, [r3]
 80023e6:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80023ea:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80023ee:	4b8a      	ldr	r3, [pc, #552]	; (8002618 <_Z12YonelmeGorevv+0x330>)
 80023f0:	edd3 7a00 	vldr	s15, [r3]
 80023f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023fc:	dc0f      	bgt.n	800241e <_Z12YonelmeGorevv+0x136>
 80023fe:	4b85      	ldr	r3, [pc, #532]	; (8002614 <_Z12YonelmeGorevv+0x32c>)
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002408:	ee37 7a87 	vadd.f32	s14, s15, s14
 800240c:	4b82      	ldr	r3, [pc, #520]	; (8002618 <_Z12YonelmeGorevv+0x330>)
 800240e:	edd3 7a00 	vldr	s15, [r3]
 8002412:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241a:	f140 80c2 	bpl.w	80025a2 <_Z12YonelmeGorevv+0x2ba>
                		{
                			hata = donulecekAci_f - heading;
 800241e:	4b7d      	ldr	r3, [pc, #500]	; (8002614 <_Z12YonelmeGorevv+0x32c>)
 8002420:	ed93 7a00 	vldr	s14, [r3]
 8002424:	4b7c      	ldr	r3, [pc, #496]	; (8002618 <_Z12YonelmeGorevv+0x330>)
 8002426:	edd3 7a00 	vldr	s15, [r3]
 800242a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800242e:	4b7b      	ldr	r3, [pc, #492]	; (800261c <_Z12YonelmeGorevv+0x334>)
 8002430:	edc3 7a00 	vstr	s15, [r3]
                			if(hata > 180)
 8002434:	4b79      	ldr	r3, [pc, #484]	; (800261c <_Z12YonelmeGorevv+0x334>)
 8002436:	edd3 7a00 	vldr	s15, [r3]
 800243a:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8002620 <_Z12YonelmeGorevv+0x338>
 800243e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002446:	dd0a      	ble.n	800245e <_Z12YonelmeGorevv+0x176>
                			{
                				hata = hata - 360;
 8002448:	4b74      	ldr	r3, [pc, #464]	; (800261c <_Z12YonelmeGorevv+0x334>)
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8002624 <_Z12YonelmeGorevv+0x33c>
 8002452:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002456:	4b71      	ldr	r3, [pc, #452]	; (800261c <_Z12YonelmeGorevv+0x334>)
 8002458:	edc3 7a00 	vstr	s15, [r3]
 800245c:	e013      	b.n	8002486 <_Z12YonelmeGorevv+0x19e>
                			}
                			else if(hata < -180)
 800245e:	4b6f      	ldr	r3, [pc, #444]	; (800261c <_Z12YonelmeGorevv+0x334>)
 8002460:	edd3 7a00 	vldr	s15, [r3]
 8002464:	ed9f 7a70 	vldr	s14, [pc, #448]	; 8002628 <_Z12YonelmeGorevv+0x340>
 8002468:	eef4 7ac7 	vcmpe.f32	s15, s14
 800246c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002470:	d509      	bpl.n	8002486 <_Z12YonelmeGorevv+0x19e>
                			{
                				hata = 360 + hata;
 8002472:	4b6a      	ldr	r3, [pc, #424]	; (800261c <_Z12YonelmeGorevv+0x334>)
 8002474:	edd3 7a00 	vldr	s15, [r3]
 8002478:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8002624 <_Z12YonelmeGorevv+0x33c>
 800247c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002480:	4b66      	ldr	r3, [pc, #408]	; (800261c <_Z12YonelmeGorevv+0x334>)
 8002482:	edc3 7a00 	vstr	s15, [r3]
                			}

                			if(abs(hata) < 10)
 8002486:	4b65      	ldr	r3, [pc, #404]	; (800261c <_Z12YonelmeGorevv+0x334>)
 8002488:	edd3 7a00 	vldr	s15, [r3]
 800248c:	eeb0 0a67 	vmov.f32	s0, s15
 8002490:	f7ff fd87 	bl	8001fa2 <_ZSt3absf>
 8002494:	eef0 7a40 	vmov.f32	s15, s0
 8002498:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800249c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a4:	bf4c      	ite	mi
 80024a6:	2301      	movmi	r3, #1
 80024a8:	2300      	movpl	r3, #0
 80024aa:	b2db      	uxtb	r3, r3
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00b      	beq.n	80024c8 <_Z12YonelmeGorevv+0x1e0>
                			{
                				integral += hata;
 80024b0:	4b5e      	ldr	r3, [pc, #376]	; (800262c <_Z12YonelmeGorevv+0x344>)
 80024b2:	ed93 7a00 	vldr	s14, [r3]
 80024b6:	4b59      	ldr	r3, [pc, #356]	; (800261c <_Z12YonelmeGorevv+0x334>)
 80024b8:	edd3 7a00 	vldr	s15, [r3]
 80024bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024c0:	4b5a      	ldr	r3, [pc, #360]	; (800262c <_Z12YonelmeGorevv+0x344>)
 80024c2:	edc3 7a00 	vstr	s15, [r3]
 80024c6:	e003      	b.n	80024d0 <_Z12YonelmeGorevv+0x1e8>
                			}
                			else
                			{
                				integral = 0;
 80024c8:	4b58      	ldr	r3, [pc, #352]	; (800262c <_Z12YonelmeGorevv+0x344>)
 80024ca:	f04f 0200 	mov.w	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
							}

							kontrolSinyali = Kp * hata + Ki * integral;
 80024d0:	4b57      	ldr	r3, [pc, #348]	; (8002630 <_Z12YonelmeGorevv+0x348>)
 80024d2:	ed93 7a00 	vldr	s14, [r3]
 80024d6:	4b51      	ldr	r3, [pc, #324]	; (800261c <_Z12YonelmeGorevv+0x334>)
 80024d8:	edd3 7a00 	vldr	s15, [r3]
 80024dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024e0:	4b54      	ldr	r3, [pc, #336]	; (8002634 <_Z12YonelmeGorevv+0x34c>)
 80024e2:	edd3 6a00 	vldr	s13, [r3]
 80024e6:	4b51      	ldr	r3, [pc, #324]	; (800262c <_Z12YonelmeGorevv+0x344>)
 80024e8:	edd3 7a00 	vldr	s15, [r3]
 80024ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024f4:	4b50      	ldr	r3, [pc, #320]	; (8002638 <_Z12YonelmeGorevv+0x350>)
 80024f6:	edc3 7a00 	vstr	s15, [r3]
							if(kontrolSinyali > 1000 || kontrolSinyali < -1000)
 80024fa:	4b4f      	ldr	r3, [pc, #316]	; (8002638 <_Z12YonelmeGorevv+0x350>)
 80024fc:	edd3 7a00 	vldr	s15, [r3]
 8002500:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 800263c <_Z12YonelmeGorevv+0x354>
 8002504:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250c:	dc09      	bgt.n	8002522 <_Z12YonelmeGorevv+0x23a>
 800250e:	4b4a      	ldr	r3, [pc, #296]	; (8002638 <_Z12YonelmeGorevv+0x350>)
 8002510:	edd3 7a00 	vldr	s15, [r3]
 8002514:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002640 <_Z12YonelmeGorevv+0x358>
 8002518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002520:	d502      	bpl.n	8002528 <_Z12YonelmeGorevv+0x240>
							{
								kontrolSinyali = 1000;
 8002522:	4b45      	ldr	r3, [pc, #276]	; (8002638 <_Z12YonelmeGorevv+0x350>)
 8002524:	4a47      	ldr	r2, [pc, #284]	; (8002644 <_Z12YonelmeGorevv+0x35c>)
 8002526:	601a      	str	r2, [r3, #0]
							}

							if(hata < 0)
 8002528:	4b3c      	ldr	r3, [pc, #240]	; (800261c <_Z12YonelmeGorevv+0x334>)
 800252a:	edd3 7a00 	vldr	s15, [r3]
 800252e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002536:	d516      	bpl.n	8002566 <_Z12YonelmeGorevv+0x27e>
							{
								motorSol.PWM(abs(kontrolSinyali), TIM_CHANNEL_4);
 8002538:	4b3f      	ldr	r3, [pc, #252]	; (8002638 <_Z12YonelmeGorevv+0x350>)
 800253a:	edd3 7a00 	vldr	s15, [r3]
 800253e:	eeb0 0a67 	vmov.f32	s0, s15
 8002542:	f7ff fd2e 	bl	8001fa2 <_ZSt3absf>
 8002546:	eef0 7a40 	vmov.f32	s15, s0
 800254a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800254e:	ee17 3a90 	vmov	r3, s15
 8002552:	b29b      	uxth	r3, r3
 8002554:	220c      	movs	r2, #12
 8002556:	4619      	mov	r1, r3
 8002558:	483b      	ldr	r0, [pc, #236]	; (8002648 <_Z12YonelmeGorevv+0x360>)
 800255a:	f001 ff93 	bl	8004484 <_ZN5Motor3PWMEtm>
								solaDonbayrak=true;
 800255e:	4b3b      	ldr	r3, [pc, #236]	; (800264c <_Z12YonelmeGorevv+0x364>)
 8002560:	2201      	movs	r2, #1
 8002562:	701a      	strb	r2, [r3, #0]
 8002564:	e015      	b.n	8002592 <_Z12YonelmeGorevv+0x2aa>
							}
							else
							{
								motorSag.PWM(abs(kontrolSinyali), TIM_CHANNEL_2);
 8002566:	4b34      	ldr	r3, [pc, #208]	; (8002638 <_Z12YonelmeGorevv+0x350>)
 8002568:	edd3 7a00 	vldr	s15, [r3]
 800256c:	eeb0 0a67 	vmov.f32	s0, s15
 8002570:	f7ff fd17 	bl	8001fa2 <_ZSt3absf>
 8002574:	eef0 7a40 	vmov.f32	s15, s0
 8002578:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800257c:	ee17 3a90 	vmov	r3, s15
 8002580:	b29b      	uxth	r3, r3
 8002582:	2204      	movs	r2, #4
 8002584:	4619      	mov	r1, r3
 8002586:	4832      	ldr	r0, [pc, #200]	; (8002650 <_Z12YonelmeGorevv+0x368>)
 8002588:	f001 ff7c 	bl	8004484 <_ZN5Motor3PWMEtm>
								sagaDonbayrak=true;
 800258c:	4b31      	ldr	r3, [pc, #196]	; (8002654 <_Z12YonelmeGorevv+0x36c>)
 800258e:	2201      	movs	r2, #1
 8002590:	701a      	strb	r2, [r3, #0]
							}

							heading = *mag.HeadingOlustur();  // heading gncelleniyor
 8002592:	4831      	ldr	r0, [pc, #196]	; (8002658 <_Z12YonelmeGorevv+0x370>)
 8002594:	f001 fe2c 	bl	80041f0 <_ZN5MyMag14HeadingOlusturEv>
 8002598:	4603      	mov	r3, r0
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a1e      	ldr	r2, [pc, #120]	; (8002618 <_Z12YonelmeGorevv+0x330>)
 800259e:	6013      	str	r3, [r2, #0]
 80025a0:	e00e      	b.n	80025c0 <_Z12YonelmeGorevv+0x2d8>
						}
						else
						{
							 motorSag.PWM(1000, TIM_CHANNEL_2);
 80025a2:	2204      	movs	r2, #4
 80025a4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025a8:	4829      	ldr	r0, [pc, #164]	; (8002650 <_Z12YonelmeGorevv+0x368>)
 80025aa:	f001 ff6b 	bl	8004484 <_ZN5Motor3PWMEtm>
							 motorSol.PWM(1000, TIM_CHANNEL_4);
 80025ae:	220c      	movs	r2, #12
 80025b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025b4:	4824      	ldr	r0, [pc, #144]	; (8002648 <_Z12YonelmeGorevv+0x360>)
 80025b6:	f001 ff65 	bl	8004484 <_ZN5Motor3PWMEtm>
							 araba.duzGit();
 80025ba:	4814      	ldr	r0, [pc, #80]	; (800260c <_Z12YonelmeGorevv+0x324>)
 80025bc:	f001 ffe4 	bl	8004588 <_ZN5Araba6duzGitEv>
						}
                	}
                	hedefbayrak = false;
 80025c0:	4b10      	ldr	r3, [pc, #64]	; (8002604 <_Z12YonelmeGorevv+0x31c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	701a      	strb	r2, [r3, #0]
                	break;
 80025c6:	bf00      	nop
        while(hedefbayrak)
 80025c8:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <_Z12YonelmeGorevv+0x31c>)
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	f47f ae9b 	bne.w	8002308 <_Z12YonelmeGorevv+0x20>
            }
        }

        if(gidilecekMesafe_f < 10)
 80025d2:	4b0f      	ldr	r3, [pc, #60]	; (8002610 <_Z12YonelmeGorevv+0x328>)
 80025d4:	edd3 7a00 	vldr	s15, [r3]
 80025d8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80025dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025e4:	d400      	bmi.n	80025e8 <_Z12YonelmeGorevv+0x300>
        {
            ArayuzPaket.GidilecekNoktaBayrak = false;
            araba.Dur();
        }
    }
}
 80025e6:	e005      	b.n	80025f4 <_Z12YonelmeGorevv+0x30c>
            ArayuzPaket.GidilecekNoktaBayrak = false;
 80025e8:	4b05      	ldr	r3, [pc, #20]	; (8002600 <_Z12YonelmeGorevv+0x318>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	709a      	strb	r2, [r3, #2]
            araba.Dur();
 80025ee:	4807      	ldr	r0, [pc, #28]	; (800260c <_Z12YonelmeGorevv+0x324>)
 80025f0:	f001 ffb8 	bl	8004564 <_ZN5Araba3DurEv>
}
 80025f4:	bf00      	nop
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	ecbd 8b04 	vpop	{d8-d9}
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	200007e8 	.word	0x200007e8
 8002604:	20000008 	.word	0x20000008
 8002608:	20000390 	.word	0x20000390
 800260c:	20000900 	.word	0x20000900
 8002610:	200002ac 	.word	0x200002ac
 8002614:	200002b0 	.word	0x200002b0
 8002618:	200002a8 	.word	0x200002a8
 800261c:	20000260 	.word	0x20000260
 8002620:	43340000 	.word	0x43340000
 8002624:	43b40000 	.word	0x43b40000
 8002628:	c3340000 	.word	0xc3340000
 800262c:	20000268 	.word	0x20000268
 8002630:	20000000 	.word	0x20000000
 8002634:	20000004 	.word	0x20000004
 8002638:	20000264 	.word	0x20000264
 800263c:	447a0000 	.word	0x447a0000
 8002640:	c47a0000 	.word	0xc47a0000
 8002644:	447a0000 	.word	0x447a0000
 8002648:	20000590 	.word	0x20000590
 800264c:	200002b4 	.word	0x200002b4
 8002650:	20000568 	.word	0x20000568
 8002654:	200002b5 	.word	0x200002b5
 8002658:	200004d8 	.word	0x200004d8

0800265c <_Z10ArayuzTaskv>:
void ArayuzTask()
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
	 if(ArayuzPaket.PaketCozBayrak)
 8002660:	4b05      	ldr	r3, [pc, #20]	; (8002678 <_Z10ArayuzTaskv+0x1c>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d005      	beq.n	8002674 <_Z10ArayuzTaskv+0x18>
	 {
		 ArayuzPaket.PaketCoz();
 8002668:	4803      	ldr	r0, [pc, #12]	; (8002678 <_Z10ArayuzTaskv+0x1c>)
 800266a:	f002 fc2d 	bl	8004ec8 <_ZN5Paket8PaketCozEv>
		 ArayuzPaket.PaketCozBayrak = false;
 800266e:	4b02      	ldr	r3, [pc, #8]	; (8002678 <_Z10ArayuzTaskv+0x1c>)
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
	 }
}
 8002674:	bf00      	nop
 8002676:	bd80      	pop	{r7, pc}
 8002678:	200007e8 	.word	0x200007e8

0800267c <TIM3_IRQHandler>:

extern "C" void TIM3_IRQHandler()
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
	gorev.GorevBayrakKaldir();
 8002680:	4802      	ldr	r0, [pc, #8]	; (800268c <TIM3_IRQHandler+0x10>)
 8002682:	f002 ff13 	bl	80054ac <_ZN13Gorevyonetici17GorevBayrakKaldirEv>
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	200002bc 	.word	0x200002bc

08002690 <HAL_UART_RxCpltCallback>:

extern "C" void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a08      	ldr	r2, [pc, #32]	; (80026c0 <HAL_UART_RxCpltCallback+0x30>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d102      	bne.n	80026a8 <HAL_UART_RxCpltCallback+0x18>
	{
		gps.UartRxCpltCallback();
 80026a2:	4808      	ldr	r0, [pc, #32]	; (80026c4 <HAL_UART_RxCpltCallback+0x34>)
 80026a4:	f001 f80d 	bl	80036c2 <_ZN3GPS18UartRxCpltCallbackEv>
	}
	if (huart->Instance == USART3)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a06      	ldr	r2, [pc, #24]	; (80026c8 <HAL_UART_RxCpltCallback+0x38>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d102      	bne.n	80026b8 <HAL_UART_RxCpltCallback+0x28>
	{
		ArayuzPaket.BayrakKaldir();
 80026b2:	4806      	ldr	r0, [pc, #24]	; (80026cc <HAL_UART_RxCpltCallback+0x3c>)
 80026b4:	f002 fbd0 	bl	8004e58 <_ZN5Paket12BayrakKaldirEv>
	}
}
 80026b8:	bf00      	nop
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40004400 	.word	0x40004400
 80026c4:	20000390 	.word	0x20000390
 80026c8:	40004800 	.word	0x40004800
 80026cc:	200007e8 	.word	0x200007e8

080026d0 <_Z41__static_initialization_and_destruction_0ii>:
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b086      	sub	sp, #24
 80026d4:	af04      	add	r7, sp, #16
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	6039      	str	r1, [r7, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d14e      	bne.n	800277e <_Z41__static_initialization_and_destruction_0ii+0xae>
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d149      	bne.n	800277e <_Z41__static_initialization_and_destruction_0ii+0xae>
Timer timer3(TIM3);
 80026ea:	4927      	ldr	r1, [pc, #156]	; (8002788 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80026ec:	4827      	ldr	r0, [pc, #156]	; (800278c <_Z41__static_initialization_and_destruction_0ii+0xbc>)
 80026ee:	f003 f801 	bl	80056f4 <_ZN5TimerC1EP11TIM_TypeDef>
Gorevyonetici gorev(TIM3);
 80026f2:	4925      	ldr	r1, [pc, #148]	; (8002788 <_Z41__static_initialization_and_destruction_0ii+0xb8>)
 80026f4:	4826      	ldr	r0, [pc, #152]	; (8002790 <_Z41__static_initialization_and_destruction_0ii+0xc0>)
 80026f6:	f002 fe69 	bl	80053cc <_ZN13GorevyoneticiC1EP11TIM_TypeDef>
MyImu imu(&hi2c1);
 80026fa:	4926      	ldr	r1, [pc, #152]	; (8002794 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 80026fc:	4826      	ldr	r0, [pc, #152]	; (8002798 <_Z41__static_initialization_and_destruction_0ii+0xc8>)
 80026fe:	f001 f85d 	bl	80037bc <_ZN5MyImuC1EP17I2C_HandleTypeDef>
GPS gps(&huart2);
 8002702:	4926      	ldr	r1, [pc, #152]	; (800279c <_Z41__static_initialization_and_destruction_0ii+0xcc>)
 8002704:	4826      	ldr	r0, [pc, #152]	; (80027a0 <_Z41__static_initialization_and_destruction_0ii+0xd0>)
 8002706:	f000 ffa5 	bl	8003654 <_ZN3GPSC1EP20__UART_HandleTypeDef>
MyMag mag(&hi2c1);
 800270a:	4922      	ldr	r1, [pc, #136]	; (8002794 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 800270c:	4825      	ldr	r0, [pc, #148]	; (80027a4 <_Z41__static_initialization_and_destruction_0ii+0xd4>)
 800270e:	f001 fc53 	bl	8003fb8 <_ZN5MyMagC1EP17I2C_HandleTypeDef>
Barometre barometre(&hi2c1, 0xEE);
 8002712:	22ee      	movs	r2, #238	; 0xee
 8002714:	491f      	ldr	r1, [pc, #124]	; (8002794 <_Z41__static_initialization_and_destruction_0ii+0xc4>)
 8002716:	4824      	ldr	r0, [pc, #144]	; (80027a8 <_Z41__static_initialization_and_destruction_0ii+0xd8>)
 8002718:	f000 fc8c 	bl	8003034 <_ZN9BarometreC1EP17I2C_HandleTypeDefh>
Motor motorSag(&htim2, &htim1, GPIOD, GPIO_PIN_1, GPIOD, GPIO_PIN_2);
 800271c:	2304      	movs	r3, #4
 800271e:	9302      	str	r3, [sp, #8]
 8002720:	4b22      	ldr	r3, [pc, #136]	; (80027ac <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 8002722:	9301      	str	r3, [sp, #4]
 8002724:	2302      	movs	r3, #2
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	4b20      	ldr	r3, [pc, #128]	; (80027ac <_Z41__static_initialization_and_destruction_0ii+0xdc>)
 800272a:	4a21      	ldr	r2, [pc, #132]	; (80027b0 <_Z41__static_initialization_and_destruction_0ii+0xe0>)
 800272c:	4921      	ldr	r1, [pc, #132]	; (80027b4 <_Z41__static_initialization_and_destruction_0ii+0xe4>)
 800272e:	4822      	ldr	r0, [pc, #136]	; (80027b8 <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 8002730:	f001 fe4e 	bl	80043d0 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_t>
Motor motorSol(&htim2, &htim1, GPIOB, GPIO_PIN_4, GPIOB, GPIO_PIN_5);
 8002734:	2320      	movs	r3, #32
 8002736:	9302      	str	r3, [sp, #8]
 8002738:	4b20      	ldr	r3, [pc, #128]	; (80027bc <_Z41__static_initialization_and_destruction_0ii+0xec>)
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	2310      	movs	r3, #16
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	4b1e      	ldr	r3, [pc, #120]	; (80027bc <_Z41__static_initialization_and_destruction_0ii+0xec>)
 8002742:	4a1b      	ldr	r2, [pc, #108]	; (80027b0 <_Z41__static_initialization_and_destruction_0ii+0xe0>)
 8002744:	491b      	ldr	r1, [pc, #108]	; (80027b4 <_Z41__static_initialization_and_destruction_0ii+0xe4>)
 8002746:	481e      	ldr	r0, [pc, #120]	; (80027c0 <_Z41__static_initialization_and_destruction_0ii+0xf0>)
 8002748:	f001 fe42 	bl	80043d0 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_t>
Paket GpsPaket(0x12, 0x34, 0x01, 0x11); //veri boyutu 17
 800274c:	2311      	movs	r3, #17
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	2301      	movs	r3, #1
 8002752:	2234      	movs	r2, #52	; 0x34
 8002754:	2112      	movs	r1, #18
 8002756:	481b      	ldr	r0, [pc, #108]	; (80027c4 <_Z41__static_initialization_and_destruction_0ii+0xf4>)
 8002758:	f002 f967 	bl	8004a2a <_ZN5PaketC1Ehhhh>
Paket ImuPaket(0x12, 0x34, 0x02, 0x11);//veri boyutu 17
 800275c:	2311      	movs	r3, #17
 800275e:	9300      	str	r3, [sp, #0]
 8002760:	2302      	movs	r3, #2
 8002762:	2234      	movs	r2, #52	; 0x34
 8002764:	2112      	movs	r1, #18
 8002766:	4818      	ldr	r0, [pc, #96]	; (80027c8 <_Z41__static_initialization_and_destruction_0ii+0xf8>)
 8002768:	f002 f95f 	bl	8004a2a <_ZN5PaketC1Ehhhh>
Paket ArayuzPaket(&huart3);
 800276c:	4917      	ldr	r1, [pc, #92]	; (80027cc <_Z41__static_initialization_and_destruction_0ii+0xfc>)
 800276e:	4818      	ldr	r0, [pc, #96]	; (80027d0 <_Z41__static_initialization_and_destruction_0ii+0x100>)
 8002770:	f002 f8fc 	bl	800496c <_ZN5PaketC1EP20__UART_HandleTypeDef>
Araba araba(motorSol,motorSag);
 8002774:	4a10      	ldr	r2, [pc, #64]	; (80027b8 <_Z41__static_initialization_and_destruction_0ii+0xe8>)
 8002776:	4912      	ldr	r1, [pc, #72]	; (80027c0 <_Z41__static_initialization_and_destruction_0ii+0xf0>)
 8002778:	4816      	ldr	r0, [pc, #88]	; (80027d4 <_Z41__static_initialization_and_destruction_0ii+0x104>)
 800277a:	f001 fee0 	bl	800453e <_ZN5ArabaC1ER5MotorS1_>
}
 800277e:	bf00      	nop
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	40000400 	.word	0x40000400
 800278c:	200002b8 	.word	0x200002b8
 8002790:	200002bc 	.word	0x200002bc
 8002794:	2000020c 	.word	0x2000020c
 8002798:	20000348 	.word	0x20000348
 800279c:	2000099c 	.word	0x2000099c
 80027a0:	20000390 	.word	0x20000390
 80027a4:	200004d8 	.word	0x200004d8
 80027a8:	200004f8 	.word	0x200004f8
 80027ac:	40020c00 	.word	0x40020c00
 80027b0:	2000090c 	.word	0x2000090c
 80027b4:	20000954 	.word	0x20000954
 80027b8:	20000568 	.word	0x20000568
 80027bc:	40020400 	.word	0x40020400
 80027c0:	20000590 	.word	0x20000590
 80027c4:	200005b8 	.word	0x200005b8
 80027c8:	200006d0 	.word	0x200006d0
 80027cc:	200009e4 	.word	0x200009e4
 80027d0:	200007e8 	.word	0x200007e8
 80027d4:	20000900 	.word	0x20000900

080027d8 <_GLOBAL__sub_I_Kp>:
 80027d8:	b580      	push	{r7, lr}
 80027da:	af00      	add	r7, sp, #0
 80027dc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80027e0:	2001      	movs	r0, #1
 80027e2:	f7ff ff75 	bl	80026d0 <_Z41__static_initialization_and_destruction_0ii>
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	607b      	str	r3, [r7, #4]
 80027f2:	4b10      	ldr	r3, [pc, #64]	; (8002834 <HAL_MspInit+0x4c>)
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	4a0f      	ldr	r2, [pc, #60]	; (8002834 <HAL_MspInit+0x4c>)
 80027f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027fc:	6453      	str	r3, [r2, #68]	; 0x44
 80027fe:	4b0d      	ldr	r3, [pc, #52]	; (8002834 <HAL_MspInit+0x4c>)
 8002800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002806:	607b      	str	r3, [r7, #4]
 8002808:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	603b      	str	r3, [r7, #0]
 800280e:	4b09      	ldr	r3, [pc, #36]	; (8002834 <HAL_MspInit+0x4c>)
 8002810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002812:	4a08      	ldr	r2, [pc, #32]	; (8002834 <HAL_MspInit+0x4c>)
 8002814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002818:	6413      	str	r3, [r2, #64]	; 0x40
 800281a:	4b06      	ldr	r3, [pc, #24]	; (8002834 <HAL_MspInit+0x4c>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002822:	603b      	str	r3, [r7, #0]
 8002824:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002826:	2007      	movs	r0, #7
 8002828:	f003 f9fa 	bl	8005c20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800282c:	bf00      	nop
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40023800 	.word	0x40023800

08002838 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800283c:	e7fe      	b.n	800283c <NMI_Handler+0x4>

0800283e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002842:	e7fe      	b.n	8002842 <HardFault_Handler+0x4>

08002844 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002848:	e7fe      	b.n	8002848 <MemManage_Handler+0x4>

0800284a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800284e:	e7fe      	b.n	800284e <BusFault_Handler+0x4>

08002850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002854:	e7fe      	b.n	8002854 <UsageFault_Handler+0x4>

08002856 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800285a:	bf00      	nop
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002872:	b480      	push	{r7}
 8002874:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002876:	bf00      	nop
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002884:	f003 f8b8 	bl	80059f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002888:	bf00      	nop
 800288a:	bd80      	pop	{r7, pc}

0800288c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002890:	2080      	movs	r0, #128	; 0x80
 8002892:	f003 fc4f 	bl	8006134 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002896:	f44f 7080 	mov.w	r0, #256	; 0x100
 800289a:	f003 fc4b 	bl	8006134 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
	...

080028a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028a8:	4802      	ldr	r0, [pc, #8]	; (80028b4 <TIM2_IRQHandler+0x10>)
 80028aa:	f006 f847 	bl	800893c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028ae:	bf00      	nop
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000954 	.word	0x20000954

080028b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80028bc:	4802      	ldr	r0, [pc, #8]	; (80028c8 <USART2_IRQHandler+0x10>)
 80028be:	f006 ff95 	bl	80097ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	2000099c 	.word	0x2000099c

080028cc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80028d0:	4802      	ldr	r0, [pc, #8]	; (80028dc <USART3_IRQHandler+0x10>)
 80028d2:	f006 ff8b 	bl	80097ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	200009e4 	.word	0x200009e4

080028e0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  return 1;
 80028e4:	2301      	movs	r3, #1
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <_kill>:

int _kill(int pid, int sig)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028fa:	f00c fa7f 	bl	800edfc <__errno>
 80028fe:	4603      	mov	r3, r0
 8002900:	2216      	movs	r2, #22
 8002902:	601a      	str	r2, [r3, #0]
  return -1;
 8002904:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002908:	4618      	mov	r0, r3
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <_exit>:

void _exit (int status)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002918:	f04f 31ff 	mov.w	r1, #4294967295
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff ffe7 	bl	80028f0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002922:	e7fe      	b.n	8002922 <_exit+0x12>

08002924 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002930:	2300      	movs	r3, #0
 8002932:	617b      	str	r3, [r7, #20]
 8002934:	e00a      	b.n	800294c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002936:	f3af 8000 	nop.w
 800293a:	4601      	mov	r1, r0
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	1c5a      	adds	r2, r3, #1
 8002940:	60ba      	str	r2, [r7, #8]
 8002942:	b2ca      	uxtb	r2, r1
 8002944:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	3301      	adds	r3, #1
 800294a:	617b      	str	r3, [r7, #20]
 800294c:	697a      	ldr	r2, [r7, #20]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	429a      	cmp	r2, r3
 8002952:	dbf0      	blt.n	8002936 <_read+0x12>
  }

  return len;
 8002954:	687b      	ldr	r3, [r7, #4]
}
 8002956:	4618      	mov	r0, r3
 8002958:	3718      	adds	r7, #24
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800295e:	b580      	push	{r7, lr}
 8002960:	b086      	sub	sp, #24
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	e009      	b.n	8002984 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	1c5a      	adds	r2, r3, #1
 8002974:	60ba      	str	r2, [r7, #8]
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	3301      	adds	r3, #1
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	429a      	cmp	r2, r3
 800298a:	dbf1      	blt.n	8002970 <_write+0x12>
  }
  return len;
 800298c:	687b      	ldr	r3, [r7, #4]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <_close>:

int _close(int file)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
 80029b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029be:	605a      	str	r2, [r3, #4]
  return 0;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <_isatty>:

int _isatty(int file)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029d6:	2301      	movs	r3, #1
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
	...

08002a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a08:	4a14      	ldr	r2, [pc, #80]	; (8002a5c <_sbrk+0x5c>)
 8002a0a:	4b15      	ldr	r3, [pc, #84]	; (8002a60 <_sbrk+0x60>)
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a14:	4b13      	ldr	r3, [pc, #76]	; (8002a64 <_sbrk+0x64>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d102      	bne.n	8002a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a1c:	4b11      	ldr	r3, [pc, #68]	; (8002a64 <_sbrk+0x64>)
 8002a1e:	4a12      	ldr	r2, [pc, #72]	; (8002a68 <_sbrk+0x68>)
 8002a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a22:	4b10      	ldr	r3, [pc, #64]	; (8002a64 <_sbrk+0x64>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d207      	bcs.n	8002a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a30:	f00c f9e4 	bl	800edfc <__errno>
 8002a34:	4603      	mov	r3, r0
 8002a36:	220c      	movs	r2, #12
 8002a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3e:	e009      	b.n	8002a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a40:	4b08      	ldr	r3, [pc, #32]	; (8002a64 <_sbrk+0x64>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a46:	4b07      	ldr	r3, [pc, #28]	; (8002a64 <_sbrk+0x64>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	4a05      	ldr	r2, [pc, #20]	; (8002a64 <_sbrk+0x64>)
 8002a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a52:	68fb      	ldr	r3, [r7, #12]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20020000 	.word	0x20020000
 8002a60:	00000400 	.word	0x00000400
 8002a64:	20000908 	.word	0x20000908
 8002a68:	20000b80 	.word	0x20000b80

08002a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a70:	4b06      	ldr	r3, [pc, #24]	; (8002a8c <SystemInit+0x20>)
 8002a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a76:	4a05      	ldr	r2, [pc, #20]	; (8002a8c <SystemInit+0x20>)
 8002a78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a80:	bf00      	nop
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b08c      	sub	sp, #48	; 0x30
 8002a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a96:	f107 030c 	add.w	r3, r7, #12
 8002a9a:	2224      	movs	r2, #36	; 0x24
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f00c f94b 	bl	800ed3a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002aa4:	1d3b      	adds	r3, r7, #4
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002aac:	4b22      	ldr	r3, [pc, #136]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002aae:	4a23      	ldr	r2, [pc, #140]	; (8002b3c <MX_TIM1_Init+0xac>)
 8002ab0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002ab2:	4b21      	ldr	r3, [pc, #132]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ab8:	4b1f      	ldr	r3, [pc, #124]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002abe:	4b1e      	ldr	r3, [pc, #120]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002ac0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ac4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ac6:	4b1c      	ldr	r3, [pc, #112]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002acc:	4b1a      	ldr	r3, [pc, #104]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ad2:	4b19      	ldr	r3, [pc, #100]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002adc:	2300      	movs	r3, #0
 8002ade:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002aec:	2300      	movs	r3, #0
 8002aee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002af0:	2301      	movs	r3, #1
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002af4:	2300      	movs	r3, #0
 8002af6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002af8:	2300      	movs	r3, #0
 8002afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002afc:	f107 030c 	add.w	r3, r7, #12
 8002b00:	4619      	mov	r1, r3
 8002b02:	480d      	ldr	r0, [pc, #52]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002b04:	f005 fde6 	bl	80086d4 <HAL_TIM_Encoder_Init>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002b0e:	f7ff fa43 	bl	8001f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b12:	2300      	movs	r3, #0
 8002b14:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b16:	2300      	movs	r3, #0
 8002b18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002b1a:	1d3b      	adds	r3, r7, #4
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	4806      	ldr	r0, [pc, #24]	; (8002b38 <MX_TIM1_Init+0xa8>)
 8002b20:	f006 fcd4 	bl	80094cc <HAL_TIMEx_MasterConfigSynchronization>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002b2a:	f7ff fa35 	bl	8001f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002b2e:	bf00      	nop
 8002b30:	3730      	adds	r7, #48	; 0x30
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	2000090c 	.word	0x2000090c
 8002b3c:	40010000 	.word	0x40010000

08002b40 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08e      	sub	sp, #56	; 0x38
 8002b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	605a      	str	r2, [r3, #4]
 8002b50:	609a      	str	r2, [r3, #8]
 8002b52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b54:	f107 0320 	add.w	r3, r7, #32
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b5e:	1d3b      	adds	r3, r7, #4
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	605a      	str	r2, [r3, #4]
 8002b66:	609a      	str	r2, [r3, #8]
 8002b68:	60da      	str	r2, [r3, #12]
 8002b6a:	611a      	str	r2, [r3, #16]
 8002b6c:	615a      	str	r2, [r3, #20]
 8002b6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b70:	4b32      	ldr	r3, [pc, #200]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002b72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84;
 8002b78:	4b30      	ldr	r3, [pc, #192]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002b7a:	2254      	movs	r2, #84	; 0x54
 8002b7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b7e:	4b2f      	ldr	r3, [pc, #188]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 8002b84:	4b2d      	ldr	r3, [pc, #180]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002b86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b8c:	4b2b      	ldr	r3, [pc, #172]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b92:	4b2a      	ldr	r3, [pc, #168]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b98:	4828      	ldr	r0, [pc, #160]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002b9a:	f005 fc2b 	bl	80083f4 <HAL_TIM_Base_Init>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002ba4:	f7ff f9f8 	bl	8001f98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ba8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bac:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002bae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4821      	ldr	r0, [pc, #132]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002bb6:	f006 f873 	bl	8008ca0 <HAL_TIM_ConfigClockSource>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002bc0:	f7ff f9ea 	bl	8001f98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002bc4:	481d      	ldr	r0, [pc, #116]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002bc6:	f005 fc64 	bl	8008492 <HAL_TIM_PWM_Init>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002bd0:	f7ff f9e2 	bl	8001f98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002bdc:	f107 0320 	add.w	r3, r7, #32
 8002be0:	4619      	mov	r1, r3
 8002be2:	4816      	ldr	r0, [pc, #88]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002be4:	f006 fc72 	bl	80094cc <HAL_TIMEx_MasterConfigSynchronization>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002bee:	f7ff f9d3 	bl	8001f98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bf2:	2360      	movs	r3, #96	; 0x60
 8002bf4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c02:	1d3b      	adds	r3, r7, #4
 8002c04:	2204      	movs	r2, #4
 8002c06:	4619      	mov	r1, r3
 8002c08:	480c      	ldr	r0, [pc, #48]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002c0a:	f005 ff87 	bl	8008b1c <HAL_TIM_PWM_ConfigChannel>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d001      	beq.n	8002c18 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002c14:	f7ff f9c0 	bl	8001f98 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002c18:	1d3b      	adds	r3, r7, #4
 8002c1a:	220c      	movs	r2, #12
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	4807      	ldr	r0, [pc, #28]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002c20:	f005 ff7c 	bl	8008b1c <HAL_TIM_PWM_ConfigChannel>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002c2a:	f7ff f9b5 	bl	8001f98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002c2e:	4803      	ldr	r0, [pc, #12]	; (8002c3c <MX_TIM2_Init+0xfc>)
 8002c30:	f000 f89c 	bl	8002d6c <HAL_TIM_MspPostInit>

}
 8002c34:	bf00      	nop
 8002c36:	3738      	adds	r7, #56	; 0x38
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	20000954 	.word	0x20000954

08002c40 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08a      	sub	sp, #40	; 0x28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c48:	f107 0314 	add.w	r3, r7, #20
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	605a      	str	r2, [r3, #4]
 8002c52:	609a      	str	r2, [r3, #8]
 8002c54:	60da      	str	r2, [r3, #12]
 8002c56:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <HAL_TIM_Encoder_MspInit+0x84>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d12c      	bne.n	8002cbc <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	613b      	str	r3, [r7, #16]
 8002c66:	4b18      	ldr	r3, [pc, #96]	; (8002cc8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	4a17      	ldr	r2, [pc, #92]	; (8002cc8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	6453      	str	r3, [r2, #68]	; 0x44
 8002c72:	4b15      	ldr	r3, [pc, #84]	; (8002cc8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	f003 0301 	and.w	r3, r3, #1
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	4a10      	ldr	r2, [pc, #64]	; (8002cc8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c88:	f043 0310 	orr.w	r3, r3, #16
 8002c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8e:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <HAL_TIM_Encoder_MspInit+0x88>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	f003 0310 	and.w	r3, r3, #16
 8002c96:	60fb      	str	r3, [r7, #12]
 8002c98:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8002c9a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002c9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cac:	2301      	movs	r3, #1
 8002cae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cb0:	f107 0314 	add.w	r3, r7, #20
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4805      	ldr	r0, [pc, #20]	; (8002ccc <HAL_TIM_Encoder_MspInit+0x8c>)
 8002cb8:	f003 f886 	bl	8005dc8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	3728      	adds	r7, #40	; 0x28
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40010000 	.word	0x40010000
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	40021000 	.word	0x40021000

08002cd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08a      	sub	sp, #40	; 0x28
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	60da      	str	r2, [r3, #12]
 8002ce6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf0:	d134      	bne.n	8002d5c <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	613b      	str	r3, [r7, #16]
 8002cf6:	4b1b      	ldr	r3, [pc, #108]	; (8002d64 <HAL_TIM_Base_MspInit+0x94>)
 8002cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfa:	4a1a      	ldr	r2, [pc, #104]	; (8002d64 <HAL_TIM_Base_MspInit+0x94>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	6413      	str	r3, [r2, #64]	; 0x40
 8002d02:	4b18      	ldr	r3, [pc, #96]	; (8002d64 <HAL_TIM_Base_MspInit+0x94>)
 8002d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d06:	f003 0301 	and.w	r3, r3, #1
 8002d0a:	613b      	str	r3, [r7, #16]
 8002d0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	4b14      	ldr	r3, [pc, #80]	; (8002d64 <HAL_TIM_Base_MspInit+0x94>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	4a13      	ldr	r2, [pc, #76]	; (8002d64 <HAL_TIM_Base_MspInit+0x94>)
 8002d18:	f043 0301 	orr.w	r3, r3, #1
 8002d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d1e:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <HAL_TIM_Base_MspInit+0x94>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002d2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d30:	2302      	movs	r3, #2
 8002d32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d34:	2300      	movs	r3, #0
 8002d36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d40:	f107 0314 	add.w	r3, r7, #20
 8002d44:	4619      	mov	r1, r3
 8002d46:	4808      	ldr	r0, [pc, #32]	; (8002d68 <HAL_TIM_Base_MspInit+0x98>)
 8002d48:	f003 f83e 	bl	8005dc8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	2100      	movs	r1, #0
 8002d50:	201c      	movs	r0, #28
 8002d52:	f002 ff70 	bl	8005c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d56:	201c      	movs	r0, #28
 8002d58:	f002 ff89 	bl	8005c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002d5c:	bf00      	nop
 8002d5e:	3728      	adds	r7, #40	; 0x28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	40023800 	.word	0x40023800
 8002d68:	40020000 	.word	0x40020000

08002d6c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b08a      	sub	sp, #40	; 0x28
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d74:	f107 0314 	add.w	r3, r7, #20
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
 8002d7c:	605a      	str	r2, [r3, #4]
 8002d7e:	609a      	str	r2, [r3, #8]
 8002d80:	60da      	str	r2, [r3, #12]
 8002d82:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d8c:	d13c      	bne.n	8002e08 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	4b1f      	ldr	r3, [pc, #124]	; (8002e10 <HAL_TIM_MspPostInit+0xa4>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	4a1e      	ldr	r2, [pc, #120]	; (8002e10 <HAL_TIM_MspPostInit+0xa4>)
 8002d98:	f043 0301 	orr.w	r3, r3, #1
 8002d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002d9e:	4b1c      	ldr	r3, [pc, #112]	; (8002e10 <HAL_TIM_MspPostInit+0xa4>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	613b      	str	r3, [r7, #16]
 8002da8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60fb      	str	r3, [r7, #12]
 8002dae:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <HAL_TIM_MspPostInit+0xa4>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4a17      	ldr	r2, [pc, #92]	; (8002e10 <HAL_TIM_MspPostInit+0xa4>)
 8002db4:	f043 0302 	orr.w	r3, r3, #2
 8002db8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dba:	4b15      	ldr	r3, [pc, #84]	; (8002e10 <HAL_TIM_MspPostInit+0xa4>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dca:	2302      	movs	r3, #2
 8002dcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dda:	f107 0314 	add.w	r3, r7, #20
 8002dde:	4619      	mov	r1, r3
 8002de0:	480c      	ldr	r0, [pc, #48]	; (8002e14 <HAL_TIM_MspPostInit+0xa8>)
 8002de2:	f002 fff1 	bl	8005dc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002de6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002dea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
 8002dee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df4:	2300      	movs	r3, #0
 8002df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dfc:	f107 0314 	add.w	r3, r7, #20
 8002e00:	4619      	mov	r1, r3
 8002e02:	4805      	ldr	r0, [pc, #20]	; (8002e18 <HAL_TIM_MspPostInit+0xac>)
 8002e04:	f002 ffe0 	bl	8005dc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002e08:	bf00      	nop
 8002e0a:	3728      	adds	r7, #40	; 0x28
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40020000 	.word	0x40020000
 8002e18:	40020400 	.word	0x40020400

08002e1c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e20:	4b11      	ldr	r3, [pc, #68]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e22:	4a12      	ldr	r2, [pc, #72]	; (8002e6c <MX_USART2_UART_Init+0x50>)
 8002e24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002e26:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e28:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e2e:	4b0e      	ldr	r3, [pc, #56]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e30:	2200      	movs	r2, #0
 8002e32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e34:	4b0c      	ldr	r3, [pc, #48]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e3a:	4b0b      	ldr	r3, [pc, #44]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e40:	4b09      	ldr	r3, [pc, #36]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e42:	220c      	movs	r2, #12
 8002e44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e46:	4b08      	ldr	r3, [pc, #32]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e4c:	4b06      	ldr	r3, [pc, #24]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e4e:	2200      	movs	r2, #0
 8002e50:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e52:	4805      	ldr	r0, [pc, #20]	; (8002e68 <MX_USART2_UART_Init+0x4c>)
 8002e54:	f006 fbca 	bl	80095ec <HAL_UART_Init>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e5e:	f7ff f89b 	bl	8001f98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e62:	bf00      	nop
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	2000099c 	.word	0x2000099c
 8002e6c:	40004400 	.word	0x40004400

08002e70 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e74:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002e76:	4a12      	ldr	r2, [pc, #72]	; (8002ec0 <MX_USART3_UART_Init+0x50>)
 8002e78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002e7a:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002e7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002e80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e82:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e88:	4b0c      	ldr	r3, [pc, #48]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e8e:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e94:	4b09      	ldr	r3, [pc, #36]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002e96:	220c      	movs	r2, #12
 8002e98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e9a:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002ea6:	4805      	ldr	r0, [pc, #20]	; (8002ebc <MX_USART3_UART_Init+0x4c>)
 8002ea8:	f006 fba0 	bl	80095ec <HAL_UART_Init>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d001      	beq.n	8002eb6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002eb2:	f7ff f871 	bl	8001f98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002eb6:	bf00      	nop
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	200009e4 	.word	0x200009e4
 8002ec0:	40004800 	.word	0x40004800

08002ec4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b08c      	sub	sp, #48	; 0x30
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ecc:	f107 031c 	add.w	r3, r7, #28
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
 8002eda:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a3a      	ldr	r2, [pc, #232]	; (8002fcc <HAL_UART_MspInit+0x108>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d134      	bne.n	8002f50 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	61bb      	str	r3, [r7, #24]
 8002eea:	4b39      	ldr	r3, [pc, #228]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	4a38      	ldr	r2, [pc, #224]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ef6:	4b36      	ldr	r3, [pc, #216]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efe:	61bb      	str	r3, [r7, #24]
 8002f00:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	617b      	str	r3, [r7, #20]
 8002f06:	4b32      	ldr	r3, [pc, #200]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0a:	4a31      	ldr	r2, [pc, #196]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f0c:	f043 0301 	orr.w	r3, r3, #1
 8002f10:	6313      	str	r3, [r2, #48]	; 0x30
 8002f12:	4b2f      	ldr	r3, [pc, #188]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	f003 0301 	and.w	r3, r3, #1
 8002f1a:	617b      	str	r3, [r7, #20]
 8002f1c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002f1e:	230c      	movs	r3, #12
 8002f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f22:	2302      	movs	r3, #2
 8002f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f26:	2300      	movs	r3, #0
 8002f28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f2e:	2307      	movs	r3, #7
 8002f30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f32:	f107 031c 	add.w	r3, r7, #28
 8002f36:	4619      	mov	r1, r3
 8002f38:	4826      	ldr	r0, [pc, #152]	; (8002fd4 <HAL_UART_MspInit+0x110>)
 8002f3a:	f002 ff45 	bl	8005dc8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2100      	movs	r1, #0
 8002f42:	2026      	movs	r0, #38	; 0x26
 8002f44:	f002 fe77 	bl	8005c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002f48:	2026      	movs	r0, #38	; 0x26
 8002f4a:	f002 fe90 	bl	8005c6e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002f4e:	e039      	b.n	8002fc4 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART3)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a20      	ldr	r2, [pc, #128]	; (8002fd8 <HAL_UART_MspInit+0x114>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d134      	bne.n	8002fc4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	4b1c      	ldr	r3, [pc, #112]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	4a1b      	ldr	r2, [pc, #108]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f68:	6413      	str	r3, [r2, #64]	; 0x40
 8002f6a:	4b19      	ldr	r3, [pc, #100]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	4b15      	ldr	r3, [pc, #84]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7e:	4a14      	ldr	r2, [pc, #80]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f80:	f043 0308 	orr.w	r3, r3, #8
 8002f84:	6313      	str	r3, [r2, #48]	; 0x30
 8002f86:	4b12      	ldr	r3, [pc, #72]	; (8002fd0 <HAL_UART_MspInit+0x10c>)
 8002f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8a:	f003 0308 	and.w	r3, r3, #8
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002fa4:	2307      	movs	r3, #7
 8002fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fa8:	f107 031c 	add.w	r3, r7, #28
 8002fac:	4619      	mov	r1, r3
 8002fae:	480b      	ldr	r0, [pc, #44]	; (8002fdc <HAL_UART_MspInit+0x118>)
 8002fb0:	f002 ff0a 	bl	8005dc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	2100      	movs	r1, #0
 8002fb8:	2027      	movs	r0, #39	; 0x27
 8002fba:	f002 fe3c 	bl	8005c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002fbe:	2027      	movs	r0, #39	; 0x27
 8002fc0:	f002 fe55 	bl	8005c6e <HAL_NVIC_EnableIRQ>
}
 8002fc4:	bf00      	nop
 8002fc6:	3730      	adds	r7, #48	; 0x30
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	40004400 	.word	0x40004400
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40020000 	.word	0x40020000
 8002fd8:	40004800 	.word	0x40004800
 8002fdc:	40020c00 	.word	0x40020c00

08002fe0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002fe0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003018 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002fe4:	f7ff fd42 	bl	8002a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fe8:	480c      	ldr	r0, [pc, #48]	; (800301c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fea:	490d      	ldr	r1, [pc, #52]	; (8003020 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fec:	4a0d      	ldr	r2, [pc, #52]	; (8003024 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ff0:	e002      	b.n	8002ff8 <LoopCopyDataInit>

08002ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ff6:	3304      	adds	r3, #4

08002ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ffc:	d3f9      	bcc.n	8002ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ffe:	4a0a      	ldr	r2, [pc, #40]	; (8003028 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003000:	4c0a      	ldr	r4, [pc, #40]	; (800302c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003004:	e001      	b.n	800300a <LoopFillZerobss>

08003006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003008:	3204      	adds	r2, #4

0800300a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800300a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800300c:	d3fb      	bcc.n	8003006 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800300e:	f00b fefb 	bl	800ee08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003012:	f7fe ff3f 	bl	8001e94 <main>
  bx  lr    
 8003016:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003018:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800301c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003020:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8003024:	08011610 	.word	0x08011610
  ldr r2, =_sbss
 8003028:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800302c:	20000b7c 	.word	0x20000b7c

08003030 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003030:	e7fe      	b.n	8003030 <ADC_IRQHandler>
	...

08003034 <_ZN9BarometreC1EP17I2C_HandleTypeDefh>:
 *      Author: onurd
 */
#include "Barometre.h"
#include <math.h>

Barometre::Barometre(I2C_HandleTypeDef* hi2c, uint8_t baroAdres)
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	4613      	mov	r3, r2
 8003040:	71fb      	strb	r3, [r7, #7]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	3306      	adds	r3, #6
 8003046:	2200      	movs	r2, #0
 8003048:	601a      	str	r2, [r3, #0]
 800304a:	605a      	str	r2, [r3, #4]
 800304c:	609a      	str	r2, [r3, #8]
 800304e:	60da      	str	r2, [r3, #12]
 8003050:	611a      	str	r2, [r3, #16]
 8003052:	829a      	strh	r2, [r3, #20]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	4a0d      	ldr	r2, [pc, #52]	; (800308c <_ZN9BarometreC1EP17I2C_HandleTypeDefh+0x58>)
 8003058:	61da      	str	r2, [r3, #28]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	621a      	str	r2, [r3, #32]
{
    this->hi2c=hi2c;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	68ba      	ldr	r2, [r7, #8]
 8003066:	601a      	str	r2, [r3, #0]
	this->baroAdres=baroAdres;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	79fa      	ldrb	r2, [r7, #7]
 800306c:	711a      	strb	r2, [r3, #4]
	T=0;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f04f 0200 	mov.w	r2, #0
 8003074:	665a      	str	r2, [r3, #100]	; 0x64
	P=0;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f04f 0200 	mov.w	r2, #0
 800307c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	4618      	mov	r0, r3
 8003082:	3714      	adds	r7, #20
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	47c5e680 	.word	0x47c5e680

08003090 <_ZN9Barometre10YapilandirEv>:

void Barometre::Yapilandir()
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af04      	add	r7, sp, #16
 8003096:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read(hi2c, baroAdres, 0xAA, 1, hamDatalar, 22, 100);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6818      	ldr	r0, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	791b      	ldrb	r3, [r3, #4]
 80030a0:	b299      	uxth	r1, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	3306      	adds	r3, #6
 80030a6:	2264      	movs	r2, #100	; 0x64
 80030a8:	9202      	str	r2, [sp, #8]
 80030aa:	2216      	movs	r2, #22
 80030ac:	9201      	str	r2, [sp, #4]
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2301      	movs	r3, #1
 80030b2:	22aa      	movs	r2, #170	; 0xaa
 80030b4:	f003 fdd0 	bl	8006c58 <HAL_I2C_Mem_Read>
	AC1 = (hamDatalar[0] << 8) | hamDatalar[1];
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	799b      	ldrb	r3, [r3, #6]
 80030bc:	021b      	lsls	r3, r3, #8
 80030be:	b21a      	sxth	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	79db      	ldrb	r3, [r3, #7]
 80030c4:	b21b      	sxth	r3, r3
 80030c6:	4313      	orrs	r3, r2
 80030c8:	b21a      	sxth	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	849a      	strh	r2, [r3, #36]	; 0x24
	AC2 = (hamDatalar[2] << 8) | hamDatalar[3];
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	7a1b      	ldrb	r3, [r3, #8]
 80030d2:	021b      	lsls	r3, r3, #8
 80030d4:	b21a      	sxth	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	7a5b      	ldrb	r3, [r3, #9]
 80030da:	b21b      	sxth	r3, r3
 80030dc:	4313      	orrs	r3, r2
 80030de:	b21a      	sxth	r2, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	84da      	strh	r2, [r3, #38]	; 0x26
	AC3 = (hamDatalar[4] << 8) | hamDatalar[5];
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	7a9b      	ldrb	r3, [r3, #10]
 80030e8:	021b      	lsls	r3, r3, #8
 80030ea:	b21a      	sxth	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	7adb      	ldrb	r3, [r3, #11]
 80030f0:	b21b      	sxth	r3, r3
 80030f2:	4313      	orrs	r3, r2
 80030f4:	b21a      	sxth	r2, r3
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	851a      	strh	r2, [r3, #40]	; 0x28
	AC4 = (hamDatalar[6] << 8) | hamDatalar[7];
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	7b1b      	ldrb	r3, [r3, #12]
 80030fe:	021b      	lsls	r3, r3, #8
 8003100:	b21a      	sxth	r2, r3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	7b5b      	ldrb	r3, [r3, #13]
 8003106:	b21b      	sxth	r3, r3
 8003108:	4313      	orrs	r3, r2
 800310a:	b21b      	sxth	r3, r3
 800310c:	b29a      	uxth	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	855a      	strh	r2, [r3, #42]	; 0x2a
	AC5 = (hamDatalar[8] << 8) | hamDatalar[9];
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	7b9b      	ldrb	r3, [r3, #14]
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	b21a      	sxth	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	7bdb      	ldrb	r3, [r3, #15]
 800311e:	b21b      	sxth	r3, r3
 8003120:	4313      	orrs	r3, r2
 8003122:	b21b      	sxth	r3, r3
 8003124:	b29a      	uxth	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	859a      	strh	r2, [r3, #44]	; 0x2c
	AC6 =(hamDatalar[10] << 8) | hamDatalar[11];
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	7c1b      	ldrb	r3, [r3, #16]
 800312e:	021b      	lsls	r3, r3, #8
 8003130:	b21a      	sxth	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	7c5b      	ldrb	r3, [r3, #17]
 8003136:	b21b      	sxth	r3, r3
 8003138:	4313      	orrs	r3, r2
 800313a:	b21b      	sxth	r3, r3
 800313c:	b29a      	uxth	r2, r3
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	85da      	strh	r2, [r3, #46]	; 0x2e
	B1 = (hamDatalar[12] << 8) | hamDatalar[13];
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	7c9b      	ldrb	r3, [r3, #18]
 8003146:	021b      	lsls	r3, r3, #8
 8003148:	b21a      	sxth	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	7cdb      	ldrb	r3, [r3, #19]
 800314e:	b21b      	sxth	r3, r3
 8003150:	4313      	orrs	r3, r2
 8003152:	b21a      	sxth	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	861a      	strh	r2, [r3, #48]	; 0x30
	B2 = (hamDatalar[14] << 8) | hamDatalar[15];
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	7d1b      	ldrb	r3, [r3, #20]
 800315c:	021b      	lsls	r3, r3, #8
 800315e:	b21a      	sxth	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	7d5b      	ldrb	r3, [r3, #21]
 8003164:	b21b      	sxth	r3, r3
 8003166:	4313      	orrs	r3, r2
 8003168:	b21a      	sxth	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	865a      	strh	r2, [r3, #50]	; 0x32
	MB = (hamDatalar[16] << 8) | hamDatalar[17];
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	7d9b      	ldrb	r3, [r3, #22]
 8003172:	021b      	lsls	r3, r3, #8
 8003174:	b21a      	sxth	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	7ddb      	ldrb	r3, [r3, #23]
 800317a:	b21b      	sxth	r3, r3
 800317c:	4313      	orrs	r3, r2
 800317e:	b21a      	sxth	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	869a      	strh	r2, [r3, #52]	; 0x34
	MC = (hamDatalar[18] << 8) | hamDatalar[19];
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	7e1b      	ldrb	r3, [r3, #24]
 8003188:	021b      	lsls	r3, r3, #8
 800318a:	b21a      	sxth	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	7e5b      	ldrb	r3, [r3, #25]
 8003190:	b21b      	sxth	r3, r3
 8003192:	4313      	orrs	r3, r2
 8003194:	b21a      	sxth	r2, r3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	86da      	strh	r2, [r3, #54]	; 0x36
	MD = (hamDatalar[20] << 8) | hamDatalar[21];
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	7e9b      	ldrb	r3, [r3, #26]
 800319e:	021b      	lsls	r3, r3, #8
 80031a0:	b21a      	sxth	r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	7edb      	ldrb	r3, [r3, #27]
 80031a6:	b21b      	sxth	r3, r3
 80031a8:	4313      	orrs	r3, r2
 80031aa:	b21a      	sxth	r2, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	871a      	strh	r2, [r3, #56]	; 0x38
}
 80031b0:	bf00      	nop
 80031b2:	3708      	adds	r7, #8
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <_ZN9Barometre11SicaklikOkuEv>:

float *Barometre::SicaklikOku()
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
	 UT = regSicaklikOku();
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f99f 	bl	8003504 <_ZN9Barometre14regSicaklikOkuEv>
 80031c6:	4603      	mov	r3, r0
 80031c8:	461a      	mov	r2, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	63da      	str	r2, [r3, #60]	; 0x3c
	 X1 = (UT - AC6) * AC5 >> 15;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 80031d6:	1a9b      	subs	r3, r3, r2
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 80031dc:	fb02 f303 	mul.w	r3, r2, r3
 80031e0:	13da      	asrs	r2, r3, #15
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (MC << 11) / (X1 + MD);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 80031ec:	02da      	lsls	r2, r3, #11
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	f9b1 1038 	ldrsh.w	r1, [r1, #56]	; 0x38
 80031f8:	440b      	add	r3, r1
 80031fa:	fb92 f2f3 	sdiv	r2, r2, r3
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	649a      	str	r2, [r3, #72]	; 0x48
	 B5 = X1 + X2;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800320a:	441a      	add	r2, r3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	655a      	str	r2, [r3, #84]	; 0x54
	 T = ((B5 + 8) >> 4) / 10.0;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003214:	3308      	adds	r3, #8
 8003216:	111b      	asrs	r3, r3, #4
 8003218:	4618      	mov	r0, r3
 800321a:	f7fd f97b 	bl	8000514 <__aeabi_i2d>
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	4b09      	ldr	r3, [pc, #36]	; (8003248 <_ZN9Barometre11SicaklikOkuEv+0x90>)
 8003224:	f7fd fb0a 	bl	800083c <__aeabi_ddiv>
 8003228:	4602      	mov	r2, r0
 800322a:	460b      	mov	r3, r1
 800322c:	4610      	mov	r0, r2
 800322e:	4619      	mov	r1, r3
 8003230:	f7fd fcd2 	bl	8000bd8 <__aeabi_d2f>
 8003234:	4602      	mov	r2, r0
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	665a      	str	r2, [r3, #100]	; 0x64

    return &T ;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3364      	adds	r3, #100	; 0x64
}
 800323e:	4618      	mov	r0, r3
 8003240:	3708      	adds	r7, #8
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	40240000 	.word	0x40240000

0800324c <_ZN9Barometre9BasincOkuEh>:

float Barometre::BasincOku(uint8_t oss)
{
 800324c:	b5b0      	push	{r4, r5, r7, lr}
 800324e:	b082      	sub	sp, #8
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
 8003254:	460b      	mov	r3, r1
 8003256:	70fb      	strb	r3, [r7, #3]
	 UP = regBasincOku(oss);
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	4619      	mov	r1, r3
 800325c:	6878      	ldr	r0, [r7, #4]
 800325e:	f000 f971 	bl	8003544 <_ZN9Barometre12regBasincOkuEh>
 8003262:	4603      	mov	r3, r0
 8003264:	461a      	mov	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	641a      	str	r2, [r3, #64]	; 0x40
	 B6 = B5 - 4000;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326e:	f5a3 627a 	sub.w	r2, r3, #4000	; 0xfa0
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	659a      	str	r2, [r3, #88]	; 0x58
	 X1 = (B2 * ((B6 * B6) >> 12)) >> 11;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 800327c:	4619      	mov	r1, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003286:	fb02 f303 	mul.w	r3, r2, r3
 800328a:	131b      	asrs	r3, r3, #12
 800328c:	fb01 f303 	mul.w	r3, r1, r3
 8003290:	12da      	asrs	r2, r3, #11
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (AC2 * B6) >> 11;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 800329c:	461a      	mov	r2, r3
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	12da      	asrs	r2, r3, #11
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	649a      	str	r2, [r3, #72]	; 0x48
	 X3 = X1 + X2;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032b4:	441a      	add	r2, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	64da      	str	r2, [r3, #76]	; 0x4c
	 B3 = (((AC1 * 4 + X3) << oss) + 2) >> 2;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80032c0:	009a      	lsls	r2, r3, #2
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c6:	441a      	add	r2, r3
 80032c8:	78fb      	ldrb	r3, [r7, #3]
 80032ca:	fa02 f303 	lsl.w	r3, r2, r3
 80032ce:	3302      	adds	r3, #2
 80032d0:	109a      	asrs	r2, r3, #2
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	651a      	str	r2, [r3, #80]	; 0x50
	 X1 = (AC3 * B6) >> 13;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 80032dc:	461a      	mov	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e2:	fb02 f303 	mul.w	r3, r2, r3
 80032e6:	135a      	asrs	r2, r3, #13
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (B1 * ((B6 * B6) >> 12)) >> 16;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80032f2:	4619      	mov	r1, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80032fc:	fb02 f303 	mul.w	r3, r2, r3
 8003300:	131b      	asrs	r3, r3, #12
 8003302:	fb01 f303 	mul.w	r3, r1, r3
 8003306:	141a      	asrs	r2, r3, #16
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	649a      	str	r2, [r3, #72]	; 0x48
	 X3 = ((X1 + X2) + 2) >> 2;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003314:	4413      	add	r3, r2
 8003316:	3302      	adds	r3, #2
 8003318:	109a      	asrs	r2, r3, #2
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	64da      	str	r2, [r3, #76]	; 0x4c
	 B4 = (AC4 * (uint32_t)(X3 + 32768)) >> 15;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003322:	461a      	mov	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003328:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800332c:	fb02 f303 	mul.w	r3, r2, r3
 8003330:	0bda      	lsrs	r2, r3, #15
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	65da      	str	r2, [r3, #92]	; 0x5c
	 B7 = ((uint32_t)UP - B3) * (50000 >> oss);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	461a      	mov	r2, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	78fa      	ldrb	r2, [r7, #3]
 8003344:	f24c 3150 	movw	r1, #50000	; 0xc350
 8003348:	fa41 f202 	asr.w	r2, r1, r2
 800334c:	fb03 f202 	mul.w	r2, r3, r2
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	661a      	str	r2, [r3, #96]	; 0x60
	 P = (B7 < 0x80000000) ? (B7 * 2) / B4 : (B7 / B4) * 2;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003358:	2b00      	cmp	r3, #0
 800335a:	db0b      	blt.n	8003374 <_ZN9Barometre9BasincOkuEh+0x128>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003360:	005a      	lsls	r2, r3, #1
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003366:	fbb2 f3f3 	udiv	r3, r2, r3
 800336a:	ee07 3a90 	vmov	s15, r3
 800336e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003372:	e00a      	b.n	800338a <_ZN9Barometre9BasincOkuEh+0x13e>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800337c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	ee07 3a90 	vmov	s15, r3
 8003386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	 X1 = (P / 256.0) * (P / 256.0);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003394:	4618      	mov	r0, r3
 8003396:	f7fd f8cf 	bl	8000538 <__aeabi_f2d>
 800339a:	f04f 0200 	mov.w	r2, #0
 800339e:	4b2f      	ldr	r3, [pc, #188]	; (800345c <_ZN9Barometre9BasincOkuEh+0x210>)
 80033a0:	f7fd fa4c 	bl	800083c <__aeabi_ddiv>
 80033a4:	4602      	mov	r2, r0
 80033a6:	460b      	mov	r3, r1
 80033a8:	4614      	mov	r4, r2
 80033aa:	461d      	mov	r5, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80033b0:	4618      	mov	r0, r3
 80033b2:	f7fd f8c1 	bl	8000538 <__aeabi_f2d>
 80033b6:	f04f 0200 	mov.w	r2, #0
 80033ba:	4b28      	ldr	r3, [pc, #160]	; (800345c <_ZN9Barometre9BasincOkuEh+0x210>)
 80033bc:	f7fd fa3e 	bl	800083c <__aeabi_ddiv>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4620      	mov	r0, r4
 80033c6:	4629      	mov	r1, r5
 80033c8:	f7fd f90e 	bl	80005e8 <__aeabi_dmul>
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
 80033d0:	4610      	mov	r0, r2
 80033d2:	4619      	mov	r1, r3
 80033d4:	f7fd fbb8 	bl	8000b48 <__aeabi_d2iz>
 80033d8:	4602      	mov	r2, r0
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	645a      	str	r2, [r3, #68]	; 0x44
	 X1 = (X1 * 3038) >> 16;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e2:	f640 32de 	movw	r2, #3038	; 0xbde
 80033e6:	fb02 f303 	mul.w	r3, r2, r3
 80033ea:	141a      	asrs	r2, r3, #16
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	645a      	str	r2, [r3, #68]	; 0x44
	 X2 = (-7357 * P)  / 65536.0;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80033f6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8003460 <_ZN9Barometre9BasincOkuEh+0x214>
 80033fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fe:	ee17 0a90 	vmov	r0, s15
 8003402:	f7fd f899 	bl	8000538 <__aeabi_f2d>
 8003406:	f04f 0200 	mov.w	r2, #0
 800340a:	4b16      	ldr	r3, [pc, #88]	; (8003464 <_ZN9Barometre9BasincOkuEh+0x218>)
 800340c:	f7fd fa16 	bl	800083c <__aeabi_ddiv>
 8003410:	4602      	mov	r2, r0
 8003412:	460b      	mov	r3, r1
 8003414:	4610      	mov	r0, r2
 8003416:	4619      	mov	r1, r3
 8003418:	f7fd fb96 	bl	8000b48 <__aeabi_d2iz>
 800341c:	4602      	mov	r2, r0
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	649a      	str	r2, [r3, #72]	; 0x48
	 P += (X1 + X2 + 3791) >> 4;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003430:	4413      	add	r3, r2
 8003432:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8003436:	111b      	asrs	r3, r3, #4
 8003438:	ee07 3a90 	vmov	s15, r3
 800343c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003440:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
	 return P;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800344e:	ee07 3a90 	vmov	s15, r3
}
 8003452:	eeb0 0a67 	vmov.f32	s0, s15
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bdb0      	pop	{r4, r5, r7, pc}
 800345c:	40700000 	.word	0x40700000
 8003460:	c5e5e800 	.word	0xc5e5e800
 8003464:	40f00000 	.word	0x40f00000

08003468 <_ZN9Barometre9IrtifaOkuEh>:

float *Barometre::IrtifaOku(uint8_t oss)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	70fb      	strb	r3, [r7, #3]
    BasincOku(oss);
 8003474:	78fb      	ldrb	r3, [r7, #3]
 8003476:	4619      	mov	r1, r3
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7ff fee7 	bl	800324c <_ZN9Barometre9BasincOkuEh>
    irtifa_f = (44330.0 * (1.0 - pow((P / 101325.0), 0.1903)));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003482:	4618      	mov	r0, r3
 8003484:	f7fd f858 	bl	8000538 <__aeabi_f2d>
 8003488:	a31c      	add	r3, pc, #112	; (adr r3, 80034fc <_ZN9Barometre9IrtifaOkuEh+0x94>)
 800348a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348e:	f7fd f9d5 	bl	800083c <__aeabi_ddiv>
 8003492:	4602      	mov	r2, r0
 8003494:	460b      	mov	r3, r1
 8003496:	ec43 2b17 	vmov	d7, r2, r3
 800349a:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80034e8 <_ZN9Barometre9IrtifaOkuEh+0x80>
 800349e:	eeb0 0a47 	vmov.f32	s0, s14
 80034a2:	eef0 0a67 	vmov.f32	s1, s15
 80034a6:	f007 f95b 	bl	800a760 <pow>
 80034aa:	ec53 2b10 	vmov	r2, r3, d0
 80034ae:	f04f 0000 	mov.w	r0, #0
 80034b2:	4911      	ldr	r1, [pc, #68]	; (80034f8 <_ZN9Barometre9IrtifaOkuEh+0x90>)
 80034b4:	f7fc fee0 	bl	8000278 <__aeabi_dsub>
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	4610      	mov	r0, r2
 80034be:	4619      	mov	r1, r3
 80034c0:	a30b      	add	r3, pc, #44	; (adr r3, 80034f0 <_ZN9Barometre9IrtifaOkuEh+0x88>)
 80034c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c6:	f7fd f88f 	bl	80005e8 <__aeabi_dmul>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
 80034ce:	4610      	mov	r0, r2
 80034d0:	4619      	mov	r1, r3
 80034d2:	f7fd fb81 	bl	8000bd8 <__aeabi_d2f>
 80034d6:	4602      	mov	r2, r0
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	621a      	str	r2, [r3, #32]
    return &irtifa_f;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3320      	adds	r3, #32
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3708      	adds	r7, #8
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	1a36e2eb 	.word	0x1a36e2eb
 80034ec:	3fc85bc0 	.word	0x3fc85bc0
 80034f0:	00000000 	.word	0x00000000
 80034f4:	40e5a540 	.word	0x40e5a540
 80034f8:	3ff00000 	.word	0x3ff00000
 80034fc:	00000000 	.word	0x00000000
 8003500:	40f8bcd0 	.word	0x40f8bcd0

08003504 <_ZN9Barometre14regSicaklikOkuEv>:

uint16_t Barometre::regSicaklikOku()
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af02      	add	r7, sp, #8
 800350a:	6078      	str	r0, [r7, #4]
    data = 0x2E;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	222e      	movs	r2, #46	; 0x2e
 8003510:	715a      	strb	r2, [r3, #5]
    uint8_t hamSicaklik[2] = {0};
 8003512:	2300      	movs	r3, #0
 8003514:	81bb      	strh	r3, [r7, #12]

    writeAndRead(hamSicaklik, data, 'T', 4);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	795a      	ldrb	r2, [r3, #5]
 800351a:	f107 010c 	add.w	r1, r7, #12
 800351e:	2304      	movs	r3, #4
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	2354      	movs	r3, #84	; 0x54
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f000 f83d 	bl	80035a4 <_ZN9Barometre12writeAndReadEPhhch>
    return ((hamSicaklik[0] << 8) | hamSicaklik[1]);
 800352a:	7b3b      	ldrb	r3, [r7, #12]
 800352c:	021b      	lsls	r3, r3, #8
 800352e:	b21a      	sxth	r2, r3
 8003530:	7b7b      	ldrb	r3, [r7, #13]
 8003532:	b21b      	sxth	r3, r3
 8003534:	4313      	orrs	r3, r2
 8003536:	b21b      	sxth	r3, r3
 8003538:	b29b      	uxth	r3, r3
}
 800353a:	4618      	mov	r0, r3
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
	...

08003544 <_ZN9Barometre12regBasincOkuEh>:

uint16_t Barometre::regBasincOku(uint8_t oss)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af02      	add	r7, sp, #8
 800354a:	6078      	str	r0, [r7, #4]
 800354c:	460b      	mov	r3, r1
 800354e:	70fb      	strb	r3, [r7, #3]
    data = 0x34 + (oss << 6);
 8003550:	78fb      	ldrb	r3, [r7, #3]
 8003552:	019b      	lsls	r3, r3, #6
 8003554:	b2db      	uxtb	r3, r3
 8003556:	3334      	adds	r3, #52	; 0x34
 8003558:	b2da      	uxtb	r2, r3
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	715a      	strb	r2, [r3, #5]
    uint8_t hamBasinc[3] = {0};
 800355e:	4b10      	ldr	r3, [pc, #64]	; (80035a0 <_ZN9Barometre12regBasincOkuEh+0x5c>)
 8003560:	881b      	ldrh	r3, [r3, #0]
 8003562:	81bb      	strh	r3, [r7, #12]
 8003564:	2300      	movs	r3, #0
 8003566:	73bb      	strb	r3, [r7, #14]

    writeAndRead(hamBasinc, data, 'P', oss);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	795a      	ldrb	r2, [r3, #5]
 800356c:	f107 010c 	add.w	r1, r7, #12
 8003570:	78fb      	ldrb	r3, [r7, #3]
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	2350      	movs	r3, #80	; 0x50
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f814 	bl	80035a4 <_ZN9Barometre12writeAndReadEPhhch>
    return (((hamBasinc[0] << 16) + (hamBasinc[1] << 8) + hamBasinc[2]) >> (8 - oss));
 800357c:	7b3b      	ldrb	r3, [r7, #12]
 800357e:	041a      	lsls	r2, r3, #16
 8003580:	7b7b      	ldrb	r3, [r7, #13]
 8003582:	021b      	lsls	r3, r3, #8
 8003584:	4413      	add	r3, r2
 8003586:	7bba      	ldrb	r2, [r7, #14]
 8003588:	441a      	add	r2, r3
 800358a:	78fb      	ldrb	r3, [r7, #3]
 800358c:	f1c3 0308 	rsb	r3, r3, #8
 8003590:	fa42 f303 	asr.w	r3, r2, r3
 8003594:	b29b      	uxth	r3, r3
}
 8003596:	4618      	mov	r0, r3
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	08010b90 	.word	0x08010b90

080035a4 <_ZN9Barometre12writeAndReadEPhhch>:

void Barometre::writeAndRead(uint8_t* raw, uint8_t data, char sens, uint8_t oss)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08a      	sub	sp, #40	; 0x28
 80035a8:	af04      	add	r7, sp, #16
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	4611      	mov	r1, r2
 80035b0:	461a      	mov	r2, r3
 80035b2:	460b      	mov	r3, r1
 80035b4:	71fb      	strb	r3, [r7, #7]
 80035b6:	4613      	mov	r3, r2
 80035b8:	71bb      	strb	r3, [r7, #6]
    uint8_t size;
    HAL_I2C_Mem_Write(hi2c, baroAdres, 0xF4, 1, &data, 1, 100);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6818      	ldr	r0, [r3, #0]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	791b      	ldrb	r3, [r3, #4]
 80035c2:	b299      	uxth	r1, r3
 80035c4:	2364      	movs	r3, #100	; 0x64
 80035c6:	9302      	str	r3, [sp, #8]
 80035c8:	2301      	movs	r3, #1
 80035ca:	9301      	str	r3, [sp, #4]
 80035cc:	1dfb      	adds	r3, r7, #7
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	2301      	movs	r3, #1
 80035d2:	22f4      	movs	r2, #244	; 0xf4
 80035d4:	f003 fa46 	bl	8006a64 <HAL_I2C_Mem_Write>

    if (sens == 'P')
 80035d8:	79bb      	ldrb	r3, [r7, #6]
 80035da:	2b50      	cmp	r3, #80	; 0x50
 80035dc:	d121      	bne.n	8003622 <_ZN9Barometre12writeAndReadEPhhch+0x7e>
    {
        size = 3;
 80035de:	2303      	movs	r3, #3
 80035e0:	75fb      	strb	r3, [r7, #23]
        if (oss == 0) HAL_Delay(5);
 80035e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d103      	bne.n	80035f2 <_ZN9Barometre12writeAndReadEPhhch+0x4e>
 80035ea:	2005      	movs	r0, #5
 80035ec:	f002 fa24 	bl	8005a38 <HAL_Delay>
 80035f0:	e01c      	b.n	800362c <_ZN9Barometre12writeAndReadEPhhch+0x88>
        else if (oss == 1) HAL_Delay(8);
 80035f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d103      	bne.n	8003602 <_ZN9Barometre12writeAndReadEPhhch+0x5e>
 80035fa:	2008      	movs	r0, #8
 80035fc:	f002 fa1c 	bl	8005a38 <HAL_Delay>
 8003600:	e014      	b.n	800362c <_ZN9Barometre12writeAndReadEPhhch+0x88>
        else if (oss == 2) HAL_Delay(14);
 8003602:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003606:	2b02      	cmp	r3, #2
 8003608:	d103      	bne.n	8003612 <_ZN9Barometre12writeAndReadEPhhch+0x6e>
 800360a:	200e      	movs	r0, #14
 800360c:	f002 fa14 	bl	8005a38 <HAL_Delay>
 8003610:	e00c      	b.n	800362c <_ZN9Barometre12writeAndReadEPhhch+0x88>
        else if (oss == 3) HAL_Delay(26);
 8003612:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003616:	2b03      	cmp	r3, #3
 8003618:	d108      	bne.n	800362c <_ZN9Barometre12writeAndReadEPhhch+0x88>
 800361a:	201a      	movs	r0, #26
 800361c:	f002 fa0c 	bl	8005a38 <HAL_Delay>
 8003620:	e004      	b.n	800362c <_ZN9Barometre12writeAndReadEPhhch+0x88>
    }
    else
    {
        size = 2;
 8003622:	2302      	movs	r3, #2
 8003624:	75fb      	strb	r3, [r7, #23]
        HAL_Delay(5);
 8003626:	2005      	movs	r0, #5
 8003628:	f002 fa06 	bl	8005a38 <HAL_Delay>
    }

    HAL_I2C_Mem_Read(hi2c, baroAdres, 0xF6, 1, raw, size, 100);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6818      	ldr	r0, [r3, #0]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	791b      	ldrb	r3, [r3, #4]
 8003634:	b299      	uxth	r1, r3
 8003636:	7dfb      	ldrb	r3, [r7, #23]
 8003638:	b29b      	uxth	r3, r3
 800363a:	2264      	movs	r2, #100	; 0x64
 800363c:	9202      	str	r2, [sp, #8]
 800363e:	9301      	str	r3, [sp, #4]
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	2301      	movs	r3, #1
 8003646:	22f6      	movs	r2, #246	; 0xf6
 8003648:	f003 fb06 	bl	8006c58 <HAL_I2C_Mem_Read>
}
 800364c:	bf00      	nop
 800364e:	3718      	adds	r7, #24
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <_ZN3GPSC1EP20__UART_HandleTypeDef>:
 *  Created on: Jun 29, 2024
 *      Author: onurd
 */
#include "Gps.h"

GPS::GPS(UART_HandleTypeDef* huart)
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
 800365c:	6039      	str	r1, [r7, #0]
{
	this->huart_=huart;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	601a      	str	r2, [r3, #0]
	this->rxIndex_u8=0;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	this->rxData_u8=0;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
	this->latitude_f32=0;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f04f 0200 	mov.w	r2, #0
 800367a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	this->longitude_f32=0;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4618      	mov	r0, r3
 800368c:	370c      	adds	r7, #12
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <_ZN3GPS10YapilandirEv>:

void GPS::Yapilandir()
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b082      	sub	sp, #8
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
    lwgps_init(&gps_);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	3308      	adds	r3, #8
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7fe fb28 	bl	8001cf8 <lwgps_init>
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6818      	ldr	r0, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f203 1339 	addw	r3, r3, #313	; 0x139
 80036b2:	2201      	movs	r2, #1
 80036b4:	4619      	mov	r1, r3
 80036b6:	f006 f874 	bl	80097a2 <HAL_UART_Receive_IT>
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}

080036c2 <_ZN3GPS18UartRxCpltCallbackEv>:

void GPS::UartRxCpltCallback()
{
 80036c2:	b580      	push	{r7, lr}
 80036c4:	b082      	sub	sp, #8
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	6078      	str	r0, [r7, #4]
    if (rxData_u8 != '\n' && rxIndex_u8 < sizeof(rxBuffer_u8))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 3139 	ldrb.w	r3, [r3, #313]	; 0x139
 80036d0:	2b0a      	cmp	r3, #10
 80036d2:	d016      	beq.n	8003702 <_ZN3GPS18UartRxCpltCallbackEv+0x40>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 80036da:	b25b      	sxtb	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	db10      	blt.n	8003702 <_ZN3GPS18UartRxCpltCallbackEv+0x40>
    {
        rxBuffer_u8[rxIndex_u8++] = rxData_u8;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 80036e6:	1c5a      	adds	r2, r3, #1
 80036e8:	b2d1      	uxtb	r1, r2
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	f882 1138 	strb.w	r1, [r2, #312]	; 0x138
 80036f0:	4619      	mov	r1, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f893 2139 	ldrb.w	r2, [r3, #313]	; 0x139
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	440b      	add	r3, r1
 80036fc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8003700:	e017      	b.n	8003732 <_ZN3GPS18UartRxCpltCallbackEv+0x70>
    }
    else
    {
        lwgps_process(&gps_, rxBuffer_u8, rxIndex_u8 + 1);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f103 0008 	add.w	r0, r3, #8
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f893 3138 	ldrb.w	r3, [r3, #312]	; 0x138
 8003714:	3301      	adds	r3, #1
 8003716:	461a      	mov	r2, r3
 8003718:	f7fe fafc 	bl	8001d14 <lwgps_process>
        GpsDataCek();
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 f815 	bl	800374c <_ZN3GPS10GpsDataCekEv>
        rxIndex_u8 = 0;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
        rxData_u8 = 0;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
    }
    HAL_UART_Receive_IT(huart_, &rxData_u8, 1);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f203 1339 	addw	r3, r3, #313	; 0x139
 800373c:	2201      	movs	r2, #1
 800373e:	4619      	mov	r1, r3
 8003740:	f006 f82f 	bl	80097a2 <HAL_UART_Receive_IT>
}
 8003744:	bf00      	nop
 8003746:	3708      	adds	r7, #8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <_ZN3GPS10GpsDataCekEv>:

void GPS::GpsDataCek()
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
	latitude_f32 = gps_.latitude;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800375a:	4610      	mov	r0, r2
 800375c:	4619      	mov	r1, r3
 800375e:	f7fd fa3b 	bl	8000bd8 <__aeabi_d2f>
 8003762:	4602      	mov	r2, r0
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	longitude_f32 = gps_.longitude;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003770:	4610      	mov	r0, r2
 8003772:	4619      	mov	r1, r3
 8003774:	f7fd fa30 	bl	8000bd8 <__aeabi_d2f>
 8003778:	4602      	mov	r2, r0
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
}
 8003780:	bf00      	nop
 8003782:	3708      	adds	r7, #8
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <_ZN3GPS10LatitudeAlEv>:

float* GPS::LatitudeAl(){return &latitude_f32;}
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8003796:	4618      	mov	r0, r3
 8003798:	370c      	adds	r7, #12
 800379a:	46bd      	mov	sp, r7
 800379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a0:	4770      	bx	lr

080037a2 <_ZN3GPS11LongitudeAlEv>:

float* GPS::LongitudeAl(){return &longitude_f32;}
 80037a2:	b480      	push	{r7}
 80037a4:	b083      	sub	sp, #12
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80037b0:	4618      	mov	r0, r3
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr

080037bc <_ZN5MyImuC1EP17I2C_HandleTypeDef>:
#define ACC_CNFG_REG 0X1C
#define MPU6500_ADDRESS 0x68<< 1
#define WHO_AM_I 0x75
#define RESET_BIT 0x80

MyImu::MyImu(I2C_HandleTypeDef *hi2c)
 80037bc:	b480      	push	{r7}
 80037be:	b083      	sub	sp, #12
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
{
	this->hi2c=hi2c;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	601a      	str	r2, [r3, #0]
}
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4618      	mov	r0, r3
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <_ZN5MyImu17DBC_MPU6500_ResetEv>:

void MyImu::DBC_MPU6500_Reset()
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b086      	sub	sp, #24
 80037de:	af04      	add	r7, sp, #16
 80037e0:	6078      	str	r0, [r7, #4]
	data_u8 = RESET_BIT;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2280      	movs	r2, #128	; 0x80
 80037e6:	711a      	strb	r2, [r3, #4]
	HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 100);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6818      	ldr	r0, [r3, #0]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3304      	adds	r3, #4
 80037f0:	2264      	movs	r2, #100	; 0x64
 80037f2:	9202      	str	r2, [sp, #8]
 80037f4:	2201      	movs	r2, #1
 80037f6:	9201      	str	r2, [sp, #4]
 80037f8:	9300      	str	r3, [sp, #0]
 80037fa:	2301      	movs	r3, #1
 80037fc:	226b      	movs	r2, #107	; 0x6b
 80037fe:	21d0      	movs	r1, #208	; 0xd0
 8003800:	f003 f930 	bl	8006a64 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8003804:	2064      	movs	r0, #100	; 0x64
 8003806:	f002 f917 	bl	8005a38 <HAL_Delay>
}
 800380a:	bf00      	nop
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <_ZN5MyImu22DBC_MPU6500_YAPILANDIREv>:
void MyImu::DBC_MPU6500_YAPILANDIR()
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b088      	sub	sp, #32
 8003816:	af04      	add	r7, sp, #16
 8003818:	6078      	str	r0, [r7, #4]
	uint8_t check_u8;
	DBC_MPU6500_Reset();
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7ff ffdd 	bl	80037da <_ZN5MyImu17DBC_MPU6500_ResetEv>
	// yoklama sorgusu versiyon sorgusu crc kontrol ,

	HAL_I2C_Mem_Read(hi2c, MPU6500_ADDRESS , WHO_AM_I, 1, &check_u8, 1, 1000);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6818      	ldr	r0, [r3, #0]
 8003824:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003828:	9302      	str	r3, [sp, #8]
 800382a:	2301      	movs	r3, #1
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	f107 030f 	add.w	r3, r7, #15
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	2301      	movs	r3, #1
 8003836:	2275      	movs	r2, #117	; 0x75
 8003838:	21d0      	movs	r1, #208	; 0xd0
 800383a:	f003 fa0d 	bl	8006c58 <HAL_I2C_Mem_Read>
	if (check_u8 == 0x70)
 800383e:	7bfb      	ldrb	r3, [r7, #15]
 8003840:	2b70      	cmp	r3, #112	; 0x70
 8003842:	d147      	bne.n	80038d4 <_ZN5MyImu22DBC_MPU6500_YAPILANDIREv+0xc2>
	{
		data_u8 = 0x00;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 1000);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6818      	ldr	r0, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	3304      	adds	r3, #4
 8003852:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003856:	9202      	str	r2, [sp, #8]
 8003858:	2201      	movs	r2, #1
 800385a:	9201      	str	r2, [sp, #4]
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	2301      	movs	r3, #1
 8003860:	226b      	movs	r2, #107	; 0x6b
 8003862:	21d0      	movs	r1, #208	; 0xd0
 8003864:	f003 f8fe 	bl	8006a64 <HAL_I2C_Mem_Write>
		// SMPLRT_DIV register
		data_u8 = 0x07;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2207      	movs	r2, #7
 800386c:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS ,SMPLRT_DIV_REG, 1, &data_u8, 1, 1000);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3304      	adds	r3, #4
 8003876:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800387a:	9202      	str	r2, [sp, #8]
 800387c:	2201      	movs	r2, #1
 800387e:	9201      	str	r2, [sp, #4]
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	2301      	movs	r3, #1
 8003884:	2219      	movs	r2, #25
 8003886:	21d0      	movs	r1, #208	; 0xd0
 8003888:	f003 f8ec 	bl	8006a64 <HAL_I2C_Mem_Write>
		//  ACCEL_CONFIG Register 2g(00),4g(01),8g(10),16g(11) 4:3
		data_u8 = 0x00;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS, ACC_CNFG_REG, 1, &data_u8, 1, 1000);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6818      	ldr	r0, [r3, #0]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	3304      	adds	r3, #4
 800389a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800389e:	9202      	str	r2, [sp, #8]
 80038a0:	2201      	movs	r2, #1
 80038a2:	9201      	str	r2, [sp, #4]
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	2301      	movs	r3, #1
 80038a8:	221c      	movs	r2, #28
 80038aa:	21d0      	movs	r1, #208	; 0xd0
 80038ac:	f003 f8da 	bl	8006a64 <HAL_I2C_Mem_Write>
		//  GYRO_CONFIG Register +250dps(00),+500dps(01),+1000dps(10),+2000dps(11) 4:3
		data_u8 = 0x00;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	711a      	strb	r2, [r3, #4]
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , GYRO_CNFG_REG, 1, &data_u8, 1, 1000);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6818      	ldr	r0, [r3, #0]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3304      	adds	r3, #4
 80038be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80038c2:	9202      	str	r2, [sp, #8]
 80038c4:	2201      	movs	r2, #1
 80038c6:	9201      	str	r2, [sp, #4]
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	2301      	movs	r3, #1
 80038cc:	221b      	movs	r2, #27
 80038ce:	21d0      	movs	r1, #208	; 0xd0
 80038d0:	f003 f8c8 	bl	8006a64 <HAL_I2C_Mem_Write>
	}
}
 80038d4:	bf00      	nop
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <_ZN5MyImu14DBC_GYRO_OFSETEv>:

void MyImu::DBC_GYRO_OFSET()
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
	for(int i=0; i<2000; i++)
 80038e4:	2300      	movs	r3, #0
 80038e6:	60fb      	str	r3, [r7, #12]
 80038e8:	e032      	b.n	8003950 <_ZN5MyImu14DBC_GYRO_OFSETEv+0x74>
	{
		DBC_GYRO_OKU();
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 f92c 	bl	8003b48 <_ZN5MyImu12DBC_GYRO_OKUEv>

		gyroHesap[0] += gyroEksen[0];
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	ed93 7a05 	vldr	s14, [r3, #20]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80038fc:	ee07 3a90 	vmov	s15, r3
 8003900:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003904:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	edc3 7a05 	vstr	s15, [r3, #20]
	    gyroHesap[1] += gyroEksen[1];
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	ed93 7a06 	vldr	s14, [r3, #24]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800391a:	ee07 3a90 	vmov	s15, r3
 800391e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003922:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	edc3 7a06 	vstr	s15, [r3, #24]
	    gyroHesap[2] += gyroEksen[2];
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	ed93 7a07 	vldr	s14, [r3, #28]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003938:	ee07 3a90 	vmov	s15, r3
 800393c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003940:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	edc3 7a07 	vstr	s15, [r3, #28]
	for(int i=0; i<2000; i++)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	3301      	adds	r3, #1
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003956:	dbc8      	blt.n	80038ea <_ZN5MyImu14DBC_GYRO_OFSETEv+0xe>
	 }
		gyroHesap[0] /= 2000;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	ed93 7a05 	vldr	s14, [r3, #20]
 800395e:	eddf 6a11 	vldr	s13, [pc, #68]	; 80039a4 <_ZN5MyImu14DBC_GYRO_OFSETEv+0xc8>
 8003962:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	edc3 7a05 	vstr	s15, [r3, #20]
		gyroHesap[1] /= 2000;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	ed93 7a06 	vldr	s14, [r3, #24]
 8003972:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80039a4 <_ZN5MyImu14DBC_GYRO_OFSETEv+0xc8>
 8003976:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	edc3 7a06 	vstr	s15, [r3, #24]
	    gyroHesap[2] /= 2000;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	ed93 7a07 	vldr	s14, [r3, #28]
 8003986:	eddf 6a07 	vldr	s13, [pc, #28]	; 80039a4 <_ZN5MyImu14DBC_GYRO_OFSETEv+0xc8>
 800398a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	edc3 7a07 	vstr	s15, [r3, #28]
	    //HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
	    HAL_Delay(100);
 8003994:	2064      	movs	r0, #100	; 0x64
 8003996:	f002 f84f 	bl	8005a38 <HAL_Delay>
}
 800399a:	bf00      	nop
 800399c:	3710      	adds	r7, #16
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	44fa0000 	.word	0x44fa0000

080039a8 <_ZN5MyImu12DBC_DATA_OKUEv>:
void MyImu::DBC_DATA_OKU()
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
    DBC_ACC_OKU();
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f000 f843 	bl	8003a3c <_ZN5MyImu11DBC_ACC_OKUEv>
    DBC_SICAKLIK_OKU();
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f000 f87a 	bl	8003ab0 <_ZN5MyImu16DBC_SICAKLIK_OKUEv>
    DBC_GYRO_OKU();
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f000 f8c3 	bl	8003b48 <_ZN5MyImu12DBC_GYRO_OKUEv>

    gyroEksen[0] -= gyroHesap[0];
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80039c8:	ee07 3a90 	vmov	s15, r3
 80039cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	edd3 7a05 	vldr	s15, [r3, #20]
 80039d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80039de:	ee17 3a90 	vmov	r3, s15
 80039e2:	b21a      	sxth	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	80da      	strh	r2, [r3, #6]
    gyroEksen[1] -= gyroHesap[1];
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80039ee:	ee07 3a90 	vmov	s15, r3
 80039f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80039fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a04:	ee17 3a90 	vmov	r3, s15
 8003a08:	b21a      	sxth	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	811a      	strh	r2, [r3, #8]
    gyroEksen[2] -= gyroHesap[2];
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003a14:	ee07 3a90 	vmov	s15, r3
 8003a18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	edd3 7a07 	vldr	s15, [r3, #28]
 8003a22:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a2a:	ee17 3a90 	vmov	r3, s15
 8003a2e:	b21a      	sxth	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	815a      	strh	r2, [r3, #10]
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <_ZN5MyImu11DBC_ACC_OKUEv>:
void MyImu::DBC_ACC_OKU()
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af02      	add	r7, sp, #8
 8003a42:	6078      	str	r0, [r7, #4]
	uint8_t accBuffer[6];

	accBuffer[0] = 0x3B;
 8003a44:	233b      	movs	r3, #59	; 0x3b
 8003a46:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, accBuffer, 1, 10);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6818      	ldr	r0, [r3, #0]
 8003a4c:	f107 0208 	add.w	r2, r7, #8
 8003a50:	230a      	movs	r3, #10
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	2301      	movs	r3, #1
 8003a56:	21d0      	movs	r1, #208	; 0xd0
 8003a58:	f002 fcd4 	bl	8006404 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, accBuffer, 6, 10);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	f107 0208 	add.w	r2, r7, #8
 8003a64:	230a      	movs	r3, #10
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	2306      	movs	r3, #6
 8003a6a:	21d0      	movs	r1, #208	; 0xd0
 8003a6c:	f002 fdc8 	bl	8006600 <HAL_I2C_Master_Receive>
	accEksen[0] = (accBuffer[0] << 8 | accBuffer[1]);
 8003a70:	7a3b      	ldrb	r3, [r7, #8]
 8003a72:	021b      	lsls	r3, r3, #8
 8003a74:	b21a      	sxth	r2, r3
 8003a76:	7a7b      	ldrb	r3, [r7, #9]
 8003a78:	b21b      	sxth	r3, r3
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	b21a      	sxth	r2, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	819a      	strh	r2, [r3, #12]
	accEksen[1] = (accBuffer[2] << 8 | accBuffer[3]);
 8003a82:	7abb      	ldrb	r3, [r7, #10]
 8003a84:	021b      	lsls	r3, r3, #8
 8003a86:	b21a      	sxth	r2, r3
 8003a88:	7afb      	ldrb	r3, [r7, #11]
 8003a8a:	b21b      	sxth	r3, r3
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	b21a      	sxth	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	81da      	strh	r2, [r3, #14]
	accEksen[2] = (accBuffer[4] << 8 | accBuffer[5]);
 8003a94:	7b3b      	ldrb	r3, [r7, #12]
 8003a96:	021b      	lsls	r3, r3, #8
 8003a98:	b21a      	sxth	r2, r3
 8003a9a:	7b7b      	ldrb	r3, [r7, #13]
 8003a9c:	b21b      	sxth	r3, r3
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	b21a      	sxth	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	821a      	strh	r2, [r3, #16]
}
 8003aa6:	bf00      	nop
 8003aa8:	3710      	adds	r7, #16
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <_ZN5MyImu16DBC_SICAKLIK_OKUEv>:
void MyImu::DBC_SICAKLIK_OKU()
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af02      	add	r7, sp, #8
 8003ab6:	6078      	str	r0, [r7, #4]
	uint8_t sicaklikBuffer[2];

	sicaklikBuffer[0] = 0x41;
 8003ab8:	2341      	movs	r3, #65	; 0x41
 8003aba:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 1, 10);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6818      	ldr	r0, [r3, #0]
 8003ac0:	f107 020c 	add.w	r2, r7, #12
 8003ac4:	230a      	movs	r3, #10
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	2301      	movs	r3, #1
 8003aca:	21d0      	movs	r1, #208	; 0xd0
 8003acc:	f002 fc9a 	bl	8006404 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 2, 10);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6818      	ldr	r0, [r3, #0]
 8003ad4:	f107 020c 	add.w	r2, r7, #12
 8003ad8:	230a      	movs	r3, #10
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	2302      	movs	r3, #2
 8003ade:	21d0      	movs	r1, #208	; 0xd0
 8003ae0:	f002 fd8e 	bl	8006600 <HAL_I2C_Master_Receive>
	hamSicaklik_u16 = (sicaklikBuffer[0] << 8 | sicaklikBuffer[1]);
 8003ae4:	7b3b      	ldrb	r3, [r7, #12]
 8003ae6:	021b      	lsls	r3, r3, #8
 8003ae8:	b21a      	sxth	r2, r3
 8003aea:	7b7b      	ldrb	r3, [r7, #13]
 8003aec:	b21b      	sxth	r3, r3
 8003aee:	4313      	orrs	r3, r2
 8003af0:	b21b      	sxth	r3, r3
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	Sicaklik_f=((float)((float)hamSicaklik_u16 / 333.87)) + 21;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8003b00:	ee07 3a90 	vmov	s15, r3
 8003b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b08:	ee17 0a90 	vmov	r0, s15
 8003b0c:	f7fc fd14 	bl	8000538 <__aeabi_f2d>
 8003b10:	a30b      	add	r3, pc, #44	; (adr r3, 8003b40 <_ZN5MyImu16DBC_SICAKLIK_OKUEv+0x90>)
 8003b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b16:	f7fc fe91 	bl	800083c <__aeabi_ddiv>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4610      	mov	r0, r2
 8003b20:	4619      	mov	r1, r3
 8003b22:	f7fd f859 	bl	8000bd8 <__aeabi_d2f>
 8003b26:	ee07 0a10 	vmov	s14, r0
 8003b2a:	eef3 7a05 	vmov.f32	s15, #53	; 0x41a80000  21.0
 8003b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
}
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	851eb852 	.word	0x851eb852
 8003b44:	4074ddeb 	.word	0x4074ddeb

08003b48 <_ZN5MyImu12DBC_GYRO_OKUEv>:
void MyImu::DBC_GYRO_OKU()
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b086      	sub	sp, #24
 8003b4c:	af02      	add	r7, sp, #8
 8003b4e:	6078      	str	r0, [r7, #4]
	uint8_t gyroBuffer[6];

	gyroBuffer[0] = 0x43;
 8003b50:	2343      	movs	r3, #67	; 0x43
 8003b52:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, gyroBuffer, 1, 10);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6818      	ldr	r0, [r3, #0]
 8003b58:	f107 0208 	add.w	r2, r7, #8
 8003b5c:	230a      	movs	r3, #10
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	2301      	movs	r3, #1
 8003b62:	21d0      	movs	r1, #208	; 0xd0
 8003b64:	f002 fc4e 	bl	8006404 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, gyroBuffer, 6, 10);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6818      	ldr	r0, [r3, #0]
 8003b6c:	f107 0208 	add.w	r2, r7, #8
 8003b70:	230a      	movs	r3, #10
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	2306      	movs	r3, #6
 8003b76:	21d0      	movs	r1, #208	; 0xd0
 8003b78:	f002 fd42 	bl	8006600 <HAL_I2C_Master_Receive>
	gyroEksen[0] = (gyroBuffer[0] << 8 | gyroBuffer[1]);
 8003b7c:	7a3b      	ldrb	r3, [r7, #8]
 8003b7e:	021b      	lsls	r3, r3, #8
 8003b80:	b21a      	sxth	r2, r3
 8003b82:	7a7b      	ldrb	r3, [r7, #9]
 8003b84:	b21b      	sxth	r3, r3
 8003b86:	4313      	orrs	r3, r2
 8003b88:	b21a      	sxth	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	80da      	strh	r2, [r3, #6]
	gyroEksen[1] = (gyroBuffer[2] << 8 | gyroBuffer[3]);
 8003b8e:	7abb      	ldrb	r3, [r7, #10]
 8003b90:	021b      	lsls	r3, r3, #8
 8003b92:	b21a      	sxth	r2, r3
 8003b94:	7afb      	ldrb	r3, [r7, #11]
 8003b96:	b21b      	sxth	r3, r3
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	b21a      	sxth	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	811a      	strh	r2, [r3, #8]
	gyroEksen[2] = (gyroBuffer[4] << 8 | gyroBuffer[5]);
 8003ba0:	7b3b      	ldrb	r3, [r7, #12]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	b21a      	sxth	r2, r3
 8003ba6:	7b7b      	ldrb	r3, [r7, #13]
 8003ba8:	b21b      	sxth	r3, r3
 8003baa:	4313      	orrs	r3, r2
 8003bac:	b21a      	sxth	r2, r3
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	815a      	strh	r2, [r3, #10]

}
 8003bb2:	bf00      	nop
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	0000      	movs	r0, r0
 8003bbc:	0000      	movs	r0, r0
	...

08003bc0 <_ZN5MyImu13DBC_ACI_BULMAEv>:
void MyImu::DBC_ACI_BULMA()
{
 8003bc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003bc4:	b082      	sub	sp, #8
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
	DBC_DATA_OKU();//0.0014 0.000001066
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f7ff feec 	bl	80039a8 <_ZN5MyImu12DBC_DATA_OKUEv>
	//Ham Veri Iyilestirmeleri
	gyroPitchAci_f += gyroEksen[0] * 0.000207;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7fc fcaf 	bl	8000538 <__aeabi_f2d>
 8003bda:	4604      	mov	r4, r0
 8003bdc:	460d      	mov	r5, r1
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7fc fc95 	bl	8000514 <__aeabi_i2d>
 8003bea:	a3cf      	add	r3, pc, #828	; (adr r3, 8003f28 <_ZN5MyImu13DBC_ACI_BULMAEv+0x368>)
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	f7fc fcfa 	bl	80005e8 <__aeabi_dmul>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4620      	mov	r0, r4
 8003bfa:	4629      	mov	r1, r5
 8003bfc:	f7fc fb3e 	bl	800027c <__adddf3>
 8003c00:	4602      	mov	r2, r0
 8003c02:	460b      	mov	r3, r1
 8003c04:	4610      	mov	r0, r2
 8003c06:	4619      	mov	r1, r3
 8003c08:	f7fc ffe6 	bl	8000bd8 <__aeabi_d2f>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	631a      	str	r2, [r3, #48]	; 0x30
	gyroRollAci_f += gyroEksen[1] * 0.000207;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c16:	4618      	mov	r0, r3
 8003c18:	f7fc fc8e 	bl	8000538 <__aeabi_f2d>
 8003c1c:	4604      	mov	r4, r0
 8003c1e:	460d      	mov	r5, r1
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fc fc74 	bl	8000514 <__aeabi_i2d>
 8003c2c:	a3be      	add	r3, pc, #760	; (adr r3, 8003f28 <_ZN5MyImu13DBC_ACI_BULMAEv+0x368>)
 8003c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c32:	f7fc fcd9 	bl	80005e8 <__aeabi_dmul>
 8003c36:	4602      	mov	r2, r0
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	4629      	mov	r1, r5
 8003c3e:	f7fc fb1d 	bl	800027c <__adddf3>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	4610      	mov	r0, r2
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f7fc ffc5 	bl	8000bd8 <__aeabi_d2f>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	62da      	str	r2, [r3, #44]	; 0x2c
	gyroYawAci_f += gyroEksen[2] * 0.000207;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fc fc6d 	bl	8000538 <__aeabi_f2d>
 8003c5e:	4604      	mov	r4, r0
 8003c60:	460d      	mov	r5, r1
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f7fc fc53 	bl	8000514 <__aeabi_i2d>
 8003c6e:	a3ae      	add	r3, pc, #696	; (adr r3, 8003f28 <_ZN5MyImu13DBC_ACI_BULMAEv+0x368>)
 8003c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c74:	f7fc fcb8 	bl	80005e8 <__aeabi_dmul>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	460b      	mov	r3, r1
 8003c7c:	4620      	mov	r0, r4
 8003c7e:	4629      	mov	r1, r5
 8003c80:	f7fc fafc 	bl	800027c <__adddf3>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4610      	mov	r0, r2
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	f7fc ffa4 	bl	8000bd8 <__aeabi_d2f>
 8003c90:	4602      	mov	r2, r0
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	635a      	str	r2, [r3, #52]	; 0x34

	gyroPitchAci_f += gyroRollAci_f * sin(gyroEksen[2]* 0.000001066);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7fc fc4c 	bl	8000538 <__aeabi_f2d>
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	460d      	mov	r5, r1
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f7fc fc45 	bl	8000538 <__aeabi_f2d>
 8003cae:	4680      	mov	r8, r0
 8003cb0:	4689      	mov	r9, r1
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7fc fc2b 	bl	8000514 <__aeabi_i2d>
 8003cbe:	a39c      	add	r3, pc, #624	; (adr r3, 8003f30 <_ZN5MyImu13DBC_ACI_BULMAEv+0x370>)
 8003cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc4:	f7fc fc90 	bl	80005e8 <__aeabi_dmul>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	460b      	mov	r3, r1
 8003ccc:	ec43 2b17 	vmov	d7, r2, r3
 8003cd0:	eeb0 0a47 	vmov.f32	s0, s14
 8003cd4:	eef0 0a67 	vmov.f32	s1, s15
 8003cd8:	f006 fdea 	bl	800a8b0 <sin>
 8003cdc:	ec53 2b10 	vmov	r2, r3, d0
 8003ce0:	4640      	mov	r0, r8
 8003ce2:	4649      	mov	r1, r9
 8003ce4:	f7fc fc80 	bl	80005e8 <__aeabi_dmul>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4620      	mov	r0, r4
 8003cee:	4629      	mov	r1, r5
 8003cf0:	f7fc fac4 	bl	800027c <__adddf3>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	4619      	mov	r1, r3
 8003cfc:	f7fc ff6c 	bl	8000bd8 <__aeabi_d2f>
 8003d00:	4602      	mov	r2, r0
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	631a      	str	r2, [r3, #48]	; 0x30
	gyroRollAci_f -= gyroPitchAci_f * sin(gyroEksen[2]* 0.000001066);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7fc fc14 	bl	8000538 <__aeabi_f2d>
 8003d10:	4604      	mov	r4, r0
 8003d12:	460d      	mov	r5, r1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fc fc0d 	bl	8000538 <__aeabi_f2d>
 8003d1e:	4680      	mov	r8, r0
 8003d20:	4689      	mov	r9, r1
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8003d28:	4618      	mov	r0, r3
 8003d2a:	f7fc fbf3 	bl	8000514 <__aeabi_i2d>
 8003d2e:	a380      	add	r3, pc, #512	; (adr r3, 8003f30 <_ZN5MyImu13DBC_ACI_BULMAEv+0x370>)
 8003d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d34:	f7fc fc58 	bl	80005e8 <__aeabi_dmul>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	ec43 2b17 	vmov	d7, r2, r3
 8003d40:	eeb0 0a47 	vmov.f32	s0, s14
 8003d44:	eef0 0a67 	vmov.f32	s1, s15
 8003d48:	f006 fdb2 	bl	800a8b0 <sin>
 8003d4c:	ec53 2b10 	vmov	r2, r3, d0
 8003d50:	4640      	mov	r0, r8
 8003d52:	4649      	mov	r1, r9
 8003d54:	f7fc fc48 	bl	80005e8 <__aeabi_dmul>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4620      	mov	r0, r4
 8003d5e:	4629      	mov	r1, r5
 8003d60:	f7fc fa8a 	bl	8000278 <__aeabi_dsub>
 8003d64:	4602      	mov	r2, r0
 8003d66:	460b      	mov	r3, r1
 8003d68:	4610      	mov	r0, r2
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	f7fc ff34 	bl	8000bd8 <__aeabi_d2f>
 8003d70:	4602      	mov	r2, r0
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	62da      	str	r2, [r3, #44]	; 0x2c

	accToplamVektor_s16 = sqrt((accEksen[0]*accEksen[0])+(accEksen[1]*accEksen[1])+(accEksen[2]*accEksen[2]));
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003d84:	fb03 f202 	mul.w	r2, r3, r2
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003d8e:	4619      	mov	r1, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003d96:	fb01 f303 	mul.w	r3, r1, r3
 8003d9a:	441a      	add	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003da2:	4619      	mov	r1, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8003daa:	fb01 f303 	mul.w	r3, r1, r3
 8003dae:	4413      	add	r3, r2
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fc fbaf 	bl	8000514 <__aeabi_i2d>
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	ec43 2b10 	vmov	d0, r2, r3
 8003dbe:	f006 fd3f 	bl	800a840 <sqrt>
 8003dc2:	ec53 2b10 	vmov	r2, r3, d0
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	4619      	mov	r1, r3
 8003dca:	f7fc febd 	bl	8000b48 <__aeabi_d2iz>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	b21a      	sxth	r2, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	841a      	strh	r2, [r3, #32]

	//57.296 =1 /(3.142 /180)
	accPitchAci_f = asin((float)accEksen[1]/accToplamVektor_s16)*57.296;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8003ddc:	ee07 3a90 	vmov	s15, r3
 8003de0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003dea:	ee07 3a90 	vmov	s15, r3
 8003dee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003df2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003df6:	ee16 0a90 	vmov	r0, s13
 8003dfa:	f7fc fb9d 	bl	8000538 <__aeabi_f2d>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	460b      	mov	r3, r1
 8003e02:	ec43 2b10 	vmov	d0, r2, r3
 8003e06:	f006 fc47 	bl	800a698 <asin>
 8003e0a:	ec51 0b10 	vmov	r0, r1, d0
 8003e0e:	a34a      	add	r3, pc, #296	; (adr r3, 8003f38 <_ZN5MyImu13DBC_ACI_BULMAEv+0x378>)
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	f7fc fbe8 	bl	80005e8 <__aeabi_dmul>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	4610      	mov	r0, r2
 8003e1e:	4619      	mov	r1, r3
 8003e20:	f7fc feda 	bl	8000bd8 <__aeabi_d2f>
 8003e24:	4602      	mov	r2, r0
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	625a      	str	r2, [r3, #36]	; 0x24
	accRollAci_f = asin((float)accEksen[0]/accToplamVektor_s16)*-57.296;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8003e30:	ee07 3a90 	vmov	s15, r3
 8003e34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003e3e:	ee07 3a90 	vmov	s15, r3
 8003e42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e46:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e4a:	ee16 0a90 	vmov	r0, s13
 8003e4e:	f7fc fb73 	bl	8000538 <__aeabi_f2d>
 8003e52:	4602      	mov	r2, r0
 8003e54:	460b      	mov	r3, r1
 8003e56:	ec43 2b10 	vmov	d0, r2, r3
 8003e5a:	f006 fc1d 	bl	800a698 <asin>
 8003e5e:	ec51 0b10 	vmov	r0, r1, d0
 8003e62:	a337      	add	r3, pc, #220	; (adr r3, 8003f40 <_ZN5MyImu13DBC_ACI_BULMAEv+0x380>)
 8003e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e68:	f7fc fbbe 	bl	80005e8 <__aeabi_dmul>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	460b      	mov	r3, r1
 8003e70:	4610      	mov	r0, r2
 8003e72:	4619      	mov	r1, r3
 8003e74:	f7fc feb0 	bl	8000bd8 <__aeabi_d2f>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	629a      	str	r2, [r3, #40]	; 0x28

	pitchAcisi_f = gyroPitchAci_f * 0.9 + accPitchAci_f * 0.1;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fc fb58 	bl	8000538 <__aeabi_f2d>
 8003e88:	a32f      	add	r3, pc, #188	; (adr r3, 8003f48 <_ZN5MyImu13DBC_ACI_BULMAEv+0x388>)
 8003e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8e:	f7fc fbab 	bl	80005e8 <__aeabi_dmul>
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	4614      	mov	r4, r2
 8003e98:	461d      	mov	r5, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fc fb4a 	bl	8000538 <__aeabi_f2d>
 8003ea4:	a32a      	add	r3, pc, #168	; (adr r3, 8003f50 <_ZN5MyImu13DBC_ACI_BULMAEv+0x390>)
 8003ea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eaa:	f7fc fb9d 	bl	80005e8 <__aeabi_dmul>
 8003eae:	4602      	mov	r2, r0
 8003eb0:	460b      	mov	r3, r1
 8003eb2:	4620      	mov	r0, r4
 8003eb4:	4629      	mov	r1, r5
 8003eb6:	f7fc f9e1 	bl	800027c <__adddf3>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	4610      	mov	r0, r2
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	f7fc fe89 	bl	8000bd8 <__aeabi_d2f>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	63da      	str	r2, [r3, #60]	; 0x3c
	rollAci_f = gyroRollAci_f * 0.9 + accRollAci_f * 0.1;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7fc fb31 	bl	8000538 <__aeabi_f2d>
 8003ed6:	a31c      	add	r3, pc, #112	; (adr r3, 8003f48 <_ZN5MyImu13DBC_ACI_BULMAEv+0x388>)
 8003ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003edc:	f7fc fb84 	bl	80005e8 <__aeabi_dmul>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4614      	mov	r4, r2
 8003ee6:	461d      	mov	r5, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eec:	4618      	mov	r0, r3
 8003eee:	f7fc fb23 	bl	8000538 <__aeabi_f2d>
 8003ef2:	a317      	add	r3, pc, #92	; (adr r3, 8003f50 <_ZN5MyImu13DBC_ACI_BULMAEv+0x390>)
 8003ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef8:	f7fc fb76 	bl	80005e8 <__aeabi_dmul>
 8003efc:	4602      	mov	r2, r0
 8003efe:	460b      	mov	r3, r1
 8003f00:	4620      	mov	r0, r4
 8003f02:	4629      	mov	r1, r5
 8003f04:	f7fc f9ba 	bl	800027c <__adddf3>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	460b      	mov	r3, r1
 8003f0c:	4610      	mov	r0, r2
 8003f0e:	4619      	mov	r1, r3
 8003f10:	f7fc fe62 	bl	8000bd8 <__aeabi_d2f>
 8003f14:	4602      	mov	r2, r0
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003f1a:	bf00      	nop
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003f24:	f3af 8000 	nop.w
 8003f28:	75e6362a 	.word	0x75e6362a
 8003f2c:	3f2b21c4 	.word	0x3f2b21c4
 8003f30:	652c6e62 	.word	0x652c6e62
 8003f34:	3eb1e26f 	.word	0x3eb1e26f
 8003f38:	53f7ced9 	.word	0x53f7ced9
 8003f3c:	404ca5e3 	.word	0x404ca5e3
 8003f40:	53f7ced9 	.word	0x53f7ced9
 8003f44:	c04ca5e3 	.word	0xc04ca5e3
 8003f48:	cccccccd 	.word	0xcccccccd
 8003f4c:	3feccccc 	.word	0x3feccccc
 8003f50:	9999999a 	.word	0x9999999a
 8003f54:	3fb99999 	.word	0x3fb99999

08003f58 <_ZN5MyImu7PitchAlEv>:

float* MyImu::PitchAl(){ return &pitchAcisi_f;}
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	333c      	adds	r3, #60	; 0x3c
 8003f64:	4618      	mov	r0, r3
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <_ZN5MyImu6RollAlEv>:
float* MyImu::RollAl(){return &rollAci_f;}
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3338      	adds	r3, #56	; 0x38
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr

08003f88 <_ZN5MyImu5YawAlEv>:
float* MyImu::YawAl(){return &gyroYawAci_f;}
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	3334      	adds	r3, #52	; 0x34
 8003f94:	4618      	mov	r0, r3
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <_ZN5MyImu10SicaklikAlEv>:
float* MyImu::SicaklikAl(){return &Sicaklik_f;}
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	3344      	adds	r3, #68	; 0x44
 8003fac:	4618      	mov	r0, r3
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <_ZN5MyMagC1EP17I2C_HandleTypeDef>:
#include "Mag.h"

#define HMC5883L_ADDRESS 0x1E << 1 // I2C adresi

MyMag::MyMag(I2C_HandleTypeDef *hi2c)
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
{
  this->hi2c = hi2c;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	601a      	str	r2, [r3, #0]
  x_s16 = y_s16 = z_s16 = 0;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	811a      	strh	r2, [r3, #8]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	80da      	strh	r2, [r3, #6]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	809a      	strh	r2, [r3, #4]
  heading_f = headingAcisi_f = 0.0f;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f04f 0200 	mov.w	r2, #0
 8003fe8:	61da      	str	r2, [r3, #28]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69da      	ldr	r2, [r3, #28]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	619a      	str	r2, [r3, #24]
  xOffset_f = yOffset_f =0.0f;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	611a      	str	r2, [r3, #16]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	691a      	ldr	r2, [r3, #16]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	60da      	str	r2, [r3, #12]
}
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4618      	mov	r0, r3
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <_ZN5MyMag10YapilandirEv>:

void MyMag::Yapilandir()
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af02      	add	r7, sp, #8
 8004016:	6078      	str	r0, [r7, #4]
	//Configuration Register A
	uint8_t dataCRA[2] = {HMC5883_REGISTER_MAG_CRA_REG_M, 0x70}; // 8 ortalama, 15 Hz, normal lm
 8004018:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800401c:	82bb      	strh	r3, [r7, #20]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRA, 2, 100);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6818      	ldr	r0, [r3, #0]
 8004022:	f107 0214 	add.w	r2, r7, #20
 8004026:	2364      	movs	r3, #100	; 0x64
 8004028:	9300      	str	r3, [sp, #0]
 800402a:	2302      	movs	r3, #2
 800402c:	213c      	movs	r1, #60	; 0x3c
 800402e:	f002 f9e9 	bl	8006404 <HAL_I2C_Master_Transmit>

	// Configuration Register B
	uint8_t dataCRB[2] = {HMC5883_REGISTER_MAG_CRB_REG_M, HMC5883_MAGGAIN_1_3}; // Kazan = +/- 1.3
 8004032:	f242 0301 	movw	r3, #8193	; 0x2001
 8004036:	823b      	strh	r3, [r7, #16]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRB, 2, 100);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6818      	ldr	r0, [r3, #0]
 800403c:	f107 0210 	add.w	r2, r7, #16
 8004040:	2364      	movs	r3, #100	; 0x64
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	2302      	movs	r3, #2
 8004046:	213c      	movs	r1, #60	; 0x3c
 8004048:	f002 f9dc 	bl	8006404 <HAL_I2C_Master_Transmit>

	// Mode Register
	uint8_t dataMR[2] = {HMC5883_REGISTER_MAG_MR_REG_M, 0x00}; // Srekli lm modu
 800404c:	2302      	movs	r3, #2
 800404e:	81bb      	strh	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataMR, 2, 100);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6818      	ldr	r0, [r3, #0]
 8004054:	f107 020c 	add.w	r2, r7, #12
 8004058:	2364      	movs	r3, #100	; 0x64
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	2302      	movs	r3, #2
 800405e:	213c      	movs	r1, #60	; 0x3c
 8004060:	f002 f9d0 	bl	8006404 <HAL_I2C_Master_Transmit>
}
 8004064:	bf00      	nop
 8004066:	3718      	adds	r7, #24
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}

0800406c <_ZN5MyMag10MagDataOkuEPsS0_S0_>:

void MyMag::MagDataOku(int16_t *x_s16, int16_t *y_s16, int16_t *z_s16)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08a      	sub	sp, #40	; 0x28
 8004070:	af04      	add	r7, sp, #16
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	60b9      	str	r1, [r7, #8]
 8004076:	607a      	str	r2, [r7, #4]
 8004078:	603b      	str	r3, [r7, #0]
  uint8_t buffer[6];
  HAL_I2C_Mem_Read(hi2c, HMC5883L_ADDRESS, HMC5883_REGISTER_MAG_OUT_X_H_M, 1, buffer, 6, 100);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6818      	ldr	r0, [r3, #0]
 800407e:	2364      	movs	r3, #100	; 0x64
 8004080:	9302      	str	r3, [sp, #8]
 8004082:	2306      	movs	r3, #6
 8004084:	9301      	str	r3, [sp, #4]
 8004086:	f107 0310 	add.w	r3, r7, #16
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	2301      	movs	r3, #1
 800408e:	2203      	movs	r2, #3
 8004090:	213c      	movs	r1, #60	; 0x3c
 8004092:	f002 fde1 	bl	8006c58 <HAL_I2C_Mem_Read>

  *x_s16 = (int16_t)((buffer[0] << 8) | buffer[1]);
 8004096:	7c3b      	ldrb	r3, [r7, #16]
 8004098:	021b      	lsls	r3, r3, #8
 800409a:	b21a      	sxth	r2, r3
 800409c:	7c7b      	ldrb	r3, [r7, #17]
 800409e:	b21b      	sxth	r3, r3
 80040a0:	4313      	orrs	r3, r2
 80040a2:	b21a      	sxth	r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	801a      	strh	r2, [r3, #0]
  *z_s16 = (int16_t)((buffer[2] << 8) | buffer[3]);
 80040a8:	7cbb      	ldrb	r3, [r7, #18]
 80040aa:	021b      	lsls	r3, r3, #8
 80040ac:	b21a      	sxth	r2, r3
 80040ae:	7cfb      	ldrb	r3, [r7, #19]
 80040b0:	b21b      	sxth	r3, r3
 80040b2:	4313      	orrs	r3, r2
 80040b4:	b21a      	sxth	r2, r3
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	801a      	strh	r2, [r3, #0]
  *y_s16 = (int16_t)((buffer[4] << 8) | buffer[5]);
 80040ba:	7d3b      	ldrb	r3, [r7, #20]
 80040bc:	021b      	lsls	r3, r3, #8
 80040be:	b21a      	sxth	r2, r3
 80040c0:	7d7b      	ldrb	r3, [r7, #21]
 80040c2:	b21b      	sxth	r3, r3
 80040c4:	4313      	orrs	r3, r2
 80040c6:	b21a      	sxth	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	801a      	strh	r2, [r3, #0]
}
 80040cc:	bf00      	nop
 80040ce:	3718      	adds	r7, #24
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bd80      	pop	{r7, pc}

080040d4 <_ZN5MyMag9KalibreEtEv>:
void MyMag::KalibreEt()
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b088      	sub	sp, #32
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
    int16_t xEksen_s16, yEksen_s16,zEksen_s16;
    int16_t xMin = 3200, yMin = 3200,zMin = 3200;
 80040dc:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 80040e0:	83fb      	strh	r3, [r7, #30]
 80040e2:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 80040e6:	83bb      	strh	r3, [r7, #28]
 80040e8:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 80040ec:	837b      	strh	r3, [r7, #26]
    int16_t xMax = -3200, yMax = -3200,zMax=-3200;
 80040ee:	f24f 3380 	movw	r3, #62336	; 0xf380
 80040f2:	833b      	strh	r3, [r7, #24]
 80040f4:	f24f 3380 	movw	r3, #62336	; 0xf380
 80040f8:	82fb      	strh	r3, [r7, #22]
 80040fa:	f24f 3380 	movw	r3, #62336	; 0xf380
 80040fe:	82bb      	strh	r3, [r7, #20]


    for (int i = 0; i < 1000; i++)
 8004100:	2300      	movs	r3, #0
 8004102:	613b      	str	r3, [r7, #16]
 8004104:	e03e      	b.n	8004184 <_ZN5MyMag9KalibreEtEv+0xb0>
    {
        MagDataOku(&xEksen_s16, &yEksen_s16, &zEksen_s16);
 8004106:	f107 030a 	add.w	r3, r7, #10
 800410a:	f107 020c 	add.w	r2, r7, #12
 800410e:	f107 010e 	add.w	r1, r7, #14
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f7ff ffaa 	bl	800406c <_ZN5MyMag10MagDataOkuEPsS0_S0_>

        if (xEksen_s16 < xMin) xMin = xEksen_s16;
 8004118:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800411c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8004120:	429a      	cmp	r2, r3
 8004122:	dd01      	ble.n	8004128 <_ZN5MyMag9KalibreEtEv+0x54>
 8004124:	89fb      	ldrh	r3, [r7, #14]
 8004126:	83fb      	strh	r3, [r7, #30]
        if (xEksen_s16 > xMax) xMax = xEksen_s16;
 8004128:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800412c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004130:	429a      	cmp	r2, r3
 8004132:	da01      	bge.n	8004138 <_ZN5MyMag9KalibreEtEv+0x64>
 8004134:	89fb      	ldrh	r3, [r7, #14]
 8004136:	833b      	strh	r3, [r7, #24]
        if (yEksen_s16 < yMin) yMin = yEksen_s16;
 8004138:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800413c:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004140:	429a      	cmp	r2, r3
 8004142:	dd01      	ble.n	8004148 <_ZN5MyMag9KalibreEtEv+0x74>
 8004144:	89bb      	ldrh	r3, [r7, #12]
 8004146:	83bb      	strh	r3, [r7, #28]
        if (yEksen_s16 > yMax) yMax = yEksen_s16;
 8004148:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800414c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004150:	429a      	cmp	r2, r3
 8004152:	da01      	bge.n	8004158 <_ZN5MyMag9KalibreEtEv+0x84>
 8004154:	89bb      	ldrh	r3, [r7, #12]
 8004156:	82fb      	strh	r3, [r7, #22]
        if (zEksen_s16 < zMin) zMin = zEksen_s16;
 8004158:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800415c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8004160:	429a      	cmp	r2, r3
 8004162:	dd01      	ble.n	8004168 <_ZN5MyMag9KalibreEtEv+0x94>
 8004164:	897b      	ldrh	r3, [r7, #10]
 8004166:	837b      	strh	r3, [r7, #26]
        if (zEksen_s16 > zMax) zMax = zEksen_s16;
 8004168:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800416c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8004170:	429a      	cmp	r2, r3
 8004172:	da01      	bge.n	8004178 <_ZN5MyMag9KalibreEtEv+0xa4>
 8004174:	897b      	ldrh	r3, [r7, #10]
 8004176:	82bb      	strh	r3, [r7, #20]

        HAL_Delay(10);
 8004178:	200a      	movs	r0, #10
 800417a:	f001 fc5d 	bl	8005a38 <HAL_Delay>
    for (int i = 0; i < 1000; i++)
 800417e:	693b      	ldr	r3, [r7, #16]
 8004180:	3301      	adds	r3, #1
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800418a:	dbbc      	blt.n	8004106 <_ZN5MyMag9KalibreEtEv+0x32>
    }

    xOffset_f = (xMax + xMin) / 2;
 800418c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004190:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004194:	4413      	add	r3, r2
 8004196:	0fda      	lsrs	r2, r3, #31
 8004198:	4413      	add	r3, r2
 800419a:	105b      	asrs	r3, r3, #1
 800419c:	ee07 3a90 	vmov	s15, r3
 80041a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	edc3 7a03 	vstr	s15, [r3, #12]
    yOffset_f = (yMax + yMin) / 2;
 80041aa:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80041ae:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80041b2:	4413      	add	r3, r2
 80041b4:	0fda      	lsrs	r2, r3, #31
 80041b6:	4413      	add	r3, r2
 80041b8:	105b      	asrs	r3, r3, #1
 80041ba:	ee07 3a90 	vmov	s15, r3
 80041be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	edc3 7a04 	vstr	s15, [r3, #16]
    zOffset_f = (zMax + zMin) / 2;
 80041c8:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80041cc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80041d0:	4413      	add	r3, r2
 80041d2:	0fda      	lsrs	r2, r3, #31
 80041d4:	4413      	add	r3, r2
 80041d6:	105b      	asrs	r3, r3, #1
 80041d8:	ee07 3a90 	vmov	s15, r3
 80041dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	edc3 7a05 	vstr	s15, [r3, #20]
}
 80041e6:	bf00      	nop
 80041e8:	3720      	adds	r7, #32
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <_ZN5MyMag14HeadingOlusturEv>:
float* MyMag::HeadingOlustur()
{
 80041f0:	b5b0      	push	{r4, r5, r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
	float kalibreliX_f, kalibreliY_f,kalibreliZ_f;
	float TiltliX_f,TiltliY_f;
	float pitchRad,rollRad;
	MagDataOku(&x_s16,&y_s16,&z_s16);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	1d19      	adds	r1, r3, #4
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	1d9a      	adds	r2, r3, #6
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3308      	adds	r3, #8
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f7ff ff31 	bl	800406c <_ZN5MyMag10MagDataOkuEPsS0_S0_>

	//pitchRad = pitch * (M_PI / 180.0);
	//rollRad = roll * (M_PI / 180.0);

	kalibreliX_f = x_s16 - xOffset_f;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8004210:	ee07 3a90 	vmov	s15, r3
 8004214:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	edd3 7a03 	vldr	s15, [r3, #12]
 800421e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004222:	edc7 7a05 	vstr	s15, [r7, #20]
	kalibreliY_f = y_s16 - yOffset_f;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800422c:	ee07 3a90 	vmov	s15, r3
 8004230:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	edd3 7a04 	vldr	s15, [r3, #16]
 800423a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800423e:	edc7 7a04 	vstr	s15, [r7, #16]
	kalibreliZ_f = z_s16 - zOffset_f;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004248:	ee07 3a90 	vmov	s15, r3
 800424c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	edd3 7a05 	vldr	s15, [r3, #20]
 8004256:	ee77 7a67 	vsub.f32	s15, s14, s15
 800425a:	edc7 7a03 	vstr	s15, [r7, #12]

	//TiltliX_f = kalibreliX_f * cos(pitchRad) + kalibreliZ_f * sin(pitchRad);
	//TiltliY_f = kalibreliX_f * sin(rollRad) * sin(pitchRad) + kalibreliY_f * cos(rollRad) - kalibreliZ_f * sin(rollRad) * cos(pitchRad);

	heading_f = atan2(kalibreliY_f, kalibreliX_f);
 800425e:	6938      	ldr	r0, [r7, #16]
 8004260:	f7fc f96a 	bl	8000538 <__aeabi_f2d>
 8004264:	4604      	mov	r4, r0
 8004266:	460d      	mov	r5, r1
 8004268:	6978      	ldr	r0, [r7, #20]
 800426a:	f7fc f965 	bl	8000538 <__aeabi_f2d>
 800426e:	4602      	mov	r2, r0
 8004270:	460b      	mov	r3, r1
 8004272:	ec43 2b11 	vmov	d1, r2, r3
 8004276:	ec45 4b10 	vmov	d0, r4, r5
 800427a:	f006 fa41 	bl	800a700 <atan2>
 800427e:	ec53 2b10 	vmov	r2, r3, d0
 8004282:	4610      	mov	r0, r2
 8004284:	4619      	mov	r1, r3
 8004286:	f7fc fca7 	bl	8000bd8 <__aeabi_d2f>
 800428a:	4602      	mov	r2, r0
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	619a      	str	r2, [r3, #24]

	//heading_f = atan2((y_s16), (x_s16));
	if(heading_f < 0)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	edd3 7a06 	vldr	s15, [r3, #24]
 8004296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800429a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800429e:	d512      	bpl.n	80042c6 <_ZN5MyMag14HeadingOlusturEv+0xd6>
		heading_f += 2*M_PI;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7fc f947 	bl	8000538 <__aeabi_f2d>
 80042aa:	a323      	add	r3, pc, #140	; (adr r3, 8004338 <_ZN5MyMag14HeadingOlusturEv+0x148>)
 80042ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042b0:	f7fb ffe4 	bl	800027c <__adddf3>
 80042b4:	4602      	mov	r2, r0
 80042b6:	460b      	mov	r3, r1
 80042b8:	4610      	mov	r0, r2
 80042ba:	4619      	mov	r1, r3
 80042bc:	f7fc fc8c 	bl	8000bd8 <__aeabi_d2f>
 80042c0:	4602      	mov	r2, r0
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	619a      	str	r2, [r3, #24]

	if(heading_f > 2*M_PI)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	699b      	ldr	r3, [r3, #24]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc f934 	bl	8000538 <__aeabi_f2d>
 80042d0:	a319      	add	r3, pc, #100	; (adr r3, 8004338 <_ZN5MyMag14HeadingOlusturEv+0x148>)
 80042d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d6:	f7fc fc17 	bl	8000b08 <__aeabi_dcmpgt>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d012      	beq.n	8004306 <_ZN5MyMag14HeadingOlusturEv+0x116>
		heading_f -= 2*M_PI;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7fc f927 	bl	8000538 <__aeabi_f2d>
 80042ea:	a313      	add	r3, pc, #76	; (adr r3, 8004338 <_ZN5MyMag14HeadingOlusturEv+0x148>)
 80042ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f0:	f7fb ffc2 	bl	8000278 <__aeabi_dsub>
 80042f4:	4602      	mov	r2, r0
 80042f6:	460b      	mov	r3, r1
 80042f8:	4610      	mov	r0, r2
 80042fa:	4619      	mov	r1, r3
 80042fc:	f7fc fc6c 	bl	8000bd8 <__aeabi_d2f>
 8004300:	4602      	mov	r2, r0
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	619a      	str	r2, [r3, #24]


	headingAcisi_f = heading_f * (180/M_PI);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	699b      	ldr	r3, [r3, #24]
 800430a:	4618      	mov	r0, r3
 800430c:	f7fc f914 	bl	8000538 <__aeabi_f2d>
 8004310:	a30b      	add	r3, pc, #44	; (adr r3, 8004340 <_ZN5MyMag14HeadingOlusturEv+0x150>)
 8004312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004316:	f7fc f967 	bl	80005e8 <__aeabi_dmul>
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4610      	mov	r0, r2
 8004320:	4619      	mov	r1, r3
 8004322:	f7fc fc59 	bl	8000bd8 <__aeabi_d2f>
 8004326:	4602      	mov	r2, r0
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	61da      	str	r2, [r3, #28]

	return &headingAcisi_f;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	331c      	adds	r3, #28

}
 8004330:	4618      	mov	r0, r3
 8004332:	3718      	adds	r7, #24
 8004334:	46bd      	mov	sp, r7
 8004336:	bdb0      	pop	{r4, r5, r7, pc}
 8004338:	54442d18 	.word	0x54442d18
 800433c:	401921fb 	.word	0x401921fb
 8004340:	1a63c1f8 	.word	0x1a63c1f8
 8004344:	404ca5dc 	.word	0x404ca5dc

08004348 <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 8004348:	b580      	push	{r7, lr}
 800434a:	b082      	sub	sp, #8
 800434c:	af00      	add	r7, sp, #0
 800434e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004352:	edc7 0a00 	vstr	s1, [r7]
 8004356:	edd7 0a00 	vldr	s1, [r7]
 800435a:	ed97 0a01 	vldr	s0, [r7, #4]
 800435e:	f006 faff 	bl	800a960 <atan2f>
 8004362:	eef0 7a40 	vmov.f32	s15, s0
 8004366:	eeb0 0a67 	vmov.f32	s0, s15
 800436a:	3708      	adds	r7, #8
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	ed87 0a01 	vstr	s0, [r7, #4]
 800437a:	ed97 0a01 	vldr	s0, [r7, #4]
 800437e:	f006 fb0f 	bl	800a9a0 <cosf>
 8004382:	eef0 7a40 	vmov.f32	s15, s0
 8004386:	eeb0 0a67 	vmov.f32	s0, s15
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
 8004396:	ed87 0a01 	vstr	s0, [r7, #4]
 800439a:	ed97 0a01 	vldr	s0, [r7, #4]
 800439e:	f006 fb43 	bl	800aa28 <sinf>
 80043a2:	eef0 7a40 	vmov.f32	s15, s0
 80043a6:	eeb0 0a67 	vmov.f32	s0, s15
 80043aa:	3708      	adds	r7, #8
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}

080043b0 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b082      	sub	sp, #8
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	ed87 0a01 	vstr	s0, [r7, #4]
 80043ba:	ed97 0a01 	vldr	s0, [r7, #4]
 80043be:	f006 fad1 	bl	800a964 <sqrtf>
 80043c2:	eef0 7a40 	vmov.f32	s15, s0
 80043c6:	eeb0 0a67 	vmov.f32	s0, s15
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_t>:
 *
 *  Created on: Jun 29, 2024
 *      Author: onurd
 */
#include "Motor.h"
Motor::Motor(TIM_HandleTypeDef* htim_pwm, TIM_HandleTypeDef* htim_enc, GPIO_TypeDef* in1_port, uint16_t in1_pin, GPIO_TypeDef* in2_port, uint16_t in2_pin)
 80043d0:	b480      	push	{r7}
 80043d2:	b085      	sub	sp, #20
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
 80043dc:	603b      	str	r3, [r7, #0]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f04f 0200 	mov.w	r2, #0
 80043e4:	615a      	str	r2, [r3, #20]
 80043e6:	68f9      	ldr	r1, [r7, #12]
 80043e8:	f04f 0200 	mov.w	r2, #0
 80043ec:	f04f 0300 	mov.w	r3, #0
 80043f0:	e9c1 2306 	strd	r2, r3, [r1, #24]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	2200      	movs	r2, #0
 80043f8:	841a      	strh	r2, [r3, #32]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	845a      	strh	r2, [r3, #34]	; 0x22
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
{
	 htim_pwm_ = htim_pwm;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	601a      	str	r2, [r3, #0]
	 htim_enc_ = htim_enc;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	605a      	str	r2, [r3, #4]
	 in1_port_ = in1_port;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	683a      	ldr	r2, [r7, #0]
 8004418:	609a      	str	r2, [r3, #8]
	 in1_pin_ = in1_pin;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	8b3a      	ldrh	r2, [r7, #24]
 800441e:	821a      	strh	r2, [r3, #16]
	 in2_port_ = in2_port;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	69fa      	ldr	r2, [r7, #28]
 8004424:	60da      	str	r2, [r3, #12]
	 in2_pin_ = in2_pin;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	8c3a      	ldrh	r2, [r7, #32]
 800442a:	825a      	strh	r2, [r3, #18]
}
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	4618      	mov	r0, r3
 8004430:	3714      	adds	r7, #20
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <_ZN5Motor10YapilandirEv>:
void Motor::Yapilandir()
{
 800443a:	b580      	push	{r7, lr}
 800443c:	b082      	sub	sp, #8
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(htim_pwm_, TIM_CHANNEL_1);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2100      	movs	r1, #0
 8004448:	4618      	mov	r0, r3
 800444a:	f004 f87b 	bl	8008544 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim_pwm_, TIM_CHANNEL_2);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2104      	movs	r1, #4
 8004454:	4618      	mov	r0, r3
 8004456:	f004 f875 	bl	8008544 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(htim_pwm_, TIM_CHANNEL_4);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	210c      	movs	r1, #12
 8004460:	4618      	mov	r0, r3
 8004462:	f004 f86f 	bl	8008544 <HAL_TIM_PWM_Start>
    HAL_TIM_Encoder_Start(htim_enc_, TIM_CHANNEL_ALL);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	213c      	movs	r1, #60	; 0x3c
 800446c:	4618      	mov	r0, r3
 800446e:	f004 f9d7 	bl	8008820 <HAL_TIM_Encoder_Start>
    __HAL_TIM_SET_COUNTER(htim_enc_, 0);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2200      	movs	r2, #0
 800447a:	625a      	str	r2, [r3, #36]	; 0x24
}
 800447c:	bf00      	nop
 800447e:	3708      	adds	r7, #8
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <_ZN5Motor3PWMEtm>:
void Motor::PWM(uint16_t pwmDeger_u16,uint32_t channel_u32)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	460b      	mov	r3, r1
 800448e:	607a      	str	r2, [r7, #4]
 8004490:	817b      	strh	r3, [r7, #10]
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d105      	bne.n	80044a4 <_ZN5Motor3PWMEtm+0x20>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	897a      	ldrh	r2, [r7, #10]
 80044a0:	635a      	str	r2, [r3, #52]	; 0x34
}
 80044a2:	e016      	b.n	80044d2 <_ZN5Motor3PWMEtm+0x4e>
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d105      	bne.n	80044b6 <_ZN5Motor3PWMEtm+0x32>
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	897a      	ldrh	r2, [r7, #10]
 80044b2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80044b4:	e00d      	b.n	80044d2 <_ZN5Motor3PWMEtm+0x4e>
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2b08      	cmp	r3, #8
 80044ba:	d105      	bne.n	80044c8 <_ZN5Motor3PWMEtm+0x44>
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	897a      	ldrh	r2, [r7, #10]
 80044c4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80044c6:	e004      	b.n	80044d2 <_ZN5Motor3PWMEtm+0x4e>
	__HAL_TIM_SET_COMPARE(htim_pwm_, channel_u32, pwmDeger_u16); // (0-1000)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	897a      	ldrh	r2, [r7, #10]
 80044d0:	641a      	str	r2, [r3, #64]	; 0x40
}
 80044d2:	bf00      	nop
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <_ZN5Motor8IleriGitEv>:

	motorAci_f = fmod(((float)toplamEncoderDegeri_s64 * 0.02347), 360.0);
	motorTur_u8 = ((float)toplamEncoderDegeri_s64 * 0.02347)/ 360.0;
}
void Motor::IleriGit()
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b082      	sub	sp, #8
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
	 HAL_GPIO_WritePin(in1_port_, in1_pin_, GPIO_PIN_SET); // IN1
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6898      	ldr	r0, [r3, #8]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	8a1b      	ldrh	r3, [r3, #16]
 80044ee:	2201      	movs	r2, #1
 80044f0:	4619      	mov	r1, r3
 80044f2:	f001 fe05 	bl	8006100 <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(in2_port_, in2_pin_, GPIO_PIN_RESET); // IN2
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68d8      	ldr	r0, [r3, #12]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	8a5b      	ldrh	r3, [r3, #18]
 80044fe:	2200      	movs	r2, #0
 8004500:	4619      	mov	r1, r3
 8004502:	f001 fdfd 	bl	8006100 <HAL_GPIO_WritePin>
}
 8004506:	bf00      	nop
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <_ZN5Motor3DurEv>:
{
	 HAL_GPIO_WritePin(in1_port_, in1_pin_, GPIO_PIN_RESET); // IN1
	 HAL_GPIO_WritePin(in2_port_, in2_pin_,GPIO_PIN_SET); // IN2
}
void Motor::Dur()
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b082      	sub	sp, #8
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(in1_port_, in1_pin_, GPIO_PIN_RESET); // IN1
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6898      	ldr	r0, [r3, #8]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	8a1b      	ldrh	r3, [r3, #16]
 800451e:	2200      	movs	r2, #0
 8004520:	4619      	mov	r1, r3
 8004522:	f001 fded 	bl	8006100 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(in2_port_, in2_pin_, GPIO_PIN_RESET); // IN2
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68d8      	ldr	r0, [r3, #12]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	8a5b      	ldrh	r3, [r3, #18]
 800452e:	2200      	movs	r2, #0
 8004530:	4619      	mov	r1, r3
 8004532:	f001 fde5 	bl	8006100 <HAL_GPIO_WritePin>
}
 8004536:	bf00      	nop
 8004538:	3708      	adds	r7, #8
 800453a:	46bd      	mov	sp, r7
 800453c:	bd80      	pop	{r7, pc}

0800453e <_ZN5ArabaC1ER5MotorS1_>:
int8_t* Motor::TurAl()
{
    return &motorTur_u8;
}

Araba::Araba(Motor& lmotor, Motor& rmotor) : lm(lmotor), rm(rmotor)
 800453e:	b480      	push	{r7}
 8004540:	b085      	sub	sp, #20
 8004542:	af00      	add	r7, sp, #0
 8004544:	60f8      	str	r0, [r7, #12]
 8004546:	60b9      	str	r1, [r7, #8]
 8004548:	607a      	str	r2, [r7, #4]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	68ba      	ldr	r2, [r7, #8]
 800454e:	601a      	str	r2, [r3, #0]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	605a      	str	r2, [r3, #4]
{

}
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	4618      	mov	r0, r3
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <_ZN5Araba3DurEv>:
void Araba::Dur()
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
	lm.Dur();
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff ffcc 	bl	800450e <_ZN5Motor3DurEv>
	rm.Dur();
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	4618      	mov	r0, r3
 800457c:	f7ff ffc7 	bl	800450e <_ZN5Motor3DurEv>
}
 8004580:	bf00      	nop
 8004582:	3708      	adds	r7, #8
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <_ZN5Araba6duzGitEv>:
void Araba::duzGit()
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
	 lm.IleriGit();
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff ffa2 	bl	80044de <_ZN5Motor8IleriGitEv>
	 rm.IleriGit();
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	4618      	mov	r0, r3
 80045a0:	f7ff ff9d 	bl	80044de <_ZN5Motor8IleriGitEv>
}
 80045a4:	bf00      	nop
 80045a6:	3708      	adds	r7, #8
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <_ZN5Araba6sagGitEv>:
void Araba::sagGit()
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
	lm.IleriGit();
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4618      	mov	r0, r3
 80045ba:	f7ff ff90 	bl	80044de <_ZN5Motor8IleriGitEv>
	rm.Dur();
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7ff ffa3 	bl	800450e <_ZN5Motor3DurEv>
}
 80045c8:	bf00      	nop
 80045ca:	3708      	adds	r7, #8
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}

080045d0 <_ZN5Araba6solGitEv>:
void Araba::solGit()
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b082      	sub	sp, #8
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
    lm.Dur();
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4618      	mov	r0, r3
 80045de:	f7ff ff96 	bl	800450e <_ZN5Motor3DurEv>
    rm.IleriGit();
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7ff ff79 	bl	80044de <_ZN5Motor8IleriGitEv>
}
 80045ec:	bf00      	nop
 80045ee:	3708      	adds	r7, #8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	0000      	movs	r0, r0
	...

080045f8 <_ZN5Araba9mesafeBulEffff>:
	rm.IleriGit();
	lm.GeriGit();
}

float Araba::mesafeBul(float guncelLat_f, float guncelLon_f, float gidilecekLat_f, float gidilecekLon_f)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	ed2d 8b02 	vpush	{d8}
 80045fe:	b08c      	sub	sp, #48	; 0x30
 8004600:	af00      	add	r7, sp, #0
 8004602:	6178      	str	r0, [r7, #20]
 8004604:	ed87 0a04 	vstr	s0, [r7, #16]
 8004608:	edc7 0a03 	vstr	s1, [r7, #12]
 800460c:	ed87 1a02 	vstr	s2, [r7, #8]
 8004610:	edc7 1a01 	vstr	s3, [r7, #4]
	guncelLat_f = guncelLat_f * (M_PI / 180.0);
 8004614:	6938      	ldr	r0, [r7, #16]
 8004616:	f7fb ff8f 	bl	8000538 <__aeabi_f2d>
 800461a:	a364      	add	r3, pc, #400	; (adr r3, 80047ac <_ZN5Araba9mesafeBulEffff+0x1b4>)
 800461c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004620:	f7fb ffe2 	bl	80005e8 <__aeabi_dmul>
 8004624:	4602      	mov	r2, r0
 8004626:	460b      	mov	r3, r1
 8004628:	4610      	mov	r0, r2
 800462a:	4619      	mov	r1, r3
 800462c:	f7fc fad4 	bl	8000bd8 <__aeabi_d2f>
 8004630:	4603      	mov	r3, r0
 8004632:	613b      	str	r3, [r7, #16]
	guncelLon_f = guncelLon_f * (M_PI / 180.0);
 8004634:	68f8      	ldr	r0, [r7, #12]
 8004636:	f7fb ff7f 	bl	8000538 <__aeabi_f2d>
 800463a:	a35c      	add	r3, pc, #368	; (adr r3, 80047ac <_ZN5Araba9mesafeBulEffff+0x1b4>)
 800463c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004640:	f7fb ffd2 	bl	80005e8 <__aeabi_dmul>
 8004644:	4602      	mov	r2, r0
 8004646:	460b      	mov	r3, r1
 8004648:	4610      	mov	r0, r2
 800464a:	4619      	mov	r1, r3
 800464c:	f7fc fac4 	bl	8000bd8 <__aeabi_d2f>
 8004650:	4603      	mov	r3, r0
 8004652:	60fb      	str	r3, [r7, #12]
	gidilecekLat_f = gidilecekLat_f * (M_PI / 180.0);
 8004654:	68b8      	ldr	r0, [r7, #8]
 8004656:	f7fb ff6f 	bl	8000538 <__aeabi_f2d>
 800465a:	a354      	add	r3, pc, #336	; (adr r3, 80047ac <_ZN5Araba9mesafeBulEffff+0x1b4>)
 800465c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004660:	f7fb ffc2 	bl	80005e8 <__aeabi_dmul>
 8004664:	4602      	mov	r2, r0
 8004666:	460b      	mov	r3, r1
 8004668:	4610      	mov	r0, r2
 800466a:	4619      	mov	r1, r3
 800466c:	f7fc fab4 	bl	8000bd8 <__aeabi_d2f>
 8004670:	4603      	mov	r3, r0
 8004672:	60bb      	str	r3, [r7, #8]
	gidilecekLon_f = gidilecekLon_f * (M_PI / 180.0);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f7fb ff5f 	bl	8000538 <__aeabi_f2d>
 800467a:	a34c      	add	r3, pc, #304	; (adr r3, 80047ac <_ZN5Araba9mesafeBulEffff+0x1b4>)
 800467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004680:	f7fb ffb2 	bl	80005e8 <__aeabi_dmul>
 8004684:	4602      	mov	r2, r0
 8004686:	460b      	mov	r3, r1
 8004688:	4610      	mov	r0, r2
 800468a:	4619      	mov	r1, r3
 800468c:	f7fc faa4 	bl	8000bd8 <__aeabi_d2f>
 8004690:	4603      	mov	r3, r0
 8004692:	607b      	str	r3, [r7, #4]

	float latFark_f = gidilecekLat_f - guncelLat_f;
 8004694:	ed97 7a02 	vldr	s14, [r7, #8]
 8004698:	edd7 7a04 	vldr	s15, [r7, #16]
 800469c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046a0:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	float lonFark_f = gidilecekLon_f - guncelLon_f;
 80046a4:	ed97 7a01 	vldr	s14, [r7, #4]
 80046a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80046ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046b0:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	    // Haversine forml
	float a = sin(latFark_f / 2) * sin(latFark_f / 2) + cos(guncelLat_f) * cos(gidilecekLat_f) * sin(lonFark_f / 2) * sin(lonFark_f / 2);
 80046b4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80046b8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80046bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80046c0:	eeb0 0a47 	vmov.f32	s0, s14
 80046c4:	f7ff fe64 	bl	8004390 <_ZSt3sinf>
 80046c8:	eeb0 8a40 	vmov.f32	s16, s0
 80046cc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80046d0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80046d4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80046d8:	eeb0 0a47 	vmov.f32	s0, s14
 80046dc:	f7ff fe58 	bl	8004390 <_ZSt3sinf>
 80046e0:	eef0 7a40 	vmov.f32	s15, s0
 80046e4:	ee28 8a27 	vmul.f32	s16, s16, s15
 80046e8:	ed97 0a04 	vldr	s0, [r7, #16]
 80046ec:	f7ff fe40 	bl	8004370 <_ZSt3cosf>
 80046f0:	eef0 8a40 	vmov.f32	s17, s0
 80046f4:	ed97 0a02 	vldr	s0, [r7, #8]
 80046f8:	f7ff fe3a 	bl	8004370 <_ZSt3cosf>
 80046fc:	eef0 7a40 	vmov.f32	s15, s0
 8004700:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8004704:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004708:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800470c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004710:	eeb0 0a47 	vmov.f32	s0, s14
 8004714:	f7ff fe3c 	bl	8004390 <_ZSt3sinf>
 8004718:	eef0 7a40 	vmov.f32	s15, s0
 800471c:	ee68 8aa7 	vmul.f32	s17, s17, s15
 8004720:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004724:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004728:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800472c:	eeb0 0a47 	vmov.f32	s0, s14
 8004730:	f7ff fe2e 	bl	8004390 <_ZSt3sinf>
 8004734:	eef0 7a40 	vmov.f32	s15, s0
 8004738:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800473c:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004740:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	float c = 2 * atan2(sqrt(a), sqrt(1 - a));
 8004744:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8004748:	f7ff fe32 	bl	80043b0 <_ZSt4sqrtf>
 800474c:	eeb0 8a40 	vmov.f32	s16, s0
 8004750:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004754:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004758:	ee77 7a67 	vsub.f32	s15, s14, s15
 800475c:	eeb0 0a67 	vmov.f32	s0, s15
 8004760:	f7ff fe26 	bl	80043b0 <_ZSt4sqrtf>
 8004764:	eef0 7a40 	vmov.f32	s15, s0
 8004768:	eef0 0a67 	vmov.f32	s1, s15
 800476c:	eeb0 0a48 	vmov.f32	s0, s16
 8004770:	f7ff fdea 	bl	8004348 <_ZSt5atan2ff>
 8004774:	eef0 7a40 	vmov.f32	s15, s0
 8004778:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800477c:	edc7 7a08 	vstr	s15, [r7, #32]

	float mesafe_f = DUNYA_YARICAPI * c;
 8004780:	edd7 7a08 	vldr	s15, [r7, #32]
 8004784:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80047a8 <_ZN5Araba9mesafeBulEffff+0x1b0>
 8004788:	ee67 7a87 	vmul.f32	s15, s15, s14
 800478c:	edc7 7a07 	vstr	s15, [r7, #28]

	return mesafe_f;
 8004790:	69fb      	ldr	r3, [r7, #28]
 8004792:	ee07 3a90 	vmov	s15, r3
}
 8004796:	eeb0 0a67 	vmov.f32	s0, s15
 800479a:	3730      	adds	r7, #48	; 0x30
 800479c:	46bd      	mov	sp, r7
 800479e:	ecbd 8b02 	vpop	{d8}
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	f3af 8000 	nop.w
 80047a8:	4ac26d70 	.word	0x4ac26d70
 80047ac:	a2529d39 	.word	0xa2529d39
 80047b0:	3f91df46 	.word	0x3f91df46
 80047b4:	00000000 	.word	0x00000000

080047b8 <_ZN5Araba10yonelimBulEffff>:
float Araba::yonelimBul(float guncelLat_f, float guncelLon_f, float gidilecekLat_f, float gidilecekLon_f)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	ed2d 8b02 	vpush	{d8}
 80047be:	b08a      	sub	sp, #40	; 0x28
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6178      	str	r0, [r7, #20]
 80047c4:	ed87 0a04 	vstr	s0, [r7, #16]
 80047c8:	edc7 0a03 	vstr	s1, [r7, #12]
 80047cc:	ed87 1a02 	vstr	s2, [r7, #8]
 80047d0:	edc7 1a01 	vstr	s3, [r7, #4]
	guncelLat_f = guncelLat_f * (M_PI / 180.0);
 80047d4:	6938      	ldr	r0, [r7, #16]
 80047d6:	f7fb feaf 	bl	8000538 <__aeabi_f2d>
 80047da:	a360      	add	r3, pc, #384	; (adr r3, 800495c <_ZN5Araba10yonelimBulEffff+0x1a4>)
 80047dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e0:	f7fb ff02 	bl	80005e8 <__aeabi_dmul>
 80047e4:	4602      	mov	r2, r0
 80047e6:	460b      	mov	r3, r1
 80047e8:	4610      	mov	r0, r2
 80047ea:	4619      	mov	r1, r3
 80047ec:	f7fc f9f4 	bl	8000bd8 <__aeabi_d2f>
 80047f0:	4603      	mov	r3, r0
 80047f2:	613b      	str	r3, [r7, #16]
	guncelLon_f = guncelLon_f * (M_PI / 180.0);
 80047f4:	68f8      	ldr	r0, [r7, #12]
 80047f6:	f7fb fe9f 	bl	8000538 <__aeabi_f2d>
 80047fa:	a358      	add	r3, pc, #352	; (adr r3, 800495c <_ZN5Araba10yonelimBulEffff+0x1a4>)
 80047fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004800:	f7fb fef2 	bl	80005e8 <__aeabi_dmul>
 8004804:	4602      	mov	r2, r0
 8004806:	460b      	mov	r3, r1
 8004808:	4610      	mov	r0, r2
 800480a:	4619      	mov	r1, r3
 800480c:	f7fc f9e4 	bl	8000bd8 <__aeabi_d2f>
 8004810:	4603      	mov	r3, r0
 8004812:	60fb      	str	r3, [r7, #12]
	gidilecekLat_f = gidilecekLat_f * (M_PI / 180.0);
 8004814:	68b8      	ldr	r0, [r7, #8]
 8004816:	f7fb fe8f 	bl	8000538 <__aeabi_f2d>
 800481a:	a350      	add	r3, pc, #320	; (adr r3, 800495c <_ZN5Araba10yonelimBulEffff+0x1a4>)
 800481c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004820:	f7fb fee2 	bl	80005e8 <__aeabi_dmul>
 8004824:	4602      	mov	r2, r0
 8004826:	460b      	mov	r3, r1
 8004828:	4610      	mov	r0, r2
 800482a:	4619      	mov	r1, r3
 800482c:	f7fc f9d4 	bl	8000bd8 <__aeabi_d2f>
 8004830:	4603      	mov	r3, r0
 8004832:	60bb      	str	r3, [r7, #8]
	gidilecekLon_f = gidilecekLon_f * (M_PI / 180.0);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7fb fe7f 	bl	8000538 <__aeabi_f2d>
 800483a:	a348      	add	r3, pc, #288	; (adr r3, 800495c <_ZN5Araba10yonelimBulEffff+0x1a4>)
 800483c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004840:	f7fb fed2 	bl	80005e8 <__aeabi_dmul>
 8004844:	4602      	mov	r2, r0
 8004846:	460b      	mov	r3, r1
 8004848:	4610      	mov	r0, r2
 800484a:	4619      	mov	r1, r3
 800484c:	f7fc f9c4 	bl	8000bd8 <__aeabi_d2f>
 8004850:	4603      	mov	r3, r0
 8004852:	607b      	str	r3, [r7, #4]

	float lonFark_f = gidilecekLon_f - guncelLon_f;
 8004854:	ed97 7a01 	vldr	s14, [r7, #4]
 8004858:	edd7 7a03 	vldr	s15, [r7, #12]
 800485c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004860:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // Bearing forml
    float x = sin(lonFark_f) * cos(gidilecekLat_f);
 8004864:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8004868:	f7ff fd92 	bl	8004390 <_ZSt3sinf>
 800486c:	eeb0 8a40 	vmov.f32	s16, s0
 8004870:	ed97 0a02 	vldr	s0, [r7, #8]
 8004874:	f7ff fd7c 	bl	8004370 <_ZSt3cosf>
 8004878:	eef0 7a40 	vmov.f32	s15, s0
 800487c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8004880:	edc7 7a08 	vstr	s15, [r7, #32]
    float y = cos(guncelLat_f) * sin(gidilecekLat_f) - sin(guncelLat_f) * cos(gidilecekLat_f) * cos(lonFark_f);
 8004884:	ed97 0a04 	vldr	s0, [r7, #16]
 8004888:	f7ff fd72 	bl	8004370 <_ZSt3cosf>
 800488c:	eeb0 8a40 	vmov.f32	s16, s0
 8004890:	ed97 0a02 	vldr	s0, [r7, #8]
 8004894:	f7ff fd7c 	bl	8004390 <_ZSt3sinf>
 8004898:	eef0 7a40 	vmov.f32	s15, s0
 800489c:	ee28 8a27 	vmul.f32	s16, s16, s15
 80048a0:	ed97 0a04 	vldr	s0, [r7, #16]
 80048a4:	f7ff fd74 	bl	8004390 <_ZSt3sinf>
 80048a8:	eef0 8a40 	vmov.f32	s17, s0
 80048ac:	ed97 0a02 	vldr	s0, [r7, #8]
 80048b0:	f7ff fd5e 	bl	8004370 <_ZSt3cosf>
 80048b4:	eef0 7a40 	vmov.f32	s15, s0
 80048b8:	ee68 8aa7 	vmul.f32	s17, s17, s15
 80048bc:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80048c0:	f7ff fd56 	bl	8004370 <_ZSt3cosf>
 80048c4:	eef0 7a40 	vmov.f32	s15, s0
 80048c8:	ee68 7aa7 	vmul.f32	s15, s17, s15
 80048cc:	ee78 7a67 	vsub.f32	s15, s16, s15
 80048d0:	edc7 7a07 	vstr	s15, [r7, #28]
    float yonelim_f = atan2(x, y);
 80048d4:	edd7 0a07 	vldr	s1, [r7, #28]
 80048d8:	ed97 0a08 	vldr	s0, [r7, #32]
 80048dc:	f7ff fd34 	bl	8004348 <_ZSt5atan2ff>
 80048e0:	ed87 0a06 	vstr	s0, [r7, #24]

    yonelim_f = yonelim_f * (180.0 / M_PI);
 80048e4:	69b8      	ldr	r0, [r7, #24]
 80048e6:	f7fb fe27 	bl	8000538 <__aeabi_f2d>
 80048ea:	a31e      	add	r3, pc, #120	; (adr r3, 8004964 <_ZN5Araba10yonelimBulEffff+0x1ac>)
 80048ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f0:	f7fb fe7a 	bl	80005e8 <__aeabi_dmul>
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	4610      	mov	r0, r2
 80048fa:	4619      	mov	r1, r3
 80048fc:	f7fc f96c 	bl	8000bd8 <__aeabi_d2f>
 8004900:	4603      	mov	r3, r0
 8004902:	61bb      	str	r3, [r7, #24]

    return fmod(yonelim_f + 360.0, 360.0);
 8004904:	69b8      	ldr	r0, [r7, #24]
 8004906:	f7fb fe17 	bl	8000538 <__aeabi_f2d>
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	4b12      	ldr	r3, [pc, #72]	; (8004958 <_ZN5Araba10yonelimBulEffff+0x1a0>)
 8004910:	f7fb fcb4 	bl	800027c <__adddf3>
 8004914:	4602      	mov	r2, r0
 8004916:	460b      	mov	r3, r1
 8004918:	ec43 2b17 	vmov	d7, r2, r3
 800491c:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8004950 <_ZN5Araba10yonelimBulEffff+0x198>
 8004920:	eeb0 0a47 	vmov.f32	s0, s14
 8004924:	eef0 0a67 	vmov.f32	s1, s15
 8004928:	f005 feec 	bl	800a704 <fmod>
 800492c:	ec53 2b10 	vmov	r2, r3, d0
 8004930:	4610      	mov	r0, r2
 8004932:	4619      	mov	r1, r3
 8004934:	f7fc f950 	bl	8000bd8 <__aeabi_d2f>
 8004938:	4603      	mov	r3, r0
 800493a:	ee07 3a90 	vmov	s15, r3
}
 800493e:	eeb0 0a67 	vmov.f32	s0, s15
 8004942:	3728      	adds	r7, #40	; 0x28
 8004944:	46bd      	mov	sp, r7
 8004946:	ecbd 8b02 	vpop	{d8}
 800494a:	bd80      	pop	{r7, pc}
 800494c:	f3af 8000 	nop.w
 8004950:	00000000 	.word	0x00000000
 8004954:	40768000 	.word	0x40768000
 8004958:	40768000 	.word	0x40768000
 800495c:	a2529d39 	.word	0xa2529d39
 8004960:	3f91df46 	.word	0x3f91df46
 8004964:	1a63c1f8 	.word	0x1a63c1f8
 8004968:	404ca5dc 	.word	0x404ca5dc

0800496c <_ZN5PaketC1EP20__UART_HandleTypeDef>:
	VERSIYON=0x02,
	YOKLAMA=0x03

};

Paket::Paket(UART_HandleTypeDef* huart)
 800496c:	b480      	push	{r7}
 800496e:	b083      	sub	sp, #12
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2200      	movs	r2, #0
 800497a:	701a      	strb	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	705a      	strb	r2, [r3, #1]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	709a      	strb	r2, [r3, #2]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f04f 0200 	mov.w	r2, #0
 80049b8:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f04f 0200 	mov.w	r2, #0
 80049c2:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f04f 0200 	mov.w	r2, #0
 80049cc:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f04f 0200 	mov.w	r2, #0
 80049d6:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f04f 0200 	mov.w	r2, #0
 80049e0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f04f 0200 	mov.w	r2, #0
 80049f4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
{
	this->huart=huart;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	605a      	str	r2, [r3, #4]

}
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	370c      	adds	r7, #12
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <_ZN5PaketC1Ehhhh>:
Paket::Paket(uint8_t baslik1_u8, uint8_t baslik2_u8, uint8_t paketTipi_u8, uint8_t dataBoyutu_u8)
 8004a2a:	b480      	push	{r7}
 8004a2c:	b083      	sub	sp, #12
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	4608      	mov	r0, r1
 8004a34:	4611      	mov	r1, r2
 8004a36:	461a      	mov	r2, r3
 8004a38:	4603      	mov	r3, r0
 8004a3a:	70fb      	strb	r3, [r7, #3]
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	70bb      	strb	r3, [r7, #2]
 8004a40:	4613      	mov	r3, r2
 8004a42:	707b      	strb	r3, [r7, #1]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	701a      	strb	r2, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	705a      	strb	r2, [r3, #1]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2200      	movs	r2, #0
 8004a54:	709a      	strb	r2, [r3, #2]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f04f 0200 	mov.w	r2, #0
 8004a7c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f04f 0200 	mov.w	r2, #0
 8004a86:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	f04f 0200 	mov.w	r2, #0
 8004a90:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f04f 0200 	mov.w	r2, #0
 8004a9a:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f04f 0200 	mov.w	r2, #0
 8004aa4:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f04f 0200 	mov.w	r2, #0
 8004aae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f04f 0200 	mov.w	r2, #0
 8004ab8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f04f 0200 	mov.w	r2, #0
 8004acc:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f04f 0200 	mov.w	r2, #0
 8004ad6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f04f 0200 	mov.w	r2, #0
 8004ae0:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
{
	this->baslik1_u8=baslik1_u8;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	78fa      	ldrb	r2, [r7, #3]
 8004ae8:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
	this->baslik2_u8=baslik2_u8;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	78ba      	ldrb	r2, [r7, #2]
 8004af0:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
	this->paketTipi_u8=paketTipi_u8;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	787a      	ldrb	r2, [r7, #1]
 8004af8:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
	this->dataBoyutu_u8=dataBoyutu_u8;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	7c3a      	ldrb	r2, [r7, #16]
 8004b00:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
}
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	4618      	mov	r0, r3
 8004b08:	370c      	adds	r7, #12
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <_ZN5Paket14PaketKesmeInitEv>:
void Paket::PaketKesmeInit()
{
 8004b12:	b580      	push	{r7, lr}
 8004b14:	b082      	sub	sp, #8
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(huart, &ArayuzData,1);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6858      	ldr	r0, [r3, #4]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	3342      	adds	r3, #66	; 0x42
 8004b22:	2201      	movs	r2, #1
 8004b24:	4619      	mov	r1, r3
 8004b26:	f004 fe3c 	bl	80097a2 <HAL_UART_Receive_IT>
}
 8004b2a:	bf00      	nop
 8004b2c:	3708      	adds	r7, #8
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}

08004b32 <_ZN5Paket15GpsPaketOlusturEffff>:
void Paket::GpsPaketOlustur(float latitude,float longitude,float altitude,float derece)
{
 8004b32:	b580      	push	{r7, lr}
 8004b34:	b086      	sub	sp, #24
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6178      	str	r0, [r7, #20]
 8004b3a:	ed87 0a04 	vstr	s0, [r7, #16]
 8004b3e:	edc7 0a03 	vstr	s1, [r7, #12]
 8004b42:	ed87 1a02 	vstr	s2, [r7, #8]
 8004b46:	edc7 1a01 	vstr	s3, [r7, #4]

    gpspaket[0] = 0x12;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2212      	movs	r2, #18
 8004b4e:	721a      	strb	r2, [r3, #8]
    gpspaket[1] = 0x34;
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	2234      	movs	r2, #52	; 0x34
 8004b54:	725a      	strb	r2, [r3, #9]
    gpspaket[2] = 0x01;
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	729a      	strb	r2, [r3, #10]
    gpspaket[3] = 0x11;
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	2211      	movs	r2, #17
 8004b60:	72da      	strb	r2, [r3, #11]
    this->latitude = latitude;
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    this->longitude = longitude;
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    this->altitude = altitude;
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    this->derece = derece;
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    floatToBytes(&latitude, latBytes_u8);
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f103 02cc 	add.w	r2, r3, #204	; 0xcc
 8004b88:	f107 0310 	add.w	r3, r7, #16
 8004b8c:	4619      	mov	r1, r3
 8004b8e:	6978      	ldr	r0, [r7, #20]
 8004b90:	f000 fbec 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&longitude, lonBytes_u8);
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 8004b9a:	f107 030c 	add.w	r3, r7, #12
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	6978      	ldr	r0, [r7, #20]
 8004ba2:	f000 fbe3 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&altitude, altBytes_u8);
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f103 02d4 	add.w	r2, r3, #212	; 0xd4
 8004bac:	f107 0308 	add.w	r3, r7, #8
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	6978      	ldr	r0, [r7, #20]
 8004bb4:	f000 fbda 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&derece, dereceBytes_u8);
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f103 02d8 	add.w	r2, r3, #216	; 0xd8
 8004bbe:	1d3b      	adds	r3, r7, #4
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	6978      	ldr	r0, [r7, #20]
 8004bc4:	f000 fbd2 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    memcpy(gpspaket + 4, latBytes_u8, 4);
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	3308      	adds	r3, #8
 8004bcc:	3304      	adds	r3, #4
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	32cc      	adds	r2, #204	; 0xcc
 8004bd2:	6812      	ldr	r2, [r2, #0]
 8004bd4:	601a      	str	r2, [r3, #0]
    memcpy(gpspaket + 8, lonBytes_u8, 4);
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	3308      	adds	r3, #8
 8004bda:	3308      	adds	r3, #8
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	32d0      	adds	r2, #208	; 0xd0
 8004be0:	6812      	ldr	r2, [r2, #0]
 8004be2:	601a      	str	r2, [r3, #0]
    memcpy(gpspaket + 12, altBytes_u8, 4);
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	3308      	adds	r3, #8
 8004be8:	330c      	adds	r3, #12
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	32d4      	adds	r2, #212	; 0xd4
 8004bee:	6812      	ldr	r2, [r2, #0]
 8004bf0:	601a      	str	r2, [r3, #0]
    memcpy(gpspaket + 16, dereceBytes_u8, 4);
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	3308      	adds	r3, #8
 8004bf6:	3310      	adds	r3, #16
 8004bf8:	697a      	ldr	r2, [r7, #20]
 8004bfa:	32d8      	adds	r2, #216	; 0xd8
 8004bfc:	6812      	ldr	r2, [r2, #0]
 8004bfe:	601a      	str	r2, [r3, #0]
    gpspaket[20]=CRC8Hesaplama(gpspaket,4, 20);
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	f103 0108 	add.w	r1, r3, #8
 8004c06:	2314      	movs	r3, #20
 8004c08:	2204      	movs	r2, #4
 8004c0a:	6978      	ldr	r0, [r7, #20]
 8004c0c:	f000 fb08 	bl	8005220 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8004c10:	4603      	mov	r3, r0
 8004c12:	461a      	mov	r2, r3
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	771a      	strb	r2, [r3, #28]
}
 8004c18:	bf00      	nop
 8004c1a:	3718      	adds	r7, #24
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <_ZN5Paket15ImuPaketOlusturEffff>:
void Paket::ImuPaketOlustur(float pitch,float roll,float heading,float sicaklik)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6178      	str	r0, [r7, #20]
 8004c28:	ed87 0a04 	vstr	s0, [r7, #16]
 8004c2c:	edc7 0a03 	vstr	s1, [r7, #12]
 8004c30:	ed87 1a02 	vstr	s2, [r7, #8]
 8004c34:	edc7 1a01 	vstr	s3, [r7, #4]
    imupaket[0] = 0x12;
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	2212      	movs	r2, #18
 8004c3c:	775a      	strb	r2, [r3, #29]
    imupaket[1] = 0x34;
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2234      	movs	r2, #52	; 0x34
 8004c42:	779a      	strb	r2, [r3, #30]
    imupaket[2] = 0x02;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2202      	movs	r2, #2
 8004c48:	77da      	strb	r2, [r3, #31]
    imupaket[3] = 0x11;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	2211      	movs	r2, #17
 8004c4e:	f883 2020 	strb.w	r2, [r3, #32]
    this->pitch = pitch;
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    this->roll = roll;
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    this->heading = heading;
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    this-> sicaklik = sicaklik;
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    floatToBytes(&pitch, pitchBytes_u8);
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 8004c78:	f107 0310 	add.w	r3, r7, #16
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	6978      	ldr	r0, [r7, #20]
 8004c80:	f000 fb74 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&roll, rollBytes_u8);
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	f103 02c0 	add.w	r2, r3, #192	; 0xc0
 8004c8a:	f107 030c 	add.w	r3, r7, #12
 8004c8e:	4619      	mov	r1, r3
 8004c90:	6978      	ldr	r0, [r7, #20]
 8004c92:	f000 fb6b 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&heading, headingBytes_u8);
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f103 02c4 	add.w	r2, r3, #196	; 0xc4
 8004c9c:	f107 0308 	add.w	r3, r7, #8
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	6978      	ldr	r0, [r7, #20]
 8004ca4:	f000 fb62 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&sicaklik, sicaklikBytes_u8);
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
 8004cae:	1d3b      	adds	r3, r7, #4
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	6978      	ldr	r0, [r7, #20]
 8004cb4:	f000 fb5a 	bl	800536c <_ZN5Paket12floatToBytesEPfPh>
    memcpy(imupaket + 4, pitchBytes_u8, 4);
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	331d      	adds	r3, #29
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	32bc      	adds	r2, #188	; 0xbc
 8004cc2:	6812      	ldr	r2, [r2, #0]
 8004cc4:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 8, rollBytes_u8, 4);
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	331d      	adds	r3, #29
 8004cca:	3308      	adds	r3, #8
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	32c0      	adds	r2, #192	; 0xc0
 8004cd0:	6812      	ldr	r2, [r2, #0]
 8004cd2:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 12, headingBytes_u8, 4);
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	331d      	adds	r3, #29
 8004cd8:	330c      	adds	r3, #12
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	32c4      	adds	r2, #196	; 0xc4
 8004cde:	6812      	ldr	r2, [r2, #0]
 8004ce0:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 16, sicaklikBytes_u8, 4);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	331d      	adds	r3, #29
 8004ce6:	3310      	adds	r3, #16
 8004ce8:	697a      	ldr	r2, [r7, #20]
 8004cea:	32c8      	adds	r2, #200	; 0xc8
 8004cec:	6812      	ldr	r2, [r2, #0]
 8004cee:	601a      	str	r2, [r3, #0]
    imupaket[20] = CRC8Hesaplama(imupaket, 4,20);
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f103 011d 	add.w	r1, r3, #29
 8004cf6:	2314      	movs	r3, #20
 8004cf8:	2204      	movs	r2, #4
 8004cfa:	6978      	ldr	r0, [r7, #20]
 8004cfc:	f000 fa90 	bl	8005220 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8004d00:	4603      	mov	r3, r0
 8004d02:	461a      	mov	r2, r3
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 8004d0a:	bf00      	nop
 8004d0c:	3718      	adds	r7, #24
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}

08004d12 <_ZN5Paket19VersiyonPaketGonderEhhh>:
void Paket::VersiyonPaketGonder(uint8_t b,uint8_t o,uint8_t s)
{
 8004d12:	b580      	push	{r7, lr}
 8004d14:	b082      	sub	sp, #8
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
 8004d1a:	4608      	mov	r0, r1
 8004d1c:	4611      	mov	r1, r2
 8004d1e:	461a      	mov	r2, r3
 8004d20:	4603      	mov	r3, r0
 8004d22:	70fb      	strb	r3, [r7, #3]
 8004d24:	460b      	mov	r3, r1
 8004d26:	70bb      	strb	r3, [r7, #2]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	707b      	strb	r3, [r7, #1]
	versiyonpaket[0] = 0x12;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2212      	movs	r2, #18
 8004d30:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	versiyonpaket[1] = 0x34;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2234      	movs	r2, #52	; 0x34
 8004d38:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	versiyonpaket[2] = 0x03;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2203      	movs	r2, #3
 8004d40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	versiyonpaket[3] = 0x04;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2204      	movs	r2, #4
 8004d48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	versiyonpaket[4] = b;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	78fa      	ldrb	r2, [r7, #3]
 8004d50:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	versiyonpaket[5] = o;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	78ba      	ldrb	r2, [r7, #2]
 8004d58:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	versiyonpaket[6] = s;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	787a      	ldrb	r2, [r7, #1]
 8004d60:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	versiyonpaket[7] = CRC8Hesaplama(versiyonpaket, 4,7);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	f103 0132 	add.w	r1, r3, #50	; 0x32
 8004d6a:	2307      	movs	r3, #7
 8004d6c:	2204      	movs	r2, #4
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 fa56 	bl	8005220 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8004d74:	4603      	mov	r3, r0
 8004d76:	461a      	mov	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	HAL_UART_Transmit(huart, versiyonpaket, sizeof(versiyonpaket), 1000);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6858      	ldr	r0, [r3, #4]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f103 0132 	add.w	r1, r3, #50	; 0x32
 8004d88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004d8c:	2208      	movs	r2, #8
 8004d8e:	f004 fc7d 	bl	800968c <HAL_UART_Transmit>
}
 8004d92:	bf00      	nop
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}

08004d9a <_ZN5Paket18YoklamaPaketGonderEv>:
void Paket::YoklamaPaketGonder()
{
 8004d9a:	b580      	push	{r7, lr}
 8004d9c:	b082      	sub	sp, #8
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
	YoklamaFlag=true;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	705a      	strb	r2, [r3, #1]
	yoklamapaket[0] = 0x12;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2212      	movs	r2, #18
 8004dac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	yoklamapaket[1] = 0x34;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2234      	movs	r2, #52	; 0x34
 8004db4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	yoklamapaket[2] = 0x04;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2204      	movs	r2, #4
 8004dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	yoklamapaket[3] = 0x04;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2204      	movs	r2, #4
 8004dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	yoklamapaket[4] = 0x01;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	yoklamapaket[5] = 0x02;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2202      	movs	r2, #2
 8004dd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	yoklamapaket[6] = 0x03;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2203      	movs	r2, #3
 8004ddc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	yoklamapaket[7] = CRC8Hesaplama(yoklamapaket, 4,7);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f103 013a 	add.w	r1, r3, #58	; 0x3a
 8004de6:	2307      	movs	r3, #7
 8004de8:	2204      	movs	r2, #4
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 fa18 	bl	8005220 <_ZN5Paket13CRC8HesaplamaEPhhh>
 8004df0:	4603      	mov	r3, r0
 8004df2:	461a      	mov	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	HAL_UART_Transmit(huart, yoklamapaket, sizeof(yoklamapaket), 1000);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6858      	ldr	r0, [r3, #4]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	f103 013a 	add.w	r1, r3, #58	; 0x3a
 8004e04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e08:	2208      	movs	r2, #8
 8004e0a:	f004 fc3f 	bl	800968c <HAL_UART_Transmit>
}
 8004e0e:	bf00      	nop
 8004e10:	3708      	adds	r7, #8
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <_ZN5Paket13gpsPaketCagirEPh>:
void Paket::gpsPaketCagir(uint8_t *kopyaDizi)
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b082      	sub	sp, #8
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
 8004e1e:	6039      	str	r1, [r7, #0]
	memcpy(kopyaDizi, gpspaket, sizeof(gpspaket));
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	3308      	adds	r3, #8
 8004e24:	2215      	movs	r2, #21
 8004e26:	4619      	mov	r1, r3
 8004e28:	6838      	ldr	r0, [r7, #0]
 8004e2a:	f00a f814 	bl	800ee56 <memcpy>
}
 8004e2e:	bf00      	nop
 8004e30:	3708      	adds	r7, #8
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}

08004e36 <_ZN5Paket13imuPaketCagirEPh>:
void Paket::imuPaketCagir(uint8_t *kopyaDizi)
{
 8004e36:	b580      	push	{r7, lr}
 8004e38:	b082      	sub	sp, #8
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
 8004e3e:	6039      	str	r1, [r7, #0]
	memcpy(kopyaDizi, imupaket, sizeof(imupaket));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	331d      	adds	r3, #29
 8004e44:	2215      	movs	r2, #21
 8004e46:	4619      	mov	r1, r3
 8004e48:	6838      	ldr	r0, [r7, #0]
 8004e4a:	f00a f804 	bl	800ee56 <memcpy>
}
 8004e4e:	bf00      	nop
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <_ZN5Paket12BayrakKaldirEv>:

void Paket::BayrakKaldir()
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b082      	sub	sp, #8
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
	if (ArayuzData!=0xFF)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e66:	2bff      	cmp	r3, #255	; 0xff
 8004e68:	d01d      	beq.n	8004ea6 <_ZN5Paket12BayrakKaldirEv+0x4e>
	{
		ArayuzBuffer_u8[ArayuzIndex_u8] = ArayuzData;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 30bb 	ldrb.w	r3, [r3, #187]	; 0xbb
 8004e70:	4619      	mov	r1, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	440b      	add	r3, r1
 8004e7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		ArayuzIndex_u8 = (ArayuzIndex_u8 + 1) % sizeof(ArayuzBuffer_u8);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 30bb 	ldrb.w	r3, [r3, #187]	; 0xbb
 8004e86:	3301      	adds	r3, #1
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4b0e      	ldr	r3, [pc, #56]	; (8004ec4 <_ZN5Paket12BayrakKaldirEv+0x6c>)
 8004e8c:	fba3 2301 	umull	r2, r3, r3, r1
 8004e90:	099a      	lsrs	r2, r3, #6
 8004e92:	4613      	mov	r3, r2
 8004e94:	011b      	lsls	r3, r3, #4
 8004e96:	1a9b      	subs	r3, r3, r2
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	1aca      	subs	r2, r1, r3
 8004e9c:	b2d2      	uxtb	r2, r2
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	f883 20bb 	strb.w	r2, [r3, #187]	; 0xbb
 8004ea4:	e002      	b.n	8004eac <_ZN5Paket12BayrakKaldirEv+0x54>
	}
	else
	{
		PaketCozBayrak=true;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	701a      	strb	r2, [r3, #0]
	}
	 HAL_UART_Receive_IT(huart, &ArayuzData, 1);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6858      	ldr	r0, [r3, #4]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	3342      	adds	r3, #66	; 0x42
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	4619      	mov	r1, r3
 8004eb8:	f004 fc73 	bl	80097a2 <HAL_UART_Receive_IT>
}
 8004ebc:	bf00      	nop
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	88888889 	.word	0x88888889

08004ec8 <_ZN5Paket8PaketCozEv>:
void Paket::PaketCoz()
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
    Durumlar Durum = Baslik1Coz;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	73fb      	strb	r3, [r7, #15]
    Paketler Paket = VERSIYON;
 8004ed4:	2302      	movs	r3, #2
 8004ed6:	73bb      	strb	r3, [r7, #14]
    bool islem = true;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	737b      	strb	r3, [r7, #13]

    while (islem)
 8004edc:	bf00      	nop
 8004ede:	e17a      	b.n	80051d6 <_ZN5Paket8PaketCozEv+0x30e>
    {
        switch (Durum)
 8004ee0:	7bfb      	ldrb	r3, [r7, #15]
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	f200 8177 	bhi.w	80051d6 <_ZN5Paket8PaketCozEv+0x30e>
 8004ee8:	a201      	add	r2, pc, #4	; (adr r2, 8004ef0 <_ZN5Paket8PaketCozEv+0x28>)
 8004eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eee:	bf00      	nop
 8004ef0:	08004f05 	.word	0x08004f05
 8004ef4:	08004f4f 	.word	0x08004f4f
 8004ef8:	08004fbf 	.word	0x08004fbf
 8004efc:	0800502d 	.word	0x0800502d
 8004f00:	080050a1 	.word	0x080050a1
        {
            case Baslik1Coz:
            	if (ArayuzBuffer_u8[startIndex_u32] == 0x12 && ArayuzBuffer_u8[startIndex_u32] != 0)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004f0a:	687a      	ldr	r2, [r7, #4]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f12:	2b12      	cmp	r3, #18
 8004f14:	d10a      	bne.n	8004f2c <_ZN5Paket8PaketCozEv+0x64>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	4413      	add	r3, r2
 8004f20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d001      	beq.n	8004f2c <_ZN5Paket8PaketCozEv+0x64>
                {
                    Durum = Baslik2Coz;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	73fb      	strb	r3, [r7, #15]
                }
                startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004f32:	1c59      	adds	r1, r3, #1
 8004f34:	4bac      	ldr	r3, [pc, #688]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8004f36:	fba3 2301 	umull	r2, r3, r3, r1
 8004f3a:	099a      	lsrs	r2, r3, #6
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	011b      	lsls	r3, r3, #4
 8004f40:	1a9b      	subs	r3, r3, r2
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	1aca      	subs	r2, r1, r3
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
                break;
 8004f4c:	e143      	b.n	80051d6 <_ZN5Paket8PaketCozEv+0x30e>

            case Baslik2Coz:
                if (ArayuzBuffer_u8[startIndex_u32] == 0x34 && ArayuzBuffer_u8[startIndex_u32] != 0)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004f54:	687a      	ldr	r2, [r7, #4]
 8004f56:	4413      	add	r3, r2
 8004f58:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f5c:	2b34      	cmp	r3, #52	; 0x34
 8004f5e:	d11b      	bne.n	8004f98 <_ZN5Paket8PaketCozEv+0xd0>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d012      	beq.n	8004f98 <_ZN5Paket8PaketCozEv+0xd0>
                {
                    Durum = PaketTuruSec;
 8004f72:	2302      	movs	r3, #2
 8004f74:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004f7c:	1c59      	adds	r1, r3, #1
 8004f7e:	4b9a      	ldr	r3, [pc, #616]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8004f80:	fba3 2301 	umull	r2, r3, r3, r1
 8004f84:	099a      	lsrs	r2, r3, #6
 8004f86:	4613      	mov	r3, r2
 8004f88:	011b      	lsls	r3, r3, #4
 8004f8a:	1a9b      	subs	r3, r3, r2
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	1aca      	subs	r2, r1, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8004f96:	e011      	b.n	8004fbc <_ZN5Paket8PaketCozEv+0xf4>
                }
                else
                {
                    Durum = Baslik1Coz;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004fa2:	1c59      	adds	r1, r3, #1
 8004fa4:	4b90      	ldr	r3, [pc, #576]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8004fa6:	fba3 2301 	umull	r2, r3, r3, r1
 8004faa:	099a      	lsrs	r2, r3, #6
 8004fac:	4613      	mov	r3, r2
 8004fae:	011b      	lsls	r3, r3, #4
 8004fb0:	1a9b      	subs	r3, r3, r2
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	1aca      	subs	r2, r1, r3
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
                }
                break;
 8004fbc:	e10b      	b.n	80051d6 <_ZN5Paket8PaketCozEv+0x30e>

            case PaketTuruSec:
                if (ArayuzBuffer_u8[startIndex_u32] != 0)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004fc4:	687a      	ldr	r2, [r7, #4]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d01a      	beq.n	8005006 <_ZN5Paket8PaketCozEv+0x13e>
                {
                    Paket = (Paketler)ArayuzBuffer_u8[startIndex_u32];
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	4413      	add	r3, r2
 8004fda:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004fde:	73bb      	strb	r3, [r7, #14]
                    Durum = DataBoyutuAl;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8004fea:	1c59      	adds	r1, r3, #1
 8004fec:	4b7e      	ldr	r3, [pc, #504]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8004fee:	fba3 2301 	umull	r2, r3, r3, r1
 8004ff2:	099a      	lsrs	r2, r3, #6
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	011b      	lsls	r3, r3, #4
 8004ff8:	1a9b      	subs	r3, r3, r2
 8004ffa:	00db      	lsls	r3, r3, #3
 8004ffc:	1aca      	subs	r2, r1, r3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8005004:	e0e7      	b.n	80051d6 <_ZN5Paket8PaketCozEv+0x30e>
                }
                else
                {
                    Durum = Baslik1Coz;
 8005006:	2300      	movs	r3, #0
 8005008:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005010:	1c59      	adds	r1, r3, #1
 8005012:	4b75      	ldr	r3, [pc, #468]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8005014:	fba3 2301 	umull	r2, r3, r3, r1
 8005018:	099a      	lsrs	r2, r3, #6
 800501a:	4613      	mov	r3, r2
 800501c:	011b      	lsls	r3, r3, #4
 800501e:	1a9b      	subs	r3, r3, r2
 8005020:	00db      	lsls	r3, r3, #3
 8005022:	1aca      	subs	r2, r1, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
                }
                break;
 800502a:	e0d4      	b.n	80051d6 <_ZN5Paket8PaketCozEv+0x30e>

            case DataBoyutuAl:
                if (ArayuzBuffer_u8[startIndex_u32] != 0)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	4413      	add	r3, r2
 8005036:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800503a:	2b00      	cmp	r3, #0
 800503c:	d01d      	beq.n	800507a <_ZN5Paket8PaketCozEv+0x1b2>
                {
                    dataLength_s16 = ArayuzBuffer_u8[startIndex_u32];
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	4413      	add	r3, r2
 8005048:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800504c:	b21a      	sxth	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	f8a3 20e0 	strh.w	r2, [r3, #224]	; 0xe0
                    Durum = DataOku;
 8005054:	2304      	movs	r3, #4
 8005056:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800505e:	1c59      	adds	r1, r3, #1
 8005060:	4b61      	ldr	r3, [pc, #388]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8005062:	fba3 2301 	umull	r2, r3, r3, r1
 8005066:	099a      	lsrs	r2, r3, #6
 8005068:	4613      	mov	r3, r2
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	1a9b      	subs	r3, r3, r2
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	1aca      	subs	r2, r1, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8005078:	e0ad      	b.n	80051d6 <_ZN5Paket8PaketCozEv+0x30e>
                }
                else
                {
                    Durum = Baslik1Coz;
 800507a:	2300      	movs	r3, #0
 800507c:	73fb      	strb	r3, [r7, #15]
                    startIndex_u32 = (startIndex_u32 + 1) % sizeof(ArayuzBuffer_u8);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005084:	1c59      	adds	r1, r3, #1
 8005086:	4b58      	ldr	r3, [pc, #352]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8005088:	fba3 2301 	umull	r2, r3, r3, r1
 800508c:	099a      	lsrs	r2, r3, #6
 800508e:	4613      	mov	r3, r2
 8005090:	011b      	lsls	r3, r3, #4
 8005092:	1a9b      	subs	r3, r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	1aca      	subs	r2, r1, r3
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
                }
                break;
 800509e:	e09a      	b.n	80051d6 <_ZN5Paket8PaketCozEv+0x30e>

            case DataOku:
                if (Paket == GPS && dataLength_s16 == 8)
 80050a0:	7bbb      	ldrb	r3, [r7, #14]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d149      	bne.n	800513a <_ZN5Paket8PaketCozEv+0x272>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f9b3 30e0 	ldrsh.w	r3, [r3, #224]	; 0xe0
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d144      	bne.n	800513a <_ZN5Paket8PaketCozEv+0x272>
                {
                    ArayuzEnlem_f = bytesToFloat(ArayuzBuffer_u8, startIndex_u32);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f103 0143 	add.w	r1, r3, #67	; 0x43
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80050bc:	461a      	mov	r2, r3
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 f8ec 	bl	800529c <_ZN5Paket12bytesToFloatEPKhl>
 80050c4:	eef0 7a40 	vmov.f32	s15, s0
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	edc3 7a44 	vstr	s15, [r3, #272]	; 0x110
                    ArayuzBoylam_f = bytesToFloat(ArayuzBuffer_u8, (startIndex_u32 + 4) % sizeof(ArayuzBuffer_u8));
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f103 0043 	add.w	r0, r3, #67	; 0x43
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80050da:	1d19      	adds	r1, r3, #4
 80050dc:	4b42      	ldr	r3, [pc, #264]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 80050de:	fba3 2301 	umull	r2, r3, r3, r1
 80050e2:	099a      	lsrs	r2, r3, #6
 80050e4:	4613      	mov	r3, r2
 80050e6:	011b      	lsls	r3, r3, #4
 80050e8:	1a9b      	subs	r3, r3, r2
 80050ea:	00db      	lsls	r3, r3, #3
 80050ec:	1aca      	subs	r2, r1, r3
 80050ee:	4613      	mov	r3, r2
 80050f0:	461a      	mov	r2, r3
 80050f2:	4601      	mov	r1, r0
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 f8d1 	bl	800529c <_ZN5Paket12bytesToFloatEPKhl>
 80050fa:	eef0 7a40 	vmov.f32	s15, s0
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	edc3 7a45 	vstr	s15, [r3, #276]	; 0x114
                    GidilecekNoktaBayrak = true;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	709a      	strb	r2, [r3, #2]

                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	f9b2 20e0 	ldrsh.w	r2, [r2, #224]	; 0xe0
 8005116:	1899      	adds	r1, r3, r2
 8005118:	4b33      	ldr	r3, [pc, #204]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 800511a:	fba3 2301 	umull	r2, r3, r3, r1
 800511e:	099a      	lsrs	r2, r3, #6
 8005120:	4613      	mov	r3, r2
 8005122:	011b      	lsls	r3, r3, #4
 8005124:	1a9b      	subs	r3, r3, r2
 8005126:	00db      	lsls	r3, r3, #3
 8005128:	1aca      	subs	r2, r1, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
                    Durum = Baslik1Coz;
 8005130:	2300      	movs	r3, #0
 8005132:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 8005134:	2300      	movs	r3, #0
 8005136:	737b      	strb	r3, [r7, #13]
 8005138:	e04c      	b.n	80051d4 <_ZN5Paket8PaketCozEv+0x30c>
                }
                else if (Paket == VERSIYON && dataLength_s16 == 8)
 800513a:	7bbb      	ldrb	r3, [r7, #14]
 800513c:	2b02      	cmp	r3, #2
 800513e:	d122      	bne.n	8005186 <_ZN5Paket8PaketCozEv+0x2be>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	f9b3 30e0 	ldrsh.w	r3, [r3, #224]	; 0xe0
 8005146:	2b08      	cmp	r3, #8
 8005148:	d11d      	bne.n	8005186 <_ZN5Paket8PaketCozEv+0x2be>
                {
                    VersiyonPaketGonder(0, 0, 6);
 800514a:	2306      	movs	r3, #6
 800514c:	2200      	movs	r2, #0
 800514e:	2100      	movs	r1, #0
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7ff fdde 	bl	8004d12 <_ZN5Paket19VersiyonPaketGonderEhhh>

                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	f9b2 20e0 	ldrsh.w	r2, [r2, #224]	; 0xe0
 8005162:	1899      	adds	r1, r3, r2
 8005164:	4b20      	ldr	r3, [pc, #128]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 8005166:	fba3 2301 	umull	r2, r3, r3, r1
 800516a:	099a      	lsrs	r2, r3, #6
 800516c:	4613      	mov	r3, r2
 800516e:	011b      	lsls	r3, r3, #4
 8005170:	1a9b      	subs	r3, r3, r2
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	1aca      	subs	r2, r1, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
                    Durum = Baslik1Coz;
 800517c:	2300      	movs	r3, #0
 800517e:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 8005180:	2300      	movs	r3, #0
 8005182:	737b      	strb	r3, [r7, #13]
 8005184:	e026      	b.n	80051d4 <_ZN5Paket8PaketCozEv+0x30c>
                }
                else if (Paket == YOKLAMA && dataLength_s16 == 8)
 8005186:	7bbb      	ldrb	r3, [r7, #14]
 8005188:	2b03      	cmp	r3, #3
 800518a:	d11f      	bne.n	80051cc <_ZN5Paket8PaketCozEv+0x304>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	f9b3 30e0 	ldrsh.w	r3, [r3, #224]	; 0xe0
 8005192:	2b08      	cmp	r3, #8
 8005194:	d11a      	bne.n	80051cc <_ZN5Paket8PaketCozEv+0x304>
                {
                    YoklamaPaketGonder();
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f7ff fdff 	bl	8004d9a <_ZN5Paket18YoklamaPaketGonderEv>
                    startIndex_u32 = (startIndex_u32 + dataLength_s16) % sizeof(ArayuzBuffer_u8);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80051a2:	687a      	ldr	r2, [r7, #4]
 80051a4:	f9b2 20e0 	ldrsh.w	r2, [r2, #224]	; 0xe0
 80051a8:	1899      	adds	r1, r3, r2
 80051aa:	4b0f      	ldr	r3, [pc, #60]	; (80051e8 <_ZN5Paket8PaketCozEv+0x320>)
 80051ac:	fba3 2301 	umull	r2, r3, r3, r1
 80051b0:	099a      	lsrs	r2, r3, #6
 80051b2:	4613      	mov	r3, r2
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	1a9b      	subs	r3, r3, r2
 80051b8:	00db      	lsls	r3, r3, #3
 80051ba:	1aca      	subs	r2, r1, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
                    Durum = Baslik1Coz;
 80051c2:	2300      	movs	r3, #0
 80051c4:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 80051c6:	2300      	movs	r3, #0
 80051c8:	737b      	strb	r3, [r7, #13]
 80051ca:	e003      	b.n	80051d4 <_ZN5Paket8PaketCozEv+0x30c>
                }
                else
                {
                    Durum = Baslik1Coz;
 80051cc:	2300      	movs	r3, #0
 80051ce:	73fb      	strb	r3, [r7, #15]
                    islem = false;
 80051d0:	2300      	movs	r3, #0
 80051d2:	737b      	strb	r3, [r7, #13]
                }
                break;
 80051d4:	bf00      	nop
    while (islem)
 80051d6:	7b7b      	ldrb	r3, [r7, #13]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	f47f ae81 	bne.w	8004ee0 <_ZN5Paket8PaketCozEv+0x18>
        }
    }
}
 80051de:	bf00      	nop
 80051e0:	bf00      	nop
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	88888889 	.word	0x88888889

080051ec <_ZN5Paket11ArayuzLatAlEv>:

float *Paket::ArayuzLatAl(){return &ArayuzEnlem_f;}
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80051fa:	4618      	mov	r0, r3
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <_ZN5Paket11ArayuzLonAlEv>:
float *Paket::ArayuzLonAl(){return &ArayuzBoylam_f;}
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8005214:	4618      	mov	r0, r3
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <_ZN5Paket13CRC8HesaplamaEPhhh>:

uint8_t Paket::CRC8Hesaplama(uint8_t *data, uint8_t start ,uint8_t end)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	4611      	mov	r1, r2
 800522c:	461a      	mov	r2, r3
 800522e:	460b      	mov	r3, r1
 8005230:	71fb      	strb	r3, [r7, #7]
 8005232:	4613      	mov	r3, r2
 8005234:	71bb      	strb	r3, [r7, #6]
    uint8_t crc = 0x00;
 8005236:	2300      	movs	r3, #0
 8005238:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = start; i < end; i++)
 800523a:	79fb      	ldrb	r3, [r7, #7]
 800523c:	75bb      	strb	r3, [r7, #22]
 800523e:	e021      	b.n	8005284 <_ZN5Paket13CRC8HesaplamaEPhhh+0x64>
    {
        crc ^= data[i]; // CRC deerini, dizinin bir sonraki byte ile XOR
 8005240:	7dbb      	ldrb	r3, [r7, #22]
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	4413      	add	r3, r2
 8005246:	781a      	ldrb	r2, [r3, #0]
 8005248:	7dfb      	ldrb	r3, [r7, #23]
 800524a:	4053      	eors	r3, r2
 800524c:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte iin dng
 800524e:	2300      	movs	r3, #0
 8005250:	757b      	strb	r3, [r7, #21]
 8005252:	e011      	b.n	8005278 <_ZN5Paket13CRC8HesaplamaEPhhh+0x58>
        {
            if (crc & 0x80)//CRC deerinin en soldaki biti 1 mi
 8005254:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005258:	2b00      	cmp	r3, #0
 800525a:	da07      	bge.n	800526c <_ZN5Paket13CRC8HesaplamaEPhhh+0x4c>
            {
                crc = (crc << 1) ^ 0X07; //En yksek bit birse CRC deerini bir bit sola kaydr ve XOR ilemi yap
 800525c:	7dfb      	ldrb	r3, [r7, #23]
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	b25b      	sxtb	r3, r3
 8005262:	f083 0307 	eor.w	r3, r3, #7
 8005266:	b25b      	sxtb	r3, r3
 8005268:	75fb      	strb	r3, [r7, #23]
 800526a:	e002      	b.n	8005272 <_ZN5Paket13CRC8HesaplamaEPhhh+0x52>
            }
            else
            {
                crc <<= 1; //En yksek bit sfrsa CRC deerini bir bit sola kaydr
 800526c:	7dfb      	ldrb	r3, [r7, #23]
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte iin dng
 8005272:	7d7b      	ldrb	r3, [r7, #21]
 8005274:	3301      	adds	r3, #1
 8005276:	757b      	strb	r3, [r7, #21]
 8005278:	7d7b      	ldrb	r3, [r7, #21]
 800527a:	2b07      	cmp	r3, #7
 800527c:	d9ea      	bls.n	8005254 <_ZN5Paket13CRC8HesaplamaEPhhh+0x34>
    for (uint8_t i = start; i < end; i++)
 800527e:	7dbb      	ldrb	r3, [r7, #22]
 8005280:	3301      	adds	r3, #1
 8005282:	75bb      	strb	r3, [r7, #22]
 8005284:	7dba      	ldrb	r2, [r7, #22]
 8005286:	79bb      	ldrb	r3, [r7, #6]
 8005288:	429a      	cmp	r2, r3
 800528a:	d3d9      	bcc.n	8005240 <_ZN5Paket13CRC8HesaplamaEPhhh+0x20>
            }
        }
    }

    return crc;
 800528c:	7dfb      	ldrb	r3, [r7, #23]
}
 800528e:	4618      	mov	r0, r3
 8005290:	371c      	adds	r7, #28
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
	...

0800529c <_ZN5Paket12bytesToFloatEPKhl>:

float Paket::bytesToFloat(const uint8_t* buffer_u8, int32_t startIndex_s32)
{
 800529c:	b480      	push	{r7}
 800529e:	b087      	sub	sp, #28
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	60b9      	str	r1, [r7, #8]
 80052a6:	607a      	str	r2, [r7, #4]
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3) % 120] << 24) |
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	1cda      	adds	r2, r3, #3
 80052ac:	4b2e      	ldr	r3, [pc, #184]	; (8005368 <_ZN5Paket12bytesToFloatEPKhl+0xcc>)
 80052ae:	fb83 1302 	smull	r1, r3, r3, r2
 80052b2:	4413      	add	r3, r2
 80052b4:	1199      	asrs	r1, r3, #6
 80052b6:	17d3      	asrs	r3, r2, #31
 80052b8:	1ac9      	subs	r1, r1, r3
 80052ba:	460b      	mov	r3, r1
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	1a5b      	subs	r3, r3, r1
 80052c0:	00db      	lsls	r3, r3, #3
 80052c2:	1ad1      	subs	r1, r2, r3
 80052c4:	460a      	mov	r2, r1
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	4413      	add	r3, r2
 80052ca:	781b      	ldrb	r3, [r3, #0]
 80052cc:	0618      	lsls	r0, r3, #24
    					(buffer_u8[(startIndex_s32 + 2) % 120] << 16) |
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	1c9a      	adds	r2, r3, #2
 80052d2:	4b25      	ldr	r3, [pc, #148]	; (8005368 <_ZN5Paket12bytesToFloatEPKhl+0xcc>)
 80052d4:	fb83 1302 	smull	r1, r3, r3, r2
 80052d8:	4413      	add	r3, r2
 80052da:	1199      	asrs	r1, r3, #6
 80052dc:	17d3      	asrs	r3, r2, #31
 80052de:	1ac9      	subs	r1, r1, r3
 80052e0:	460b      	mov	r3, r1
 80052e2:	011b      	lsls	r3, r3, #4
 80052e4:	1a5b      	subs	r3, r3, r1
 80052e6:	00db      	lsls	r3, r3, #3
 80052e8:	1ad1      	subs	r1, r2, r3
 80052ea:	460a      	mov	r2, r1
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	4413      	add	r3, r2
 80052f0:	781b      	ldrb	r3, [r3, #0]
 80052f2:	041b      	lsls	r3, r3, #16
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3) % 120] << 24) |
 80052f4:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 1) % 120] << 8)  |
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	1c5a      	adds	r2, r3, #1
 80052fa:	4b1b      	ldr	r3, [pc, #108]	; (8005368 <_ZN5Paket12bytesToFloatEPKhl+0xcc>)
 80052fc:	fb83 1302 	smull	r1, r3, r3, r2
 8005300:	4413      	add	r3, r2
 8005302:	1199      	asrs	r1, r3, #6
 8005304:	17d3      	asrs	r3, r2, #31
 8005306:	1ac9      	subs	r1, r1, r3
 8005308:	460b      	mov	r3, r1
 800530a:	011b      	lsls	r3, r3, #4
 800530c:	1a5b      	subs	r3, r3, r1
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	1ad1      	subs	r1, r2, r3
 8005312:	460a      	mov	r2, r1
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	4413      	add	r3, r2
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	021b      	lsls	r3, r3, #8
    					(buffer_u8[(startIndex_s32 + 2) % 120] << 16) |
 800531c:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 0) % 120] << 0)  ;
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	4b11      	ldr	r3, [pc, #68]	; (8005368 <_ZN5Paket12bytesToFloatEPKhl+0xcc>)
 8005322:	fb83 1302 	smull	r1, r3, r3, r2
 8005326:	4413      	add	r3, r2
 8005328:	1199      	asrs	r1, r3, #6
 800532a:	17d3      	asrs	r3, r2, #31
 800532c:	1ac9      	subs	r1, r1, r3
 800532e:	460b      	mov	r3, r1
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	1a5b      	subs	r3, r3, r1
 8005334:	00db      	lsls	r3, r3, #3
 8005336:	1ad1      	subs	r1, r2, r3
 8005338:	460a      	mov	r2, r1
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	4413      	add	r3, r2
 800533e:	781b      	ldrb	r3, [r3, #0]
						(buffer_u8[(startIndex_s32 + 1) % 120] << 8)  |
 8005340:	4303      	orrs	r3, r0
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3) % 120] << 24) |
 8005342:	617b      	str	r3, [r7, #20]

    memcpy(&floatsonuc_f, &intBits_u32, sizeof(floatsonuc_f));
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 800534a:	697a      	ldr	r2, [r7, #20]
 800534c:	601a      	str	r2, [r3, #0]
    return floatsonuc_f;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8005354:	ee07 3a90 	vmov	s15, r3
}
 8005358:	eeb0 0a67 	vmov.f32	s0, s15
 800535c:	371c      	adds	r7, #28
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	88888889 	.word	0x88888889

0800536c <_ZN5Paket12floatToBytesEPfPh>:

uint32_t Paket::floatToBytes(float *Deger_f, uint8_t* bytes)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	60b9      	str	r1, [r7, #8]
 8005376:	607a      	str	r2, [r7, #4]
    uint8_t* p = (uint8_t*)Deger_f;
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < 4; i++)
 800537c:	2300      	movs	r3, #0
 800537e:	617b      	str	r3, [r7, #20]
 8005380:	e00a      	b.n	8005398 <_ZN5Paket12floatToBytesEPfPh+0x2c>
    {
        bytes[i] = p[i];
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	441a      	add	r2, r3
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	6879      	ldr	r1, [r7, #4]
 800538c:	440b      	add	r3, r1
 800538e:	7812      	ldrb	r2, [r2, #0]
 8005390:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	3301      	adds	r3, #1
 8005396:	617b      	str	r3, [r7, #20]
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2b03      	cmp	r3, #3
 800539c:	ddf1      	ble.n	8005382 <_ZN5Paket12floatToBytesEPfPh+0x16>
    }
    return (bytes[3] << 24) | (bytes[2] << 16) | (bytes[1] << 8) | (bytes[0] & 0xFF);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3303      	adds	r3, #3
 80053a2:	781b      	ldrb	r3, [r3, #0]
 80053a4:	061a      	lsls	r2, r3, #24
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	3302      	adds	r3, #2
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	041b      	lsls	r3, r3, #16
 80053ae:	431a      	orrs	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3301      	adds	r3, #1
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	021b      	lsls	r3, r3, #8
 80053b8:	4313      	orrs	r3, r2
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	7812      	ldrb	r2, [r2, #0]
 80053be:	4313      	orrs	r3, r2
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	371c      	adds	r7, #28
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <_ZN13GorevyoneticiC1EP11TIM_TypeDef>:
#include "gorevyonetici.h"

Gorevyonetici::Gorevyonetici(TIM_TypeDef* pTimerAlan)
 80053cc:	b5b0      	push	{r4, r5, r7, lr}
 80053ce:	b082      	sub	sp, #8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	701a      	strb	r2, [r3, #0]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	705a      	strb	r2, [r3, #1]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	709a      	strb	r2, [r3, #2]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	70da      	strb	r2, [r3, #3]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	711a      	strb	r2, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	330c      	adds	r3, #12
 80053f8:	2409      	movs	r4, #9
 80053fa:	461d      	mov	r5, r3
 80053fc:	e004      	b.n	8005408 <_ZN13GorevyoneticiC1EP11TIM_TypeDef+0x3c>
 80053fe:	4628      	mov	r0, r5
 8005400:	f000 f818 	bl	8005434 <_ZN5GorevC1Ev>
 8005404:	350c      	adds	r5, #12
 8005406:	3c01      	subs	r4, #1
 8005408:	2c00      	cmp	r4, #0
 800540a:	daf8      	bge.n	80053fe <_ZN13GorevyoneticiC1EP11TIM_TypeDef+0x32>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
{
    this->pTimerAlan = pTimerAlan;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	683a      	ldr	r2, [r7, #0]
 8005428:	609a      	str	r2, [r3, #8]
}
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4618      	mov	r0, r3
 800542e:	3708      	adds	r7, #8
 8005430:	46bd      	mov	sp, r7
 8005432:	bdb0      	pop	{r4, r5, r7, pc}

08005434 <_ZN5GorevC1Ev>:

Gorev::Gorev(){}
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	701a      	strb	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2200      	movs	r2, #0
 8005446:	811a      	strh	r2, [r3, #8]
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4618      	mov	r0, r3
 800544c:	370c      	adds	r7, #12
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr

08005456 <_ZN13Gorevyonetici7GorevAlEPFvvEs>:

void Gorevyonetici::GorevAl(void (*gorev)(), int16_t ms_s16)
{
 8005456:	b580      	push	{r7, lr}
 8005458:	b084      	sub	sp, #16
 800545a:	af00      	add	r7, sp, #0
 800545c:	60f8      	str	r0, [r7, #12]
 800545e:	60b9      	str	r1, [r7, #8]
 8005460:	4613      	mov	r3, r2
 8005462:	80fb      	strh	r3, [r7, #6]
	if (gorevSayac_u8 < maxGorev)
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800546a:	2b09      	cmp	r3, #9
 800546c:	d819      	bhi.n	80054a2 <_ZN13Gorevyonetici7GorevAlEPFvvEs+0x4c>
	{
		gorevler[gorevSayac_u8].GorevGir(gorev, ms_s16);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005474:	461a      	mov	r2, r3
 8005476:	4613      	mov	r3, r2
 8005478:	005b      	lsls	r3, r3, #1
 800547a:	4413      	add	r3, r2
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	3308      	adds	r3, #8
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	4413      	add	r3, r2
 8005484:	3304      	adds	r3, #4
 8005486:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800548a:	68b9      	ldr	r1, [r7, #8]
 800548c:	4618      	mov	r0, r3
 800548e:	f000 f8ab 	bl	80055e8 <_ZN5Gorev8GorevGirEPFvvEs>
		gorevSayac_u8++;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005498:	3301      	adds	r3, #1
 800549a:	b2da      	uxtb	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	}
}
 80054a2:	bf00      	nop
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}
	...

080054ac <_ZN13Gorevyonetici17GorevBayrakKaldirEv>:
void Gorevyonetici::GorevBayrakKaldir()
{
 80054ac:	b590      	push	{r4, r7, lr}
 80054ae:	b085      	sub	sp, #20
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
    pTimerAlan->SR &= ~(TIM_SR_UIF);//kesme bayra sfrla
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	691a      	ldr	r2, [r3, #16]
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	f022 0201 	bic.w	r2, r2, #1
 80054c2:	611a      	str	r2, [r3, #16]
    Counter_u16++;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80054ca:	3301      	adds	r3, #1
 80054cc:	b29a      	uxth	r2, r3
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
    for (int i = 0; i < gorevSayac_u8; i++)
 80054d4:	2300      	movs	r3, #0
 80054d6:	60fb      	str	r3, [r7, #12]
 80054d8:	e02c      	b.n	8005534 <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0x88>
    {
		if (0 == Counter_u16 % gorevler[i].MsAl())
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80054e0:	461c      	mov	r4, r3
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	4613      	mov	r3, r2
 80054e6:	005b      	lsls	r3, r3, #1
 80054e8:	4413      	add	r3, r2
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	3308      	adds	r3, #8
 80054ee:	687a      	ldr	r2, [r7, #4]
 80054f0:	4413      	add	r3, r2
 80054f2:	3304      	adds	r3, #4
 80054f4:	4618      	mov	r0, r3
 80054f6:	f000 f8a8 	bl	800564a <_ZN5Gorev4MsAlEv>
 80054fa:	4603      	mov	r3, r0
 80054fc:	fb94 f2f3 	sdiv	r2, r4, r3
 8005500:	fb02 f303 	mul.w	r3, r2, r3
 8005504:	1ae3      	subs	r3, r4, r3
 8005506:	2b00      	cmp	r3, #0
 8005508:	bf0c      	ite	eq
 800550a:	2301      	moveq	r3, #1
 800550c:	2300      	movne	r3, #0
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00c      	beq.n	800552e <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0x82>
		{
			gorevler[i].BayrakDuzenle(true);
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4613      	mov	r3, r2
 8005518:	005b      	lsls	r3, r3, #1
 800551a:	4413      	add	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	3308      	adds	r3, #8
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	4413      	add	r3, r2
 8005524:	3304      	adds	r3, #4
 8005526:	2101      	movs	r1, #1
 8005528:	4618      	mov	r0, r3
 800552a:	f000 f87f 	bl	800562c <_ZN5Gorev13BayrakDuzenleEb>
    for (int i = 0; i < gorevSayac_u8; i++)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	3301      	adds	r3, #1
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800553a:	461a      	mov	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	4293      	cmp	r3, r2
 8005540:	dbcb      	blt.n	80054da <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0x2e>
		}
     }
    if (Counter_u16 % 2000 == 0)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8005548:	4a09      	ldr	r2, [pc, #36]	; (8005570 <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0xc4>)
 800554a:	fba2 1203 	umull	r1, r2, r2, r3
 800554e:	09d2      	lsrs	r2, r2, #7
 8005550:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8005554:	fb01 f202 	mul.w	r2, r1, r2
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	b29b      	uxth	r3, r3
 800555c:	2b00      	cmp	r3, #0
 800555e:	d103      	bne.n	8005568 <_ZN13Gorevyonetici17GorevBayrakKaldirEv+0xbc>
  	{
  	    Counter_u16=0;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2200      	movs	r2, #0
 8005564:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  	}
}
 8005568:	bf00      	nop
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	bd90      	pop	{r4, r7, pc}
 8005570:	10624dd3 	.word	0x10624dd3

08005574 <_ZN13Gorevyonetici13GorevCalistirEv>:

void Gorevyonetici::GorevCalistir()
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < gorevSayac_u8; i++)
 800557c:	2300      	movs	r3, #0
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	e026      	b.n	80055d0 <_ZN13Gorevyonetici13GorevCalistirEv+0x5c>
	{
		if (gorevler[i].Bayrak)
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4613      	mov	r3, r2
 8005588:	005b      	lsls	r3, r3, #1
 800558a:	4413      	add	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	440b      	add	r3, r1
 8005590:	330c      	adds	r3, #12
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d018      	beq.n	80055ca <_ZN13Gorevyonetici13GorevCalistirEv+0x56>
	    {
			gorevler[i].BayrakDuzenle(false);
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	4613      	mov	r3, r2
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	4413      	add	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	3308      	adds	r3, #8
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	4413      	add	r3, r2
 80055a8:	3304      	adds	r3, #4
 80055aa:	2100      	movs	r1, #0
 80055ac:	4618      	mov	r0, r3
 80055ae:	f000 f83d 	bl	800562c <_ZN5Gorev13BayrakDuzenleEb>
			gorevler[i].Calistir();
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4613      	mov	r3, r2
 80055b6:	005b      	lsls	r3, r3, #1
 80055b8:	4413      	add	r3, r2
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	3308      	adds	r3, #8
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	4413      	add	r3, r2
 80055c2:	3304      	adds	r3, #4
 80055c4:	4618      	mov	r0, r3
 80055c6:	f000 f822 	bl	800560e <_ZN5Gorev8CalistirEv>
	for (int i = 0; i < gorevSayac_u8; i++)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	3301      	adds	r3, #1
 80055ce:	60fb      	str	r3, [r7, #12]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80055d6:	461a      	mov	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	4293      	cmp	r3, r2
 80055dc:	dbd1      	blt.n	8005582 <_ZN13Gorevyonetici13GorevCalistirEv+0xe>
	    }
	}

}
 80055de:	bf00      	nop
 80055e0:	bf00      	nop
 80055e2:	3710      	adds	r7, #16
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <_ZN5Gorev8GorevGirEPFvvEs>:
	        taskCounter_u16=0;
	    }

}
void Gorev::GorevGir(void (*gorev)(), int16_t ms_s16)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	4613      	mov	r3, r2
 80055f4:	80fb      	strh	r3, [r7, #6]
    this->gorev = gorev;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	605a      	str	r2, [r3, #4]
    this->ms_s16 = ms_s16;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	88fa      	ldrh	r2, [r7, #6]
 8005600:	811a      	strh	r2, [r3, #8]
}
 8005602:	bf00      	nop
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr

0800560e <_ZN5Gorev8CalistirEv>:

void Gorev::Calistir()
{
 800560e:	b580      	push	{r7, lr}
 8005610:	b082      	sub	sp, #8
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
    if (gorev)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d002      	beq.n	8005624 <_ZN5Gorev8CalistirEv+0x16>
    {
        gorev();
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	4798      	blx	r3
    }
}
 8005624:	bf00      	nop
 8005626:	3708      	adds	r7, #8
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}

0800562c <_ZN5Gorev13BayrakDuzenleEb>:

void Gorev::BayrakDuzenle(bool value){Bayrak = value;}
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
 8005634:	460b      	mov	r3, r1
 8005636:	70fb      	strb	r3, [r7, #3]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	78fa      	ldrb	r2, [r7, #3]
 800563c:	701a      	strb	r2, [r3, #0]
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <_ZN5Gorev4MsAlEv>:

int16_t Gorev::MsAl(){return ms_s16;}
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005658:	4618      	mov	r0, r3
 800565a:	370c      	adds	r7, #12
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005664:	b480      	push	{r7}
 8005666:	b083      	sub	sp, #12
 8005668:	af00      	add	r7, sp, #0
 800566a:	4603      	mov	r3, r0
 800566c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800566e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005672:	2b00      	cmp	r3, #0
 8005674:	db0b      	blt.n	800568e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005676:	79fb      	ldrb	r3, [r7, #7]
 8005678:	f003 021f 	and.w	r2, r3, #31
 800567c:	4907      	ldr	r1, [pc, #28]	; (800569c <__NVIC_EnableIRQ+0x38>)
 800567e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005682:	095b      	lsrs	r3, r3, #5
 8005684:	2001      	movs	r0, #1
 8005686:	fa00 f202 	lsl.w	r2, r0, r2
 800568a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800568e:	bf00      	nop
 8005690:	370c      	adds	r7, #12
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	e000e100 	.word	0xe000e100

080056a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	6039      	str	r1, [r7, #0]
 80056aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	db0a      	blt.n	80056ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	b2da      	uxtb	r2, r3
 80056b8:	490c      	ldr	r1, [pc, #48]	; (80056ec <__NVIC_SetPriority+0x4c>)
 80056ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056be:	0112      	lsls	r2, r2, #4
 80056c0:	b2d2      	uxtb	r2, r2
 80056c2:	440b      	add	r3, r1
 80056c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056c8:	e00a      	b.n	80056e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	b2da      	uxtb	r2, r3
 80056ce:	4908      	ldr	r1, [pc, #32]	; (80056f0 <__NVIC_SetPriority+0x50>)
 80056d0:	79fb      	ldrb	r3, [r7, #7]
 80056d2:	f003 030f 	and.w	r3, r3, #15
 80056d6:	3b04      	subs	r3, #4
 80056d8:	0112      	lsls	r2, r2, #4
 80056da:	b2d2      	uxtb	r2, r2
 80056dc:	440b      	add	r3, r1
 80056de:	761a      	strb	r2, [r3, #24]
}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr
 80056ec:	e000e100 	.word	0xe000e100
 80056f0:	e000ed00 	.word	0xe000ed00

080056f4 <_ZN5TimerC1EP11TIM_TypeDef>:
#include "mytimer.h"

Timer::Timer(TIM_TypeDef* pTimerAlan)
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
{
    this->pTimerAlan = pTimerAlan;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	683a      	ldr	r2, [r7, #0]
 8005702:	601a      	str	r2, [r3, #0]
    TimerClockAktifEt();
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f837 	bl	8005778 <_ZN5Timer17TimerClockAktifEtEv>
}
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4618      	mov	r0, r3
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <_ZN5Timer10YapilandirEmm>:

void Timer::Yapilandir(uint32_t prescaler_u32, uint32_t period_u32)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
	pTimerAlan->PSC = prescaler_u32 - 1;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	3a01      	subs	r2, #1
 8005728:	629a      	str	r2, [r3, #40]	; 0x28
	pTimerAlan->ARR = period_u32 - 1;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	3a01      	subs	r2, #1
 8005732:	62da      	str	r2, [r3, #44]	; 0x2c
	pTimerAlan->DIER |= TIM_DIER_UIE;
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	68da      	ldr	r2, [r3, #12]
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f042 0201 	orr.w	r2, r2, #1
 8005742:	60da      	str	r2, [r3, #12]
    TimerInterruptAktifEt();
 8005744:	68f8      	ldr	r0, [r7, #12]
 8005746:	f000 f8a5 	bl	8005894 <_ZN5Timer21TimerInterruptAktifEtEv>
}
 800574a:	bf00      	nop
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <_ZN5Timer7AktifEtEv>:

void Timer::AktifEt()
{
 8005752:	b480      	push	{r7}
 8005754:	b083      	sub	sp, #12
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
	pTimerAlan->CR1 |= TIM_CR1_CEN;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f042 0201 	orr.w	r2, r2, #1
 8005768:	601a      	str	r2, [r3, #0]
}
 800576a:	bf00      	nop
 800576c:	370c      	adds	r7, #12
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
	...

08005778 <_ZN5Timer17TimerClockAktifEtEv>:
{
    return pTimerAlan->CNT;
}

void Timer::TimerClockAktifEt()
{
 8005778:	b480      	push	{r7}
 800577a:	b089      	sub	sp, #36	; 0x24
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
    if (this->pTimerAlan == TIM2)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005788:	d10e      	bne.n	80057a8 <_ZN5Timer17TimerClockAktifEtEv+0x30>
    {
        __HAL_RCC_TIM2_CLK_ENABLE();
 800578a:	2300      	movs	r3, #0
 800578c:	61fb      	str	r3, [r7, #28]
 800578e:	4b3b      	ldr	r3, [pc, #236]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005792:	4a3a      	ldr	r2, [pc, #232]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005794:	f043 0301 	orr.w	r3, r3, #1
 8005798:	6413      	str	r3, [r2, #64]	; 0x40
 800579a:	4b38      	ldr	r3, [pc, #224]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800579c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579e:	f003 0301 	and.w	r3, r3, #1
 80057a2:	61fb      	str	r3, [r7, #28]
 80057a4:	69fb      	ldr	r3, [r7, #28]
    }
    else if (this->pTimerAlan == TIM7)
    {
        __HAL_RCC_TIM7_CLK_ENABLE();
    }
}
 80057a6:	e062      	b.n	800586e <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM3)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a34      	ldr	r2, [pc, #208]	; (8005880 <_ZN5Timer17TimerClockAktifEtEv+0x108>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d10e      	bne.n	80057d0 <_ZN5Timer17TimerClockAktifEtEv+0x58>
        __HAL_RCC_TIM3_CLK_ENABLE();
 80057b2:	2300      	movs	r3, #0
 80057b4:	61bb      	str	r3, [r7, #24]
 80057b6:	4b31      	ldr	r3, [pc, #196]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	4a30      	ldr	r2, [pc, #192]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80057bc:	f043 0302 	orr.w	r3, r3, #2
 80057c0:	6413      	str	r3, [r2, #64]	; 0x40
 80057c2:	4b2e      	ldr	r3, [pc, #184]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80057c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	61bb      	str	r3, [r7, #24]
 80057cc:	69bb      	ldr	r3, [r7, #24]
}
 80057ce:	e04e      	b.n	800586e <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM4)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	4a2b      	ldr	r2, [pc, #172]	; (8005884 <_ZN5Timer17TimerClockAktifEtEv+0x10c>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d10e      	bne.n	80057f8 <_ZN5Timer17TimerClockAktifEtEv+0x80>
        __HAL_RCC_TIM4_CLK_ENABLE();
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
 80057de:	4b27      	ldr	r3, [pc, #156]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80057e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e2:	4a26      	ldr	r2, [pc, #152]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80057e4:	f043 0304 	orr.w	r3, r3, #4
 80057e8:	6413      	str	r3, [r2, #64]	; 0x40
 80057ea:	4b24      	ldr	r3, [pc, #144]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 80057ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ee:	f003 0304 	and.w	r3, r3, #4
 80057f2:	617b      	str	r3, [r7, #20]
 80057f4:	697b      	ldr	r3, [r7, #20]
}
 80057f6:	e03a      	b.n	800586e <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM5)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a22      	ldr	r2, [pc, #136]	; (8005888 <_ZN5Timer17TimerClockAktifEtEv+0x110>)
 80057fe:	4293      	cmp	r3, r2
 8005800:	d10e      	bne.n	8005820 <_ZN5Timer17TimerClockAktifEtEv+0xa8>
        __HAL_RCC_TIM5_CLK_ENABLE();
 8005802:	2300      	movs	r3, #0
 8005804:	613b      	str	r3, [r7, #16]
 8005806:	4b1d      	ldr	r3, [pc, #116]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	4a1c      	ldr	r2, [pc, #112]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800580c:	f043 0308 	orr.w	r3, r3, #8
 8005810:	6413      	str	r3, [r2, #64]	; 0x40
 8005812:	4b1a      	ldr	r3, [pc, #104]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	f003 0308 	and.w	r3, r3, #8
 800581a:	613b      	str	r3, [r7, #16]
 800581c:	693b      	ldr	r3, [r7, #16]
}
 800581e:	e026      	b.n	800586e <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM6)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a19      	ldr	r2, [pc, #100]	; (800588c <_ZN5Timer17TimerClockAktifEtEv+0x114>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d10e      	bne.n	8005848 <_ZN5Timer17TimerClockAktifEtEv+0xd0>
        __HAL_RCC_TIM6_CLK_ENABLE();
 800582a:	2300      	movs	r3, #0
 800582c:	60fb      	str	r3, [r7, #12]
 800582e:	4b13      	ldr	r3, [pc, #76]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005832:	4a12      	ldr	r2, [pc, #72]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005834:	f043 0310 	orr.w	r3, r3, #16
 8005838:	6413      	str	r3, [r2, #64]	; 0x40
 800583a:	4b10      	ldr	r3, [pc, #64]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800583c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800583e:	f003 0310 	and.w	r3, r3, #16
 8005842:	60fb      	str	r3, [r7, #12]
 8005844:	68fb      	ldr	r3, [r7, #12]
}
 8005846:	e012      	b.n	800586e <_ZN5Timer17TimerClockAktifEtEv+0xf6>
    else if (this->pTimerAlan == TIM7)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a10      	ldr	r2, [pc, #64]	; (8005890 <_ZN5Timer17TimerClockAktifEtEv+0x118>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d10d      	bne.n	800586e <_ZN5Timer17TimerClockAktifEtEv+0xf6>
        __HAL_RCC_TIM7_CLK_ENABLE();
 8005852:	2300      	movs	r3, #0
 8005854:	60bb      	str	r3, [r7, #8]
 8005856:	4b09      	ldr	r3, [pc, #36]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585a:	4a08      	ldr	r2, [pc, #32]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 800585c:	f043 0320 	orr.w	r3, r3, #32
 8005860:	6413      	str	r3, [r2, #64]	; 0x40
 8005862:	4b06      	ldr	r3, [pc, #24]	; (800587c <_ZN5Timer17TimerClockAktifEtEv+0x104>)
 8005864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005866:	f003 0320 	and.w	r3, r3, #32
 800586a:	60bb      	str	r3, [r7, #8]
 800586c:	68bb      	ldr	r3, [r7, #8]
}
 800586e:	bf00      	nop
 8005870:	3724      	adds	r7, #36	; 0x24
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40023800 	.word	0x40023800
 8005880:	40000400 	.word	0x40000400
 8005884:	40000800 	.word	0x40000800
 8005888:	40000c00 	.word	0x40000c00
 800588c:	40001000 	.word	0x40001000
 8005890:	40001400 	.word	0x40001400

08005894 <_ZN5Timer21TimerInterruptAktifEtEv>:

void Timer::TimerInterruptAktifEt()
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b082      	sub	sp, #8
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
    if (this->pTimerAlan == TIM2)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058a4:	d107      	bne.n	80058b6 <_ZN5Timer21TimerInterruptAktifEtEv+0x22>
    {
        NVIC_EnableIRQ(TIM2_IRQn);
 80058a6:	201c      	movs	r0, #28
 80058a8:	f7ff fedc 	bl	8005664 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM2_IRQn, 2);
 80058ac:	2102      	movs	r1, #2
 80058ae:	201c      	movs	r0, #28
 80058b0:	f7ff fef6 	bl	80056a0 <__NVIC_SetPriority>
    else if (this->pTimerAlan == TIM7)
    {
        NVIC_EnableIRQ(TIM7_IRQn);
        NVIC_SetPriority(TIM7_IRQn, 2);
    }
}
 80058b4:	e03f      	b.n	8005936 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM3)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a21      	ldr	r2, [pc, #132]	; (8005940 <_ZN5Timer21TimerInterruptAktifEtEv+0xac>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d107      	bne.n	80058d0 <_ZN5Timer21TimerInterruptAktifEtEv+0x3c>
        NVIC_EnableIRQ(TIM3_IRQn);
 80058c0:	201d      	movs	r0, #29
 80058c2:	f7ff fecf 	bl	8005664 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM3_IRQn, 2);
 80058c6:	2102      	movs	r1, #2
 80058c8:	201d      	movs	r0, #29
 80058ca:	f7ff fee9 	bl	80056a0 <__NVIC_SetPriority>
}
 80058ce:	e032      	b.n	8005936 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM4)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4a1b      	ldr	r2, [pc, #108]	; (8005944 <_ZN5Timer21TimerInterruptAktifEtEv+0xb0>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d107      	bne.n	80058ea <_ZN5Timer21TimerInterruptAktifEtEv+0x56>
        NVIC_EnableIRQ(TIM4_IRQn);
 80058da:	201e      	movs	r0, #30
 80058dc:	f7ff fec2 	bl	8005664 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM4_IRQn, 2);
 80058e0:	2102      	movs	r1, #2
 80058e2:	201e      	movs	r0, #30
 80058e4:	f7ff fedc 	bl	80056a0 <__NVIC_SetPriority>
}
 80058e8:	e025      	b.n	8005936 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM5)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a16      	ldr	r2, [pc, #88]	; (8005948 <_ZN5Timer21TimerInterruptAktifEtEv+0xb4>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d107      	bne.n	8005904 <_ZN5Timer21TimerInterruptAktifEtEv+0x70>
        NVIC_EnableIRQ(TIM5_IRQn);
 80058f4:	2032      	movs	r0, #50	; 0x32
 80058f6:	f7ff feb5 	bl	8005664 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM5_IRQn, 2);
 80058fa:	2102      	movs	r1, #2
 80058fc:	2032      	movs	r0, #50	; 0x32
 80058fe:	f7ff fecf 	bl	80056a0 <__NVIC_SetPriority>
}
 8005902:	e018      	b.n	8005936 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM6)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a10      	ldr	r2, [pc, #64]	; (800594c <_ZN5Timer21TimerInterruptAktifEtEv+0xb8>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d107      	bne.n	800591e <_ZN5Timer21TimerInterruptAktifEtEv+0x8a>
        NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800590e:	2036      	movs	r0, #54	; 0x36
 8005910:	f7ff fea8 	bl	8005664 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM6_DAC_IRQn, 2);
 8005914:	2102      	movs	r1, #2
 8005916:	2036      	movs	r0, #54	; 0x36
 8005918:	f7ff fec2 	bl	80056a0 <__NVIC_SetPriority>
}
 800591c:	e00b      	b.n	8005936 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
    else if (this->pTimerAlan == TIM7)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a0b      	ldr	r2, [pc, #44]	; (8005950 <_ZN5Timer21TimerInterruptAktifEtEv+0xbc>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d106      	bne.n	8005936 <_ZN5Timer21TimerInterruptAktifEtEv+0xa2>
        NVIC_EnableIRQ(TIM7_IRQn);
 8005928:	2037      	movs	r0, #55	; 0x37
 800592a:	f7ff fe9b 	bl	8005664 <__NVIC_EnableIRQ>
        NVIC_SetPriority(TIM7_IRQn, 2);
 800592e:	2102      	movs	r1, #2
 8005930:	2037      	movs	r0, #55	; 0x37
 8005932:	f7ff feb5 	bl	80056a0 <__NVIC_SetPriority>
}
 8005936:	bf00      	nop
 8005938:	3708      	adds	r7, #8
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}
 800593e:	bf00      	nop
 8005940:	40000400 	.word	0x40000400
 8005944:	40000800 	.word	0x40000800
 8005948:	40000c00 	.word	0x40000c00
 800594c:	40001000 	.word	0x40001000
 8005950:	40001400 	.word	0x40001400

08005954 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005958:	4b0e      	ldr	r3, [pc, #56]	; (8005994 <HAL_Init+0x40>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a0d      	ldr	r2, [pc, #52]	; (8005994 <HAL_Init+0x40>)
 800595e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005962:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005964:	4b0b      	ldr	r3, [pc, #44]	; (8005994 <HAL_Init+0x40>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a0a      	ldr	r2, [pc, #40]	; (8005994 <HAL_Init+0x40>)
 800596a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800596e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005970:	4b08      	ldr	r3, [pc, #32]	; (8005994 <HAL_Init+0x40>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a07      	ldr	r2, [pc, #28]	; (8005994 <HAL_Init+0x40>)
 8005976:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800597a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800597c:	2003      	movs	r0, #3
 800597e:	f000 f94f 	bl	8005c20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005982:	2000      	movs	r0, #0
 8005984:	f000 f808 	bl	8005998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005988:	f7fc ff2e 	bl	80027e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	bd80      	pop	{r7, pc}
 8005992:	bf00      	nop
 8005994:	40023c00 	.word	0x40023c00

08005998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80059a0:	4b12      	ldr	r3, [pc, #72]	; (80059ec <HAL_InitTick+0x54>)
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	4b12      	ldr	r3, [pc, #72]	; (80059f0 <HAL_InitTick+0x58>)
 80059a6:	781b      	ldrb	r3, [r3, #0]
 80059a8:	4619      	mov	r1, r3
 80059aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80059b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 f967 	bl	8005c8a <HAL_SYSTICK_Config>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d001      	beq.n	80059c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e00e      	b.n	80059e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2b0f      	cmp	r3, #15
 80059ca:	d80a      	bhi.n	80059e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80059cc:	2200      	movs	r2, #0
 80059ce:	6879      	ldr	r1, [r7, #4]
 80059d0:	f04f 30ff 	mov.w	r0, #4294967295
 80059d4:	f000 f92f 	bl	8005c36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80059d8:	4a06      	ldr	r2, [pc, #24]	; (80059f4 <HAL_InitTick+0x5c>)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80059de:	2300      	movs	r3, #0
 80059e0:	e000      	b.n	80059e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3708      	adds	r7, #8
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	2000000c 	.word	0x2000000c
 80059f0:	20000014 	.word	0x20000014
 80059f4:	20000010 	.word	0x20000010

080059f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059f8:	b480      	push	{r7}
 80059fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059fc:	4b06      	ldr	r3, [pc, #24]	; (8005a18 <HAL_IncTick+0x20>)
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	461a      	mov	r2, r3
 8005a02:	4b06      	ldr	r3, [pc, #24]	; (8005a1c <HAL_IncTick+0x24>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4413      	add	r3, r2
 8005a08:	4a04      	ldr	r2, [pc, #16]	; (8005a1c <HAL_IncTick+0x24>)
 8005a0a:	6013      	str	r3, [r2, #0]
}
 8005a0c:	bf00      	nop
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	20000014 	.word	0x20000014
 8005a1c:	20000a2c 	.word	0x20000a2c

08005a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
  return uwTick;
 8005a24:	4b03      	ldr	r3, [pc, #12]	; (8005a34 <HAL_GetTick+0x14>)
 8005a26:	681b      	ldr	r3, [r3, #0]
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	20000a2c 	.word	0x20000a2c

08005a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a40:	f7ff ffee 	bl	8005a20 <HAL_GetTick>
 8005a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a50:	d005      	beq.n	8005a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a52:	4b0a      	ldr	r3, [pc, #40]	; (8005a7c <HAL_Delay+0x44>)
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	461a      	mov	r2, r3
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	4413      	add	r3, r2
 8005a5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005a5e:	bf00      	nop
 8005a60:	f7ff ffde 	bl	8005a20 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d8f7      	bhi.n	8005a60 <HAL_Delay+0x28>
  {
  }
}
 8005a70:	bf00      	nop
 8005a72:	bf00      	nop
 8005a74:	3710      	adds	r7, #16
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	20000014 	.word	0x20000014

08005a80 <__NVIC_SetPriorityGrouping>:
{
 8005a80:	b480      	push	{r7}
 8005a82:	b085      	sub	sp, #20
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f003 0307 	and.w	r3, r3, #7
 8005a8e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a90:	4b0c      	ldr	r3, [pc, #48]	; (8005ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a96:	68ba      	ldr	r2, [r7, #8]
 8005a98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005aa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ab2:	4a04      	ldr	r2, [pc, #16]	; (8005ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	60d3      	str	r3, [r2, #12]
}
 8005ab8:	bf00      	nop
 8005aba:	3714      	adds	r7, #20
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	e000ed00 	.word	0xe000ed00

08005ac8 <__NVIC_GetPriorityGrouping>:
{
 8005ac8:	b480      	push	{r7}
 8005aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005acc:	4b04      	ldr	r3, [pc, #16]	; (8005ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	0a1b      	lsrs	r3, r3, #8
 8005ad2:	f003 0307 	and.w	r3, r3, #7
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	e000ed00 	.word	0xe000ed00

08005ae4 <__NVIC_EnableIRQ>:
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b083      	sub	sp, #12
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	4603      	mov	r3, r0
 8005aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	db0b      	blt.n	8005b0e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005af6:	79fb      	ldrb	r3, [r7, #7]
 8005af8:	f003 021f 	and.w	r2, r3, #31
 8005afc:	4907      	ldr	r1, [pc, #28]	; (8005b1c <__NVIC_EnableIRQ+0x38>)
 8005afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b02:	095b      	lsrs	r3, r3, #5
 8005b04:	2001      	movs	r0, #1
 8005b06:	fa00 f202 	lsl.w	r2, r0, r2
 8005b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005b0e:	bf00      	nop
 8005b10:	370c      	adds	r7, #12
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop
 8005b1c:	e000e100 	.word	0xe000e100

08005b20 <__NVIC_SetPriority>:
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	4603      	mov	r3, r0
 8005b28:	6039      	str	r1, [r7, #0]
 8005b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	db0a      	blt.n	8005b4a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	b2da      	uxtb	r2, r3
 8005b38:	490c      	ldr	r1, [pc, #48]	; (8005b6c <__NVIC_SetPriority+0x4c>)
 8005b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b3e:	0112      	lsls	r2, r2, #4
 8005b40:	b2d2      	uxtb	r2, r2
 8005b42:	440b      	add	r3, r1
 8005b44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005b48:	e00a      	b.n	8005b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	4908      	ldr	r1, [pc, #32]	; (8005b70 <__NVIC_SetPriority+0x50>)
 8005b50:	79fb      	ldrb	r3, [r7, #7]
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	3b04      	subs	r3, #4
 8005b58:	0112      	lsls	r2, r2, #4
 8005b5a:	b2d2      	uxtb	r2, r2
 8005b5c:	440b      	add	r3, r1
 8005b5e:	761a      	strb	r2, [r3, #24]
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr
 8005b6c:	e000e100 	.word	0xe000e100
 8005b70:	e000ed00 	.word	0xe000ed00

08005b74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b089      	sub	sp, #36	; 0x24
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b88:	69fb      	ldr	r3, [r7, #28]
 8005b8a:	f1c3 0307 	rsb	r3, r3, #7
 8005b8e:	2b04      	cmp	r3, #4
 8005b90:	bf28      	it	cs
 8005b92:	2304      	movcs	r3, #4
 8005b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	3304      	adds	r3, #4
 8005b9a:	2b06      	cmp	r3, #6
 8005b9c:	d902      	bls.n	8005ba4 <NVIC_EncodePriority+0x30>
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	3b03      	subs	r3, #3
 8005ba2:	e000      	b.n	8005ba6 <NVIC_EncodePriority+0x32>
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ba8:	f04f 32ff 	mov.w	r2, #4294967295
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb2:	43da      	mvns	r2, r3
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	401a      	ands	r2, r3
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005bbc:	f04f 31ff 	mov.w	r1, #4294967295
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc6:	43d9      	mvns	r1, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bcc:	4313      	orrs	r3, r2
         );
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3724      	adds	r7, #36	; 0x24
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
	...

08005bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3b01      	subs	r3, #1
 8005be8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bec:	d301      	bcc.n	8005bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005bee:	2301      	movs	r3, #1
 8005bf0:	e00f      	b.n	8005c12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005bf2:	4a0a      	ldr	r2, [pc, #40]	; (8005c1c <SysTick_Config+0x40>)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005bfa:	210f      	movs	r1, #15
 8005bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8005c00:	f7ff ff8e 	bl	8005b20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c04:	4b05      	ldr	r3, [pc, #20]	; (8005c1c <SysTick_Config+0x40>)
 8005c06:	2200      	movs	r2, #0
 8005c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c0a:	4b04      	ldr	r3, [pc, #16]	; (8005c1c <SysTick_Config+0x40>)
 8005c0c:	2207      	movs	r2, #7
 8005c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3708      	adds	r7, #8
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	e000e010 	.word	0xe000e010

08005c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7ff ff29 	bl	8005a80 <__NVIC_SetPriorityGrouping>
}
 8005c2e:	bf00      	nop
 8005c30:	3708      	adds	r7, #8
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005c36:	b580      	push	{r7, lr}
 8005c38:	b086      	sub	sp, #24
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	4603      	mov	r3, r0
 8005c3e:	60b9      	str	r1, [r7, #8]
 8005c40:	607a      	str	r2, [r7, #4]
 8005c42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005c44:	2300      	movs	r3, #0
 8005c46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005c48:	f7ff ff3e 	bl	8005ac8 <__NVIC_GetPriorityGrouping>
 8005c4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	68b9      	ldr	r1, [r7, #8]
 8005c52:	6978      	ldr	r0, [r7, #20]
 8005c54:	f7ff ff8e 	bl	8005b74 <NVIC_EncodePriority>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c5e:	4611      	mov	r1, r2
 8005c60:	4618      	mov	r0, r3
 8005c62:	f7ff ff5d 	bl	8005b20 <__NVIC_SetPriority>
}
 8005c66:	bf00      	nop
 8005c68:	3718      	adds	r7, #24
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b082      	sub	sp, #8
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	4603      	mov	r3, r0
 8005c76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f7ff ff31 	bl	8005ae4 <__NVIC_EnableIRQ>
}
 8005c82:	bf00      	nop
 8005c84:	3708      	adds	r7, #8
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}

08005c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b082      	sub	sp, #8
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f7ff ffa2 	bl	8005bdc <SysTick_Config>
 8005c98:	4603      	mov	r3, r0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}

08005ca2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ca2:	b580      	push	{r7, lr}
 8005ca4:	b084      	sub	sp, #16
 8005ca6:	af00      	add	r7, sp, #0
 8005ca8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005cb0:	f7ff feb6 	bl	8005a20 <HAL_GetTick>
 8005cb4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005cbc:	b2db      	uxtb	r3, r3
 8005cbe:	2b02      	cmp	r3, #2
 8005cc0:	d008      	beq.n	8005cd4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2280      	movs	r2, #128	; 0x80
 8005cc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e052      	b.n	8005d7a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f022 0216 	bic.w	r2, r2, #22
 8005ce2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695a      	ldr	r2, [r3, #20]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cf2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d103      	bne.n	8005d04 <HAL_DMA_Abort+0x62>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d007      	beq.n	8005d14 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0208 	bic.w	r2, r2, #8
 8005d12:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	681a      	ldr	r2, [r3, #0]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f022 0201 	bic.w	r2, r2, #1
 8005d22:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d24:	e013      	b.n	8005d4e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d26:	f7ff fe7b 	bl	8005a20 <HAL_GetTick>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	1ad3      	subs	r3, r2, r3
 8005d30:	2b05      	cmp	r3, #5
 8005d32:	d90c      	bls.n	8005d4e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2220      	movs	r2, #32
 8005d38:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2203      	movs	r2, #3
 8005d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005d4a:	2303      	movs	r3, #3
 8005d4c:	e015      	b.n	8005d7a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 0301 	and.w	r3, r3, #1
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d1e4      	bne.n	8005d26 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d60:	223f      	movs	r2, #63	; 0x3f
 8005d62:	409a      	lsls	r2, r3
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3710      	adds	r7, #16
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005d82:	b480      	push	{r7}
 8005d84:	b083      	sub	sp, #12
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d004      	beq.n	8005da0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2280      	movs	r2, #128	; 0x80
 8005d9a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e00c      	b.n	8005dba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2205      	movs	r2, #5
 8005da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f022 0201 	bic.w	r2, r2, #1
 8005db6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005db8:	2300      	movs	r3, #0
}
 8005dba:	4618      	mov	r0, r3
 8005dbc:	370c      	adds	r7, #12
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr
	...

08005dc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b089      	sub	sp, #36	; 0x24
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005dde:	2300      	movs	r3, #0
 8005de0:	61fb      	str	r3, [r7, #28]
 8005de2:	e16b      	b.n	80060bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005de4:	2201      	movs	r2, #1
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	697a      	ldr	r2, [r7, #20]
 8005df4:	4013      	ands	r3, r2
 8005df6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	f040 815a 	bne.w	80060b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f003 0303 	and.w	r3, r3, #3
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d005      	beq.n	8005e1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e16:	2b02      	cmp	r3, #2
 8005e18:	d130      	bne.n	8005e7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	689b      	ldr	r3, [r3, #8]
 8005e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	005b      	lsls	r3, r3, #1
 8005e24:	2203      	movs	r2, #3
 8005e26:	fa02 f303 	lsl.w	r3, r2, r3
 8005e2a:	43db      	mvns	r3, r3
 8005e2c:	69ba      	ldr	r2, [r7, #24]
 8005e2e:	4013      	ands	r3, r2
 8005e30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	68da      	ldr	r2, [r3, #12]
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	005b      	lsls	r3, r3, #1
 8005e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e3e:	69ba      	ldr	r2, [r7, #24]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	69ba      	ldr	r2, [r7, #24]
 8005e48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e50:	2201      	movs	r2, #1
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	fa02 f303 	lsl.w	r3, r2, r3
 8005e58:	43db      	mvns	r3, r3
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	091b      	lsrs	r3, r3, #4
 8005e66:	f003 0201 	and.w	r2, r3, #1
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005e70:	69ba      	ldr	r2, [r7, #24]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	69ba      	ldr	r2, [r7, #24]
 8005e7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f003 0303 	and.w	r3, r3, #3
 8005e84:	2b03      	cmp	r3, #3
 8005e86:	d017      	beq.n	8005eb8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	005b      	lsls	r3, r3, #1
 8005e92:	2203      	movs	r2, #3
 8005e94:	fa02 f303 	lsl.w	r3, r2, r3
 8005e98:	43db      	mvns	r3, r3
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	4013      	ands	r3, r2
 8005e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	689a      	ldr	r2, [r3, #8]
 8005ea4:	69fb      	ldr	r3, [r7, #28]
 8005ea6:	005b      	lsls	r3, r3, #1
 8005ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eac:	69ba      	ldr	r2, [r7, #24]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	69ba      	ldr	r2, [r7, #24]
 8005eb6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	f003 0303 	and.w	r3, r3, #3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d123      	bne.n	8005f0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	08da      	lsrs	r2, r3, #3
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	3208      	adds	r2, #8
 8005ecc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ed0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	220f      	movs	r2, #15
 8005edc:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee0:	43db      	mvns	r3, r3
 8005ee2:	69ba      	ldr	r2, [r7, #24]
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	f003 0307 	and.w	r3, r3, #7
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef8:	69ba      	ldr	r2, [r7, #24]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	08da      	lsrs	r2, r3, #3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	3208      	adds	r2, #8
 8005f06:	69b9      	ldr	r1, [r7, #24]
 8005f08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005f12:	69fb      	ldr	r3, [r7, #28]
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	2203      	movs	r2, #3
 8005f18:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1c:	43db      	mvns	r3, r3
 8005f1e:	69ba      	ldr	r2, [r7, #24]
 8005f20:	4013      	ands	r3, r2
 8005f22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f003 0203 	and.w	r2, r3, #3
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	005b      	lsls	r3, r3, #1
 8005f30:	fa02 f303 	lsl.w	r3, r2, r3
 8005f34:	69ba      	ldr	r2, [r7, #24]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	69ba      	ldr	r2, [r7, #24]
 8005f3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	f000 80b4 	beq.w	80060b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f4e:	2300      	movs	r3, #0
 8005f50:	60fb      	str	r3, [r7, #12]
 8005f52:	4b60      	ldr	r3, [pc, #384]	; (80060d4 <HAL_GPIO_Init+0x30c>)
 8005f54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f56:	4a5f      	ldr	r2, [pc, #380]	; (80060d4 <HAL_GPIO_Init+0x30c>)
 8005f58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f5c:	6453      	str	r3, [r2, #68]	; 0x44
 8005f5e:	4b5d      	ldr	r3, [pc, #372]	; (80060d4 <HAL_GPIO_Init+0x30c>)
 8005f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f66:	60fb      	str	r3, [r7, #12]
 8005f68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f6a:	4a5b      	ldr	r2, [pc, #364]	; (80060d8 <HAL_GPIO_Init+0x310>)
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	089b      	lsrs	r3, r3, #2
 8005f70:	3302      	adds	r3, #2
 8005f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	f003 0303 	and.w	r3, r3, #3
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	220f      	movs	r2, #15
 8005f82:	fa02 f303 	lsl.w	r3, r2, r3
 8005f86:	43db      	mvns	r3, r3
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a52      	ldr	r2, [pc, #328]	; (80060dc <HAL_GPIO_Init+0x314>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d02b      	beq.n	8005fee <HAL_GPIO_Init+0x226>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a51      	ldr	r2, [pc, #324]	; (80060e0 <HAL_GPIO_Init+0x318>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d025      	beq.n	8005fea <HAL_GPIO_Init+0x222>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a50      	ldr	r2, [pc, #320]	; (80060e4 <HAL_GPIO_Init+0x31c>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d01f      	beq.n	8005fe6 <HAL_GPIO_Init+0x21e>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a4f      	ldr	r2, [pc, #316]	; (80060e8 <HAL_GPIO_Init+0x320>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d019      	beq.n	8005fe2 <HAL_GPIO_Init+0x21a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a4e      	ldr	r2, [pc, #312]	; (80060ec <HAL_GPIO_Init+0x324>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d013      	beq.n	8005fde <HAL_GPIO_Init+0x216>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a4d      	ldr	r2, [pc, #308]	; (80060f0 <HAL_GPIO_Init+0x328>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d00d      	beq.n	8005fda <HAL_GPIO_Init+0x212>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a4c      	ldr	r2, [pc, #304]	; (80060f4 <HAL_GPIO_Init+0x32c>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d007      	beq.n	8005fd6 <HAL_GPIO_Init+0x20e>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a4b      	ldr	r2, [pc, #300]	; (80060f8 <HAL_GPIO_Init+0x330>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d101      	bne.n	8005fd2 <HAL_GPIO_Init+0x20a>
 8005fce:	2307      	movs	r3, #7
 8005fd0:	e00e      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fd2:	2308      	movs	r3, #8
 8005fd4:	e00c      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fd6:	2306      	movs	r3, #6
 8005fd8:	e00a      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fda:	2305      	movs	r3, #5
 8005fdc:	e008      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fde:	2304      	movs	r3, #4
 8005fe0:	e006      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e004      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e002      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fea:	2301      	movs	r3, #1
 8005fec:	e000      	b.n	8005ff0 <HAL_GPIO_Init+0x228>
 8005fee:	2300      	movs	r3, #0
 8005ff0:	69fa      	ldr	r2, [r7, #28]
 8005ff2:	f002 0203 	and.w	r2, r2, #3
 8005ff6:	0092      	lsls	r2, r2, #2
 8005ff8:	4093      	lsls	r3, r2
 8005ffa:	69ba      	ldr	r2, [r7, #24]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006000:	4935      	ldr	r1, [pc, #212]	; (80060d8 <HAL_GPIO_Init+0x310>)
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	089b      	lsrs	r3, r3, #2
 8006006:	3302      	adds	r3, #2
 8006008:	69ba      	ldr	r2, [r7, #24]
 800600a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800600e:	4b3b      	ldr	r3, [pc, #236]	; (80060fc <HAL_GPIO_Init+0x334>)
 8006010:	689b      	ldr	r3, [r3, #8]
 8006012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	43db      	mvns	r3, r3
 8006018:	69ba      	ldr	r2, [r7, #24]
 800601a:	4013      	ands	r3, r2
 800601c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	693b      	ldr	r3, [r7, #16]
 800602e:	4313      	orrs	r3, r2
 8006030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006032:	4a32      	ldr	r2, [pc, #200]	; (80060fc <HAL_GPIO_Init+0x334>)
 8006034:	69bb      	ldr	r3, [r7, #24]
 8006036:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006038:	4b30      	ldr	r3, [pc, #192]	; (80060fc <HAL_GPIO_Init+0x334>)
 800603a:	68db      	ldr	r3, [r3, #12]
 800603c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	43db      	mvns	r3, r3
 8006042:	69ba      	ldr	r2, [r7, #24]
 8006044:	4013      	ands	r3, r2
 8006046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d003      	beq.n	800605c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006054:	69ba      	ldr	r2, [r7, #24]
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	4313      	orrs	r3, r2
 800605a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800605c:	4a27      	ldr	r2, [pc, #156]	; (80060fc <HAL_GPIO_Init+0x334>)
 800605e:	69bb      	ldr	r3, [r7, #24]
 8006060:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006062:	4b26      	ldr	r3, [pc, #152]	; (80060fc <HAL_GPIO_Init+0x334>)
 8006064:	685b      	ldr	r3, [r3, #4]
 8006066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	43db      	mvns	r3, r3
 800606c:	69ba      	ldr	r2, [r7, #24]
 800606e:	4013      	ands	r3, r2
 8006070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d003      	beq.n	8006086 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800607e:	69ba      	ldr	r2, [r7, #24]
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	4313      	orrs	r3, r2
 8006084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006086:	4a1d      	ldr	r2, [pc, #116]	; (80060fc <HAL_GPIO_Init+0x334>)
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800608c:	4b1b      	ldr	r3, [pc, #108]	; (80060fc <HAL_GPIO_Init+0x334>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006092:	693b      	ldr	r3, [r7, #16]
 8006094:	43db      	mvns	r3, r3
 8006096:	69ba      	ldr	r2, [r7, #24]
 8006098:	4013      	ands	r3, r2
 800609a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d003      	beq.n	80060b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80060a8:	69ba      	ldr	r2, [r7, #24]
 80060aa:	693b      	ldr	r3, [r7, #16]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80060b0:	4a12      	ldr	r2, [pc, #72]	; (80060fc <HAL_GPIO_Init+0x334>)
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	3301      	adds	r3, #1
 80060ba:	61fb      	str	r3, [r7, #28]
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	2b0f      	cmp	r3, #15
 80060c0:	f67f ae90 	bls.w	8005de4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80060c4:	bf00      	nop
 80060c6:	bf00      	nop
 80060c8:	3724      	adds	r7, #36	; 0x24
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr
 80060d2:	bf00      	nop
 80060d4:	40023800 	.word	0x40023800
 80060d8:	40013800 	.word	0x40013800
 80060dc:	40020000 	.word	0x40020000
 80060e0:	40020400 	.word	0x40020400
 80060e4:	40020800 	.word	0x40020800
 80060e8:	40020c00 	.word	0x40020c00
 80060ec:	40021000 	.word	0x40021000
 80060f0:	40021400 	.word	0x40021400
 80060f4:	40021800 	.word	0x40021800
 80060f8:	40021c00 	.word	0x40021c00
 80060fc:	40013c00 	.word	0x40013c00

08006100 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
 8006108:	460b      	mov	r3, r1
 800610a:	807b      	strh	r3, [r7, #2]
 800610c:	4613      	mov	r3, r2
 800610e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006110:	787b      	ldrb	r3, [r7, #1]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d003      	beq.n	800611e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006116:	887a      	ldrh	r2, [r7, #2]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800611c:	e003      	b.n	8006126 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800611e:	887b      	ldrh	r3, [r7, #2]
 8006120:	041a      	lsls	r2, r3, #16
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	619a      	str	r2, [r3, #24]
}
 8006126:	bf00      	nop
 8006128:	370c      	adds	r7, #12
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr
	...

08006134 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	4603      	mov	r3, r0
 800613c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800613e:	4b08      	ldr	r3, [pc, #32]	; (8006160 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006140:	695a      	ldr	r2, [r3, #20]
 8006142:	88fb      	ldrh	r3, [r7, #6]
 8006144:	4013      	ands	r3, r2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d006      	beq.n	8006158 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800614a:	4a05      	ldr	r2, [pc, #20]	; (8006160 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800614c:	88fb      	ldrh	r3, [r7, #6]
 800614e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006150:	88fb      	ldrh	r3, [r7, #6]
 8006152:	4618      	mov	r0, r3
 8006154:	f000 f806 	bl	8006164 <HAL_GPIO_EXTI_Callback>
  }
}
 8006158:	bf00      	nop
 800615a:	3708      	adds	r7, #8
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}
 8006160:	40013c00 	.word	0x40013c00

08006164 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	4603      	mov	r3, r0
 800616c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800616e:	bf00      	nop
 8006170:	370c      	adds	r7, #12
 8006172:	46bd      	mov	sp, r7
 8006174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006178:	4770      	bx	lr
	...

0800617c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d101      	bne.n	800618e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	e12b      	b.n	80063e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006194:	b2db      	uxtb	r3, r3
 8006196:	2b00      	cmp	r3, #0
 8006198:	d106      	bne.n	80061a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f7fb f8c0 	bl	8001328 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2224      	movs	r2, #36	; 0x24
 80061ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f022 0201 	bic.w	r2, r2, #1
 80061be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80061e0:	f002 f8e0 	bl	80083a4 <HAL_RCC_GetPCLK1Freq>
 80061e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	4a81      	ldr	r2, [pc, #516]	; (80063f0 <HAL_I2C_Init+0x274>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d807      	bhi.n	8006200 <HAL_I2C_Init+0x84>
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	4a80      	ldr	r2, [pc, #512]	; (80063f4 <HAL_I2C_Init+0x278>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	bf94      	ite	ls
 80061f8:	2301      	movls	r3, #1
 80061fa:	2300      	movhi	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	e006      	b.n	800620e <HAL_I2C_Init+0x92>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4a7d      	ldr	r2, [pc, #500]	; (80063f8 <HAL_I2C_Init+0x27c>)
 8006204:	4293      	cmp	r3, r2
 8006206:	bf94      	ite	ls
 8006208:	2301      	movls	r3, #1
 800620a:	2300      	movhi	r3, #0
 800620c:	b2db      	uxtb	r3, r3
 800620e:	2b00      	cmp	r3, #0
 8006210:	d001      	beq.n	8006216 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e0e7      	b.n	80063e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4a78      	ldr	r2, [pc, #480]	; (80063fc <HAL_I2C_Init+0x280>)
 800621a:	fba2 2303 	umull	r2, r3, r2, r3
 800621e:	0c9b      	lsrs	r3, r3, #18
 8006220:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68ba      	ldr	r2, [r7, #8]
 8006232:	430a      	orrs	r2, r1
 8006234:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6a1b      	ldr	r3, [r3, #32]
 800623c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	4a6a      	ldr	r2, [pc, #424]	; (80063f0 <HAL_I2C_Init+0x274>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d802      	bhi.n	8006250 <HAL_I2C_Init+0xd4>
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	3301      	adds	r3, #1
 800624e:	e009      	b.n	8006264 <HAL_I2C_Init+0xe8>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006256:	fb02 f303 	mul.w	r3, r2, r3
 800625a:	4a69      	ldr	r2, [pc, #420]	; (8006400 <HAL_I2C_Init+0x284>)
 800625c:	fba2 2303 	umull	r2, r3, r2, r3
 8006260:	099b      	lsrs	r3, r3, #6
 8006262:	3301      	adds	r3, #1
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	6812      	ldr	r2, [r2, #0]
 8006268:	430b      	orrs	r3, r1
 800626a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006276:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	495c      	ldr	r1, [pc, #368]	; (80063f0 <HAL_I2C_Init+0x274>)
 8006280:	428b      	cmp	r3, r1
 8006282:	d819      	bhi.n	80062b8 <HAL_I2C_Init+0x13c>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	1e59      	subs	r1, r3, #1
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	005b      	lsls	r3, r3, #1
 800628e:	fbb1 f3f3 	udiv	r3, r1, r3
 8006292:	1c59      	adds	r1, r3, #1
 8006294:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006298:	400b      	ands	r3, r1
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00a      	beq.n	80062b4 <HAL_I2C_Init+0x138>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	1e59      	subs	r1, r3, #1
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	005b      	lsls	r3, r3, #1
 80062a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80062ac:	3301      	adds	r3, #1
 80062ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062b2:	e051      	b.n	8006358 <HAL_I2C_Init+0x1dc>
 80062b4:	2304      	movs	r3, #4
 80062b6:	e04f      	b.n	8006358 <HAL_I2C_Init+0x1dc>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d111      	bne.n	80062e4 <HAL_I2C_Init+0x168>
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	1e58      	subs	r0, r3, #1
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6859      	ldr	r1, [r3, #4]
 80062c8:	460b      	mov	r3, r1
 80062ca:	005b      	lsls	r3, r3, #1
 80062cc:	440b      	add	r3, r1
 80062ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80062d2:	3301      	adds	r3, #1
 80062d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062d8:	2b00      	cmp	r3, #0
 80062da:	bf0c      	ite	eq
 80062dc:	2301      	moveq	r3, #1
 80062de:	2300      	movne	r3, #0
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	e012      	b.n	800630a <HAL_I2C_Init+0x18e>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	1e58      	subs	r0, r3, #1
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6859      	ldr	r1, [r3, #4]
 80062ec:	460b      	mov	r3, r1
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	440b      	add	r3, r1
 80062f2:	0099      	lsls	r1, r3, #2
 80062f4:	440b      	add	r3, r1
 80062f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80062fa:	3301      	adds	r3, #1
 80062fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006300:	2b00      	cmp	r3, #0
 8006302:	bf0c      	ite	eq
 8006304:	2301      	moveq	r3, #1
 8006306:	2300      	movne	r3, #0
 8006308:	b2db      	uxtb	r3, r3
 800630a:	2b00      	cmp	r3, #0
 800630c:	d001      	beq.n	8006312 <HAL_I2C_Init+0x196>
 800630e:	2301      	movs	r3, #1
 8006310:	e022      	b.n	8006358 <HAL_I2C_Init+0x1dc>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d10e      	bne.n	8006338 <HAL_I2C_Init+0x1bc>
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	1e58      	subs	r0, r3, #1
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6859      	ldr	r1, [r3, #4]
 8006322:	460b      	mov	r3, r1
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	440b      	add	r3, r1
 8006328:	fbb0 f3f3 	udiv	r3, r0, r3
 800632c:	3301      	adds	r3, #1
 800632e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006332:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006336:	e00f      	b.n	8006358 <HAL_I2C_Init+0x1dc>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	1e58      	subs	r0, r3, #1
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6859      	ldr	r1, [r3, #4]
 8006340:	460b      	mov	r3, r1
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	440b      	add	r3, r1
 8006346:	0099      	lsls	r1, r3, #2
 8006348:	440b      	add	r3, r1
 800634a:	fbb0 f3f3 	udiv	r3, r0, r3
 800634e:	3301      	adds	r3, #1
 8006350:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006354:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006358:	6879      	ldr	r1, [r7, #4]
 800635a:	6809      	ldr	r1, [r1, #0]
 800635c:	4313      	orrs	r3, r2
 800635e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	69da      	ldr	r2, [r3, #28]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a1b      	ldr	r3, [r3, #32]
 8006372:	431a      	orrs	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	430a      	orrs	r2, r1
 800637a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006386:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	6911      	ldr	r1, [r2, #16]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	68d2      	ldr	r2, [r2, #12]
 8006392:	4311      	orrs	r1, r2
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6812      	ldr	r2, [r2, #0]
 8006398:	430b      	orrs	r3, r1
 800639a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	695a      	ldr	r2, [r3, #20]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	699b      	ldr	r3, [r3, #24]
 80063ae:	431a      	orrs	r2, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	430a      	orrs	r2, r1
 80063b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f042 0201 	orr.w	r2, r2, #1
 80063c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2220      	movs	r2, #32
 80063d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063e4:	2300      	movs	r3, #0
}
 80063e6:	4618      	mov	r0, r3
 80063e8:	3710      	adds	r7, #16
 80063ea:	46bd      	mov	sp, r7
 80063ec:	bd80      	pop	{r7, pc}
 80063ee:	bf00      	nop
 80063f0:	000186a0 	.word	0x000186a0
 80063f4:	001e847f 	.word	0x001e847f
 80063f8:	003d08ff 	.word	0x003d08ff
 80063fc:	431bde83 	.word	0x431bde83
 8006400:	10624dd3 	.word	0x10624dd3

08006404 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b088      	sub	sp, #32
 8006408:	af02      	add	r7, sp, #8
 800640a:	60f8      	str	r0, [r7, #12]
 800640c:	607a      	str	r2, [r7, #4]
 800640e:	461a      	mov	r2, r3
 8006410:	460b      	mov	r3, r1
 8006412:	817b      	strh	r3, [r7, #10]
 8006414:	4613      	mov	r3, r2
 8006416:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006418:	f7ff fb02 	bl	8005a20 <HAL_GetTick>
 800641c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2b20      	cmp	r3, #32
 8006428:	f040 80e0 	bne.w	80065ec <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	9300      	str	r3, [sp, #0]
 8006430:	2319      	movs	r3, #25
 8006432:	2201      	movs	r2, #1
 8006434:	4970      	ldr	r1, [pc, #448]	; (80065f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f001 f90e 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 800643c:	4603      	mov	r3, r0
 800643e:	2b00      	cmp	r3, #0
 8006440:	d001      	beq.n	8006446 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006442:	2302      	movs	r3, #2
 8006444:	e0d3      	b.n	80065ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800644c:	2b01      	cmp	r3, #1
 800644e:	d101      	bne.n	8006454 <HAL_I2C_Master_Transmit+0x50>
 8006450:	2302      	movs	r3, #2
 8006452:	e0cc      	b.n	80065ee <HAL_I2C_Master_Transmit+0x1ea>
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	2b01      	cmp	r3, #1
 8006468:	d007      	beq.n	800647a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f042 0201 	orr.w	r2, r2, #1
 8006478:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006488:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2221      	movs	r2, #33	; 0x21
 800648e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2210      	movs	r2, #16
 8006496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	2200      	movs	r2, #0
 800649e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	893a      	ldrh	r2, [r7, #8]
 80064aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064b0:	b29a      	uxth	r2, r3
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	4a50      	ldr	r2, [pc, #320]	; (80065fc <HAL_I2C_Master_Transmit+0x1f8>)
 80064ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80064bc:	8979      	ldrh	r1, [r7, #10]
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	6a3a      	ldr	r2, [r7, #32]
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 fdfa 	bl	80070bc <I2C_MasterRequestWrite>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e08d      	b.n	80065ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064d2:	2300      	movs	r3, #0
 80064d4:	613b      	str	r3, [r7, #16]
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	695b      	ldr	r3, [r3, #20]
 80064dc:	613b      	str	r3, [r7, #16]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	699b      	ldr	r3, [r3, #24]
 80064e4:	613b      	str	r3, [r7, #16]
 80064e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80064e8:	e066      	b.n	80065b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064ea:	697a      	ldr	r2, [r7, #20]
 80064ec:	6a39      	ldr	r1, [r7, #32]
 80064ee:	68f8      	ldr	r0, [r7, #12]
 80064f0:	f001 f9cc 	bl	800788c <I2C_WaitOnTXEFlagUntilTimeout>
 80064f4:	4603      	mov	r3, r0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00d      	beq.n	8006516 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fe:	2b04      	cmp	r3, #4
 8006500:	d107      	bne.n	8006512 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006510:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e06b      	b.n	80065ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800651a:	781a      	ldrb	r2, [r3, #0]
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006526:	1c5a      	adds	r2, r3, #1
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006530:	b29b      	uxth	r3, r3
 8006532:	3b01      	subs	r3, #1
 8006534:	b29a      	uxth	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800653e:	3b01      	subs	r3, #1
 8006540:	b29a      	uxth	r2, r3
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	695b      	ldr	r3, [r3, #20]
 800654c:	f003 0304 	and.w	r3, r3, #4
 8006550:	2b04      	cmp	r3, #4
 8006552:	d11b      	bne.n	800658c <HAL_I2C_Master_Transmit+0x188>
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006558:	2b00      	cmp	r3, #0
 800655a:	d017      	beq.n	800658c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	781a      	ldrb	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	1c5a      	adds	r2, r3, #1
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006576:	b29b      	uxth	r3, r3
 8006578:	3b01      	subs	r3, #1
 800657a:	b29a      	uxth	r2, r3
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006584:	3b01      	subs	r3, #1
 8006586:	b29a      	uxth	r2, r3
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800658c:	697a      	ldr	r2, [r7, #20]
 800658e:	6a39      	ldr	r1, [r7, #32]
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f001 f9c3 	bl	800791c <I2C_WaitOnBTFFlagUntilTimeout>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d00d      	beq.n	80065b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a0:	2b04      	cmp	r3, #4
 80065a2:	d107      	bne.n	80065b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065b2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	e01a      	b.n	80065ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d194      	bne.n	80064ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	2220      	movs	r2, #32
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2200      	movs	r2, #0
 80065dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80065e8:	2300      	movs	r3, #0
 80065ea:	e000      	b.n	80065ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80065ec:	2302      	movs	r3, #2
  }
}
 80065ee:	4618      	mov	r0, r3
 80065f0:	3718      	adds	r7, #24
 80065f2:	46bd      	mov	sp, r7
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	00100002 	.word	0x00100002
 80065fc:	ffff0000 	.word	0xffff0000

08006600 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b08c      	sub	sp, #48	; 0x30
 8006604:	af02      	add	r7, sp, #8
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	607a      	str	r2, [r7, #4]
 800660a:	461a      	mov	r2, r3
 800660c:	460b      	mov	r3, r1
 800660e:	817b      	strh	r3, [r7, #10]
 8006610:	4613      	mov	r3, r2
 8006612:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006614:	f7ff fa04 	bl	8005a20 <HAL_GetTick>
 8006618:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b20      	cmp	r3, #32
 8006624:	f040 8217 	bne.w	8006a56 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662a:	9300      	str	r3, [sp, #0]
 800662c:	2319      	movs	r3, #25
 800662e:	2201      	movs	r2, #1
 8006630:	497c      	ldr	r1, [pc, #496]	; (8006824 <HAL_I2C_Master_Receive+0x224>)
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f001 f810 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d001      	beq.n	8006642 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800663e:	2302      	movs	r3, #2
 8006640:	e20a      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006648:	2b01      	cmp	r3, #1
 800664a:	d101      	bne.n	8006650 <HAL_I2C_Master_Receive+0x50>
 800664c:	2302      	movs	r3, #2
 800664e:	e203      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0301 	and.w	r3, r3, #1
 8006662:	2b01      	cmp	r3, #1
 8006664:	d007      	beq.n	8006676 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681a      	ldr	r2, [r3, #0]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f042 0201 	orr.w	r2, r2, #1
 8006674:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006684:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2222      	movs	r2, #34	; 0x22
 800668a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2210      	movs	r2, #16
 8006692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2200      	movs	r2, #0
 800669a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	893a      	ldrh	r2, [r7, #8]
 80066a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066ac:	b29a      	uxth	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	4a5c      	ldr	r2, [pc, #368]	; (8006828 <HAL_I2C_Master_Receive+0x228>)
 80066b6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80066b8:	8979      	ldrh	r1, [r7, #10]
 80066ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 fd7e 	bl	80071c0 <I2C_MasterRequestRead>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d001      	beq.n	80066ce <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e1c4      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d113      	bne.n	80066fe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066d6:	2300      	movs	r3, #0
 80066d8:	623b      	str	r3, [r7, #32]
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	695b      	ldr	r3, [r3, #20]
 80066e0:	623b      	str	r3, [r7, #32]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	699b      	ldr	r3, [r3, #24]
 80066e8:	623b      	str	r3, [r7, #32]
 80066ea:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066fa:	601a      	str	r2, [r3, #0]
 80066fc:	e198      	b.n	8006a30 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006702:	2b01      	cmp	r3, #1
 8006704:	d11b      	bne.n	800673e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006714:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006716:	2300      	movs	r3, #0
 8006718:	61fb      	str	r3, [r7, #28]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	695b      	ldr	r3, [r3, #20]
 8006720:	61fb      	str	r3, [r7, #28]
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	61fb      	str	r3, [r7, #28]
 800672a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800673a:	601a      	str	r2, [r3, #0]
 800673c:	e178      	b.n	8006a30 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006742:	2b02      	cmp	r3, #2
 8006744:	d11b      	bne.n	800677e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006754:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006764:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006766:	2300      	movs	r3, #0
 8006768:	61bb      	str	r3, [r7, #24]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	61bb      	str	r3, [r7, #24]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	61bb      	str	r3, [r7, #24]
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	e158      	b.n	8006a30 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	681a      	ldr	r2, [r3, #0]
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800678c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800678e:	2300      	movs	r3, #0
 8006790:	617b      	str	r3, [r7, #20]
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	695b      	ldr	r3, [r3, #20]
 8006798:	617b      	str	r3, [r7, #20]
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	699b      	ldr	r3, [r3, #24]
 80067a0:	617b      	str	r3, [r7, #20]
 80067a2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80067a4:	e144      	b.n	8006a30 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	f200 80f1 	bhi.w	8006992 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d123      	bne.n	8006800 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80067b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067bc:	68f8      	ldr	r0, [r7, #12]
 80067be:	f001 f8f5 	bl	80079ac <I2C_WaitOnRXNEFlagUntilTimeout>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d001      	beq.n	80067cc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80067c8:	2301      	movs	r3, #1
 80067ca:	e145      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	691a      	ldr	r2, [r3, #16]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d6:	b2d2      	uxtb	r2, r2
 80067d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067de:	1c5a      	adds	r2, r3, #1
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80067e8:	3b01      	subs	r3, #1
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	3b01      	subs	r3, #1
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80067fe:	e117      	b.n	8006a30 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006804:	2b02      	cmp	r3, #2
 8006806:	d14e      	bne.n	80068a6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680a:	9300      	str	r3, [sp, #0]
 800680c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800680e:	2200      	movs	r2, #0
 8006810:	4906      	ldr	r1, [pc, #24]	; (800682c <HAL_I2C_Master_Receive+0x22c>)
 8006812:	68f8      	ldr	r0, [r7, #12]
 8006814:	f000 ff20 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d008      	beq.n	8006830 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800681e:	2301      	movs	r3, #1
 8006820:	e11a      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
 8006822:	bf00      	nop
 8006824:	00100002 	.word	0x00100002
 8006828:	ffff0000 	.word	0xffff0000
 800682c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681a      	ldr	r2, [r3, #0]
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800683e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	691a      	ldr	r2, [r3, #16]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684a:	b2d2      	uxtb	r2, r2
 800684c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006852:	1c5a      	adds	r2, r3, #1
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800685c:	3b01      	subs	r3, #1
 800685e:	b29a      	uxth	r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006868:	b29b      	uxth	r3, r3
 800686a:	3b01      	subs	r3, #1
 800686c:	b29a      	uxth	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	691a      	ldr	r2, [r3, #16]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800687c:	b2d2      	uxtb	r2, r2
 800687e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006884:	1c5a      	adds	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800688e:	3b01      	subs	r3, #1
 8006890:	b29a      	uxth	r2, r3
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800689a:	b29b      	uxth	r3, r3
 800689c:	3b01      	subs	r3, #1
 800689e:	b29a      	uxth	r2, r3
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80068a4:	e0c4      	b.n	8006a30 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80068a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ac:	2200      	movs	r2, #0
 80068ae:	496c      	ldr	r1, [pc, #432]	; (8006a60 <HAL_I2C_Master_Receive+0x460>)
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f000 fed1 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 80068b6:	4603      	mov	r3, r0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d001      	beq.n	80068c0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80068bc:	2301      	movs	r3, #1
 80068be:	e0cb      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	691a      	ldr	r2, [r3, #16]
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068da:	b2d2      	uxtb	r2, r2
 80068dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e2:	1c5a      	adds	r2, r3, #1
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80068ec:	3b01      	subs	r3, #1
 80068ee:	b29a      	uxth	r2, r3
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068f8:	b29b      	uxth	r3, r3
 80068fa:	3b01      	subs	r3, #1
 80068fc:	b29a      	uxth	r2, r3
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006904:	9300      	str	r3, [sp, #0]
 8006906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006908:	2200      	movs	r2, #0
 800690a:	4955      	ldr	r1, [pc, #340]	; (8006a60 <HAL_I2C_Master_Receive+0x460>)
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f000 fea3 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	d001      	beq.n	800691c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e09d      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681a      	ldr	r2, [r3, #0]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800692a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691a      	ldr	r2, [r3, #16]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006936:	b2d2      	uxtb	r2, r2
 8006938:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800693e:	1c5a      	adds	r2, r3, #1
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006948:	3b01      	subs	r3, #1
 800694a:	b29a      	uxth	r2, r3
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006954:	b29b      	uxth	r3, r3
 8006956:	3b01      	subs	r3, #1
 8006958:	b29a      	uxth	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	691a      	ldr	r2, [r3, #16]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006968:	b2d2      	uxtb	r2, r2
 800696a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800697a:	3b01      	subs	r3, #1
 800697c:	b29a      	uxth	r2, r3
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006986:	b29b      	uxth	r3, r3
 8006988:	3b01      	subs	r3, #1
 800698a:	b29a      	uxth	r2, r3
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006990:	e04e      	b.n	8006a30 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006994:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006996:	68f8      	ldr	r0, [r7, #12]
 8006998:	f001 f808 	bl	80079ac <I2C_WaitOnRXNEFlagUntilTimeout>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d001      	beq.n	80069a6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80069a2:	2301      	movs	r3, #1
 80069a4:	e058      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	691a      	ldr	r2, [r3, #16]
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b0:	b2d2      	uxtb	r2, r2
 80069b2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069b8:	1c5a      	adds	r2, r3, #1
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069c2:	3b01      	subs	r3, #1
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069ce:	b29b      	uxth	r3, r3
 80069d0:	3b01      	subs	r3, #1
 80069d2:	b29a      	uxth	r2, r3
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	695b      	ldr	r3, [r3, #20]
 80069de:	f003 0304 	and.w	r3, r3, #4
 80069e2:	2b04      	cmp	r3, #4
 80069e4:	d124      	bne.n	8006a30 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80069ea:	2b03      	cmp	r3, #3
 80069ec:	d107      	bne.n	80069fe <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681a      	ldr	r2, [r3, #0]
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069fc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	691a      	ldr	r2, [r3, #16]
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a08:	b2d2      	uxtb	r2, r2
 8006a0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a10:	1c5a      	adds	r2, r3, #1
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	3b01      	subs	r3, #1
 8006a2a:	b29a      	uxth	r2, r3
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f47f aeb6 	bne.w	80067a6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006a52:	2300      	movs	r3, #0
 8006a54:	e000      	b.n	8006a58 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006a56:	2302      	movs	r3, #2
  }
}
 8006a58:	4618      	mov	r0, r3
 8006a5a:	3728      	adds	r7, #40	; 0x28
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	00010004 	.word	0x00010004

08006a64 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b088      	sub	sp, #32
 8006a68:	af02      	add	r7, sp, #8
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	4608      	mov	r0, r1
 8006a6e:	4611      	mov	r1, r2
 8006a70:	461a      	mov	r2, r3
 8006a72:	4603      	mov	r3, r0
 8006a74:	817b      	strh	r3, [r7, #10]
 8006a76:	460b      	mov	r3, r1
 8006a78:	813b      	strh	r3, [r7, #8]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006a7e:	f7fe ffcf 	bl	8005a20 <HAL_GetTick>
 8006a82:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	2b20      	cmp	r3, #32
 8006a8e:	f040 80d9 	bne.w	8006c44 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	9300      	str	r3, [sp, #0]
 8006a96:	2319      	movs	r3, #25
 8006a98:	2201      	movs	r2, #1
 8006a9a:	496d      	ldr	r1, [pc, #436]	; (8006c50 <HAL_I2C_Mem_Write+0x1ec>)
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f000 fddb 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d001      	beq.n	8006aac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006aa8:	2302      	movs	r3, #2
 8006aaa:	e0cc      	b.n	8006c46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d101      	bne.n	8006aba <HAL_I2C_Mem_Write+0x56>
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	e0c5      	b.n	8006c46 <HAL_I2C_Mem_Write+0x1e2>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d007      	beq.n	8006ae0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f042 0201 	orr.w	r2, r2, #1
 8006ade:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006aee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2221      	movs	r2, #33	; 0x21
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2240      	movs	r2, #64	; 0x40
 8006afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6a3a      	ldr	r2, [r7, #32]
 8006b0a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006b10:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	4a4d      	ldr	r2, [pc, #308]	; (8006c54 <HAL_I2C_Mem_Write+0x1f0>)
 8006b20:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006b22:	88f8      	ldrh	r0, [r7, #6]
 8006b24:	893a      	ldrh	r2, [r7, #8]
 8006b26:	8979      	ldrh	r1, [r7, #10]
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	9301      	str	r3, [sp, #4]
 8006b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	4603      	mov	r3, r0
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f000 fc12 	bl	800735c <I2C_RequestMemoryWrite>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d052      	beq.n	8006be4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006b3e:	2301      	movs	r3, #1
 8006b40:	e081      	b.n	8006c46 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b42:	697a      	ldr	r2, [r7, #20]
 8006b44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b46:	68f8      	ldr	r0, [r7, #12]
 8006b48:	f000 fea0 	bl	800788c <I2C_WaitOnTXEFlagUntilTimeout>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00d      	beq.n	8006b6e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b56:	2b04      	cmp	r3, #4
 8006b58:	d107      	bne.n	8006b6a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b68:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e06b      	b.n	8006c46 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b72:	781a      	ldrb	r2, [r3, #0]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7e:	1c5a      	adds	r2, r3, #1
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006b88:	3b01      	subs	r3, #1
 8006b8a:	b29a      	uxth	r2, r3
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b94:	b29b      	uxth	r3, r3
 8006b96:	3b01      	subs	r3, #1
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	f003 0304 	and.w	r3, r3, #4
 8006ba8:	2b04      	cmp	r3, #4
 8006baa:	d11b      	bne.n	8006be4 <HAL_I2C_Mem_Write+0x180>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d017      	beq.n	8006be4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb8:	781a      	ldrb	r2, [r3, #0]
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc4:	1c5a      	adds	r2, r3, #1
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	3b01      	subs	r3, #1
 8006bde:	b29a      	uxth	r2, r3
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1aa      	bne.n	8006b42 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f000 fe93 	bl	800791c <I2C_WaitOnBTFFlagUntilTimeout>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00d      	beq.n	8006c18 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c00:	2b04      	cmp	r3, #4
 8006c02:	d107      	bne.n	8006c14 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c12:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	e016      	b.n	8006c46 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	681a      	ldr	r2, [r3, #0]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006c40:	2300      	movs	r3, #0
 8006c42:	e000      	b.n	8006c46 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006c44:	2302      	movs	r3, #2
  }
}
 8006c46:	4618      	mov	r0, r3
 8006c48:	3718      	adds	r7, #24
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	bd80      	pop	{r7, pc}
 8006c4e:	bf00      	nop
 8006c50:	00100002 	.word	0x00100002
 8006c54:	ffff0000 	.word	0xffff0000

08006c58 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b08c      	sub	sp, #48	; 0x30
 8006c5c:	af02      	add	r7, sp, #8
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	4608      	mov	r0, r1
 8006c62:	4611      	mov	r1, r2
 8006c64:	461a      	mov	r2, r3
 8006c66:	4603      	mov	r3, r0
 8006c68:	817b      	strh	r3, [r7, #10]
 8006c6a:	460b      	mov	r3, r1
 8006c6c:	813b      	strh	r3, [r7, #8]
 8006c6e:	4613      	mov	r3, r2
 8006c70:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006c72:	f7fe fed5 	bl	8005a20 <HAL_GetTick>
 8006c76:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c7e:	b2db      	uxtb	r3, r3
 8006c80:	2b20      	cmp	r3, #32
 8006c82:	f040 8214 	bne.w	80070ae <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	2319      	movs	r3, #25
 8006c8c:	2201      	movs	r2, #1
 8006c8e:	497b      	ldr	r1, [pc, #492]	; (8006e7c <HAL_I2C_Mem_Read+0x224>)
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f000 fce1 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d001      	beq.n	8006ca0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006c9c:	2302      	movs	r3, #2
 8006c9e:	e207      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d101      	bne.n	8006cae <HAL_I2C_Mem_Read+0x56>
 8006caa:	2302      	movs	r3, #2
 8006cac:	e200      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f003 0301 	and.w	r3, r3, #1
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d007      	beq.n	8006cd4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f042 0201 	orr.w	r2, r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ce2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	2222      	movs	r2, #34	; 0x22
 8006ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	2240      	movs	r2, #64	; 0x40
 8006cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cfe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006d04:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	4a5b      	ldr	r2, [pc, #364]	; (8006e80 <HAL_I2C_Mem_Read+0x228>)
 8006d14:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d16:	88f8      	ldrh	r0, [r7, #6]
 8006d18:	893a      	ldrh	r2, [r7, #8]
 8006d1a:	8979      	ldrh	r1, [r7, #10]
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1e:	9301      	str	r3, [sp, #4]
 8006d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d22:	9300      	str	r3, [sp, #0]
 8006d24:	4603      	mov	r3, r0
 8006d26:	68f8      	ldr	r0, [r7, #12]
 8006d28:	f000 fbae 	bl	8007488 <I2C_RequestMemoryRead>
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d001      	beq.n	8006d36 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006d32:	2301      	movs	r3, #1
 8006d34:	e1bc      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d113      	bne.n	8006d66 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d3e:	2300      	movs	r3, #0
 8006d40:	623b      	str	r3, [r7, #32]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	695b      	ldr	r3, [r3, #20]
 8006d48:	623b      	str	r3, [r7, #32]
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	623b      	str	r3, [r7, #32]
 8006d52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d62:	601a      	str	r2, [r3, #0]
 8006d64:	e190      	b.n	8007088 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d11b      	bne.n	8006da6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d7e:	2300      	movs	r3, #0
 8006d80:	61fb      	str	r3, [r7, #28]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	61fb      	str	r3, [r7, #28]
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	61fb      	str	r3, [r7, #28]
 8006d92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006da2:	601a      	str	r2, [r3, #0]
 8006da4:	e170      	b.n	8007088 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d11b      	bne.n	8006de6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dbc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006dcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dce:	2300      	movs	r3, #0
 8006dd0:	61bb      	str	r3, [r7, #24]
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	695b      	ldr	r3, [r3, #20]
 8006dd8:	61bb      	str	r3, [r7, #24]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	699b      	ldr	r3, [r3, #24]
 8006de0:	61bb      	str	r3, [r7, #24]
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	e150      	b.n	8007088 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006de6:	2300      	movs	r3, #0
 8006de8:	617b      	str	r3, [r7, #20]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	695b      	ldr	r3, [r3, #20]
 8006df0:	617b      	str	r3, [r7, #20]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	699b      	ldr	r3, [r3, #24]
 8006df8:	617b      	str	r3, [r7, #20]
 8006dfa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006dfc:	e144      	b.n	8007088 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e02:	2b03      	cmp	r3, #3
 8006e04:	f200 80f1 	bhi.w	8006fea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d123      	bne.n	8006e58 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e12:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 fdc9 	bl	80079ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d001      	beq.n	8006e24 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006e20:	2301      	movs	r3, #1
 8006e22:	e145      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	691a      	ldr	r2, [r3, #16]
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2e:	b2d2      	uxtb	r2, r2
 8006e30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e40:	3b01      	subs	r3, #1
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	b29a      	uxth	r2, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006e56:	e117      	b.n	8007088 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	d14e      	bne.n	8006efe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e62:	9300      	str	r3, [sp, #0]
 8006e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e66:	2200      	movs	r2, #0
 8006e68:	4906      	ldr	r1, [pc, #24]	; (8006e84 <HAL_I2C_Mem_Read+0x22c>)
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 fbf4 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006e70:	4603      	mov	r3, r0
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d008      	beq.n	8006e88 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e11a      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
 8006e7a:	bf00      	nop
 8006e7c:	00100002 	.word	0x00100002
 8006e80:	ffff0000 	.word	0xffff0000
 8006e84:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	691a      	ldr	r2, [r3, #16]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ea2:	b2d2      	uxtb	r2, r2
 8006ea4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eaa:	1c5a      	adds	r2, r3, #1
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	b29a      	uxth	r2, r3
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29a      	uxth	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	691a      	ldr	r2, [r3, #16]
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed4:	b2d2      	uxtb	r2, r2
 8006ed6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006edc:	1c5a      	adds	r2, r3, #1
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ee6:	3b01      	subs	r3, #1
 8006ee8:	b29a      	uxth	r2, r3
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	3b01      	subs	r3, #1
 8006ef6:	b29a      	uxth	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006efc:	e0c4      	b.n	8007088 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f04:	2200      	movs	r2, #0
 8006f06:	496c      	ldr	r1, [pc, #432]	; (80070b8 <HAL_I2C_Mem_Read+0x460>)
 8006f08:	68f8      	ldr	r0, [r7, #12]
 8006f0a:	f000 fba5 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d001      	beq.n	8006f18 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e0cb      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	691a      	ldr	r2, [r3, #16]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f32:	b2d2      	uxtb	r2, r2
 8006f34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3a:	1c5a      	adds	r2, r3, #1
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f44:	3b01      	subs	r3, #1
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	3b01      	subs	r3, #1
 8006f54:	b29a      	uxth	r2, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5c:	9300      	str	r3, [sp, #0]
 8006f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f60:	2200      	movs	r2, #0
 8006f62:	4955      	ldr	r1, [pc, #340]	; (80070b8 <HAL_I2C_Mem_Read+0x460>)
 8006f64:	68f8      	ldr	r0, [r7, #12]
 8006f66:	f000 fb77 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d001      	beq.n	8006f74 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e09d      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	691a      	ldr	r2, [r3, #16]
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f8e:	b2d2      	uxtb	r2, r2
 8006f90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f96:	1c5a      	adds	r2, r3, #1
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fa0:	3b01      	subs	r3, #1
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	691a      	ldr	r2, [r3, #16]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc0:	b2d2      	uxtb	r2, r2
 8006fc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc8:	1c5a      	adds	r2, r3, #1
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	b29a      	uxth	r2, r3
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	3b01      	subs	r3, #1
 8006fe2:	b29a      	uxth	r2, r3
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006fe8:	e04e      	b.n	8007088 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fec:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006fee:	68f8      	ldr	r0, [r7, #12]
 8006ff0:	f000 fcdc 	bl	80079ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d001      	beq.n	8006ffe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e058      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	691a      	ldr	r2, [r3, #16]
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007008:	b2d2      	uxtb	r2, r2
 800700a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007010:	1c5a      	adds	r2, r3, #1
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800701a:	3b01      	subs	r3, #1
 800701c:	b29a      	uxth	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007026:	b29b      	uxth	r3, r3
 8007028:	3b01      	subs	r3, #1
 800702a:	b29a      	uxth	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	f003 0304 	and.w	r3, r3, #4
 800703a:	2b04      	cmp	r3, #4
 800703c:	d124      	bne.n	8007088 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007042:	2b03      	cmp	r3, #3
 8007044:	d107      	bne.n	8007056 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007054:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	691a      	ldr	r2, [r3, #16]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007060:	b2d2      	uxtb	r2, r2
 8007062:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007068:	1c5a      	adds	r2, r3, #1
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007072:	3b01      	subs	r3, #1
 8007074:	b29a      	uxth	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800707e:	b29b      	uxth	r3, r3
 8007080:	3b01      	subs	r3, #1
 8007082:	b29a      	uxth	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800708c:	2b00      	cmp	r3, #0
 800708e:	f47f aeb6 	bne.w	8006dfe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2220      	movs	r2, #32
 8007096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80070aa:	2300      	movs	r3, #0
 80070ac:	e000      	b.n	80070b0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80070ae:	2302      	movs	r3, #2
  }
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3728      	adds	r7, #40	; 0x28
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}
 80070b8:	00010004 	.word	0x00010004

080070bc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b088      	sub	sp, #32
 80070c0:	af02      	add	r7, sp, #8
 80070c2:	60f8      	str	r0, [r7, #12]
 80070c4:	607a      	str	r2, [r7, #4]
 80070c6:	603b      	str	r3, [r7, #0]
 80070c8:	460b      	mov	r3, r1
 80070ca:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	2b08      	cmp	r3, #8
 80070d6:	d006      	beq.n	80070e6 <I2C_MasterRequestWrite+0x2a>
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d003      	beq.n	80070e6 <I2C_MasterRequestWrite+0x2a>
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80070e4:	d108      	bne.n	80070f8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070f4:	601a      	str	r2, [r3, #0]
 80070f6:	e00b      	b.n	8007110 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070fc:	2b12      	cmp	r3, #18
 80070fe:	d107      	bne.n	8007110 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800710e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	9300      	str	r3, [sp, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 fa9b 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00d      	beq.n	8007144 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007136:	d103      	bne.n	8007140 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800713e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007140:	2303      	movs	r3, #3
 8007142:	e035      	b.n	80071b0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	691b      	ldr	r3, [r3, #16]
 8007148:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800714c:	d108      	bne.n	8007160 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800714e:	897b      	ldrh	r3, [r7, #10]
 8007150:	b2db      	uxtb	r3, r3
 8007152:	461a      	mov	r2, r3
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800715c:	611a      	str	r2, [r3, #16]
 800715e:	e01b      	b.n	8007198 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007160:	897b      	ldrh	r3, [r7, #10]
 8007162:	11db      	asrs	r3, r3, #7
 8007164:	b2db      	uxtb	r3, r3
 8007166:	f003 0306 	and.w	r3, r3, #6
 800716a:	b2db      	uxtb	r3, r3
 800716c:	f063 030f 	orn	r3, r3, #15
 8007170:	b2da      	uxtb	r2, r3
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	490e      	ldr	r1, [pc, #56]	; (80071b8 <I2C_MasterRequestWrite+0xfc>)
 800717e:	68f8      	ldr	r0, [r7, #12]
 8007180:	f000 fae4 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007184:	4603      	mov	r3, r0
 8007186:	2b00      	cmp	r3, #0
 8007188:	d001      	beq.n	800718e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800718a:	2301      	movs	r3, #1
 800718c:	e010      	b.n	80071b0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800718e:	897b      	ldrh	r3, [r7, #10]
 8007190:	b2da      	uxtb	r2, r3
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	4907      	ldr	r1, [pc, #28]	; (80071bc <I2C_MasterRequestWrite+0x100>)
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 fad4 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d001      	beq.n	80071ae <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80071ae:	2300      	movs	r3, #0
}
 80071b0:	4618      	mov	r0, r3
 80071b2:	3718      	adds	r7, #24
 80071b4:	46bd      	mov	sp, r7
 80071b6:	bd80      	pop	{r7, pc}
 80071b8:	00010008 	.word	0x00010008
 80071bc:	00010002 	.word	0x00010002

080071c0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b088      	sub	sp, #32
 80071c4:	af02      	add	r7, sp, #8
 80071c6:	60f8      	str	r0, [r7, #12]
 80071c8:	607a      	str	r2, [r7, #4]
 80071ca:	603b      	str	r3, [r7, #0]
 80071cc:	460b      	mov	r3, r1
 80071ce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	681a      	ldr	r2, [r3, #0]
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071e4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	2b08      	cmp	r3, #8
 80071ea:	d006      	beq.n	80071fa <I2C_MasterRequestRead+0x3a>
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d003      	beq.n	80071fa <I2C_MasterRequestRead+0x3a>
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80071f8:	d108      	bne.n	800720c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007208:	601a      	str	r2, [r3, #0]
 800720a:	e00b      	b.n	8007224 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007210:	2b11      	cmp	r3, #17
 8007212:	d107      	bne.n	8007224 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007222:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	9300      	str	r3, [sp, #0]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2200      	movs	r2, #0
 800722c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007230:	68f8      	ldr	r0, [r7, #12]
 8007232:	f000 fa11 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8007236:	4603      	mov	r3, r0
 8007238:	2b00      	cmp	r3, #0
 800723a:	d00d      	beq.n	8007258 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007246:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800724a:	d103      	bne.n	8007254 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007252:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007254:	2303      	movs	r3, #3
 8007256:	e079      	b.n	800734c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	691b      	ldr	r3, [r3, #16]
 800725c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007260:	d108      	bne.n	8007274 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007262:	897b      	ldrh	r3, [r7, #10]
 8007264:	b2db      	uxtb	r3, r3
 8007266:	f043 0301 	orr.w	r3, r3, #1
 800726a:	b2da      	uxtb	r2, r3
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	611a      	str	r2, [r3, #16]
 8007272:	e05f      	b.n	8007334 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007274:	897b      	ldrh	r3, [r7, #10]
 8007276:	11db      	asrs	r3, r3, #7
 8007278:	b2db      	uxtb	r3, r3
 800727a:	f003 0306 	and.w	r3, r3, #6
 800727e:	b2db      	uxtb	r3, r3
 8007280:	f063 030f 	orn	r3, r3, #15
 8007284:	b2da      	uxtb	r2, r3
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	4930      	ldr	r1, [pc, #192]	; (8007354 <I2C_MasterRequestRead+0x194>)
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f000 fa5a 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007298:	4603      	mov	r3, r0
 800729a:	2b00      	cmp	r3, #0
 800729c:	d001      	beq.n	80072a2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800729e:	2301      	movs	r3, #1
 80072a0:	e054      	b.n	800734c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80072a2:	897b      	ldrh	r3, [r7, #10]
 80072a4:	b2da      	uxtb	r2, r3
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	4929      	ldr	r1, [pc, #164]	; (8007358 <I2C_MasterRequestRead+0x198>)
 80072b2:	68f8      	ldr	r0, [r7, #12]
 80072b4:	f000 fa4a 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80072b8:	4603      	mov	r3, r0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d001      	beq.n	80072c2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80072be:	2301      	movs	r3, #1
 80072c0:	e044      	b.n	800734c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072c2:	2300      	movs	r3, #0
 80072c4:	613b      	str	r3, [r7, #16]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	695b      	ldr	r3, [r3, #20]
 80072cc:	613b      	str	r3, [r7, #16]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	699b      	ldr	r3, [r3, #24]
 80072d4:	613b      	str	r3, [r7, #16]
 80072d6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072e6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	9300      	str	r3, [sp, #0]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2200      	movs	r2, #0
 80072f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80072f4:	68f8      	ldr	r0, [r7, #12]
 80072f6:	f000 f9af 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d00d      	beq.n	800731c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800730a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800730e:	d103      	bne.n	8007318 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007316:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e017      	b.n	800734c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800731c:	897b      	ldrh	r3, [r7, #10]
 800731e:	11db      	asrs	r3, r3, #7
 8007320:	b2db      	uxtb	r3, r3
 8007322:	f003 0306 	and.w	r3, r3, #6
 8007326:	b2db      	uxtb	r3, r3
 8007328:	f063 030e 	orn	r3, r3, #14
 800732c:	b2da      	uxtb	r2, r3
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007334:	683b      	ldr	r3, [r7, #0]
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	4907      	ldr	r1, [pc, #28]	; (8007358 <I2C_MasterRequestRead+0x198>)
 800733a:	68f8      	ldr	r0, [r7, #12]
 800733c:	f000 fa06 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007340:	4603      	mov	r3, r0
 8007342:	2b00      	cmp	r3, #0
 8007344:	d001      	beq.n	800734a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007346:	2301      	movs	r3, #1
 8007348:	e000      	b.n	800734c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800734a:	2300      	movs	r3, #0
}
 800734c:	4618      	mov	r0, r3
 800734e:	3718      	adds	r7, #24
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}
 8007354:	00010008 	.word	0x00010008
 8007358:	00010002 	.word	0x00010002

0800735c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b088      	sub	sp, #32
 8007360:	af02      	add	r7, sp, #8
 8007362:	60f8      	str	r0, [r7, #12]
 8007364:	4608      	mov	r0, r1
 8007366:	4611      	mov	r1, r2
 8007368:	461a      	mov	r2, r3
 800736a:	4603      	mov	r3, r0
 800736c:	817b      	strh	r3, [r7, #10]
 800736e:	460b      	mov	r3, r1
 8007370:	813b      	strh	r3, [r7, #8]
 8007372:	4613      	mov	r3, r2
 8007374:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007384:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	6a3b      	ldr	r3, [r7, #32]
 800738c:	2200      	movs	r2, #0
 800738e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f000 f960 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d00d      	beq.n	80073ba <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073ac:	d103      	bne.n	80073b6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e05f      	b.n	800747a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80073ba:	897b      	ldrh	r3, [r7, #10]
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	461a      	mov	r2, r3
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80073c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073cc:	6a3a      	ldr	r2, [r7, #32]
 80073ce:	492d      	ldr	r1, [pc, #180]	; (8007484 <I2C_RequestMemoryWrite+0x128>)
 80073d0:	68f8      	ldr	r0, [r7, #12]
 80073d2:	f000 f9bb 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073d6:	4603      	mov	r3, r0
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d001      	beq.n	80073e0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80073dc:	2301      	movs	r3, #1
 80073de:	e04c      	b.n	800747a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073e0:	2300      	movs	r3, #0
 80073e2:	617b      	str	r3, [r7, #20]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	695b      	ldr	r3, [r3, #20]
 80073ea:	617b      	str	r3, [r7, #20]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	699b      	ldr	r3, [r3, #24]
 80073f2:	617b      	str	r3, [r7, #20]
 80073f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073f8:	6a39      	ldr	r1, [r7, #32]
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f000 fa46 	bl	800788c <I2C_WaitOnTXEFlagUntilTimeout>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00d      	beq.n	8007422 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800740a:	2b04      	cmp	r3, #4
 800740c:	d107      	bne.n	800741e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800741c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e02b      	b.n	800747a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007422:	88fb      	ldrh	r3, [r7, #6]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d105      	bne.n	8007434 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007428:	893b      	ldrh	r3, [r7, #8]
 800742a:	b2da      	uxtb	r2, r3
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	611a      	str	r2, [r3, #16]
 8007432:	e021      	b.n	8007478 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007434:	893b      	ldrh	r3, [r7, #8]
 8007436:	0a1b      	lsrs	r3, r3, #8
 8007438:	b29b      	uxth	r3, r3
 800743a:	b2da      	uxtb	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007444:	6a39      	ldr	r1, [r7, #32]
 8007446:	68f8      	ldr	r0, [r7, #12]
 8007448:	f000 fa20 	bl	800788c <I2C_WaitOnTXEFlagUntilTimeout>
 800744c:	4603      	mov	r3, r0
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00d      	beq.n	800746e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007456:	2b04      	cmp	r3, #4
 8007458:	d107      	bne.n	800746a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	681a      	ldr	r2, [r3, #0]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007468:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e005      	b.n	800747a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800746e:	893b      	ldrh	r3, [r7, #8]
 8007470:	b2da      	uxtb	r2, r3
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007478:	2300      	movs	r3, #0
}
 800747a:	4618      	mov	r0, r3
 800747c:	3718      	adds	r7, #24
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	00010002 	.word	0x00010002

08007488 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b088      	sub	sp, #32
 800748c:	af02      	add	r7, sp, #8
 800748e:	60f8      	str	r0, [r7, #12]
 8007490:	4608      	mov	r0, r1
 8007492:	4611      	mov	r1, r2
 8007494:	461a      	mov	r2, r3
 8007496:	4603      	mov	r3, r0
 8007498:	817b      	strh	r3, [r7, #10]
 800749a:	460b      	mov	r3, r1
 800749c:	813b      	strh	r3, [r7, #8]
 800749e:	4613      	mov	r3, r2
 80074a0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80074b0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074c0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	9300      	str	r3, [sp, #0]
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80074ce:	68f8      	ldr	r0, [r7, #12]
 80074d0:	f000 f8c2 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d00d      	beq.n	80074f6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074e8:	d103      	bne.n	80074f2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074f0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e0aa      	b.n	800764c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80074f6:	897b      	ldrh	r3, [r7, #10]
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	461a      	mov	r2, r3
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007504:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007508:	6a3a      	ldr	r2, [r7, #32]
 800750a:	4952      	ldr	r1, [pc, #328]	; (8007654 <I2C_RequestMemoryRead+0x1cc>)
 800750c:	68f8      	ldr	r0, [r7, #12]
 800750e:	f000 f91d 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007512:	4603      	mov	r3, r0
 8007514:	2b00      	cmp	r3, #0
 8007516:	d001      	beq.n	800751c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	e097      	b.n	800764c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800751c:	2300      	movs	r3, #0
 800751e:	617b      	str	r3, [r7, #20]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	617b      	str	r3, [r7, #20]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	699b      	ldr	r3, [r3, #24]
 800752e:	617b      	str	r3, [r7, #20]
 8007530:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007534:	6a39      	ldr	r1, [r7, #32]
 8007536:	68f8      	ldr	r0, [r7, #12]
 8007538:	f000 f9a8 	bl	800788c <I2C_WaitOnTXEFlagUntilTimeout>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00d      	beq.n	800755e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007546:	2b04      	cmp	r3, #4
 8007548:	d107      	bne.n	800755a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007558:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	e076      	b.n	800764c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800755e:	88fb      	ldrh	r3, [r7, #6]
 8007560:	2b01      	cmp	r3, #1
 8007562:	d105      	bne.n	8007570 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007564:	893b      	ldrh	r3, [r7, #8]
 8007566:	b2da      	uxtb	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	611a      	str	r2, [r3, #16]
 800756e:	e021      	b.n	80075b4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007570:	893b      	ldrh	r3, [r7, #8]
 8007572:	0a1b      	lsrs	r3, r3, #8
 8007574:	b29b      	uxth	r3, r3
 8007576:	b2da      	uxtb	r2, r3
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800757e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007580:	6a39      	ldr	r1, [r7, #32]
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f000 f982 	bl	800788c <I2C_WaitOnTXEFlagUntilTimeout>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00d      	beq.n	80075aa <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007592:	2b04      	cmp	r3, #4
 8007594:	d107      	bne.n	80075a6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075a4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e050      	b.n	800764c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075aa:	893b      	ldrh	r3, [r7, #8]
 80075ac:	b2da      	uxtb	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075b6:	6a39      	ldr	r1, [r7, #32]
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 f967 	bl	800788c <I2C_WaitOnTXEFlagUntilTimeout>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d00d      	beq.n	80075e0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c8:	2b04      	cmp	r3, #4
 80075ca:	d107      	bne.n	80075dc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075da:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80075dc:	2301      	movs	r3, #1
 80075de:	e035      	b.n	800764c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075ee:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075f2:	9300      	str	r3, [sp, #0]
 80075f4:	6a3b      	ldr	r3, [r7, #32]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 f82b 	bl	8007658 <I2C_WaitOnFlagUntilTimeout>
 8007602:	4603      	mov	r3, r0
 8007604:	2b00      	cmp	r3, #0
 8007606:	d00d      	beq.n	8007624 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007612:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007616:	d103      	bne.n	8007620 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800761e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007620:	2303      	movs	r3, #3
 8007622:	e013      	b.n	800764c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007624:	897b      	ldrh	r3, [r7, #10]
 8007626:	b2db      	uxtb	r3, r3
 8007628:	f043 0301 	orr.w	r3, r3, #1
 800762c:	b2da      	uxtb	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007636:	6a3a      	ldr	r2, [r7, #32]
 8007638:	4906      	ldr	r1, [pc, #24]	; (8007654 <I2C_RequestMemoryRead+0x1cc>)
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f000 f886 	bl	800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d001      	beq.n	800764a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e000      	b.n	800764c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3718      	adds	r7, #24
 8007650:	46bd      	mov	sp, r7
 8007652:	bd80      	pop	{r7, pc}
 8007654:	00010002 	.word	0x00010002

08007658 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b084      	sub	sp, #16
 800765c:	af00      	add	r7, sp, #0
 800765e:	60f8      	str	r0, [r7, #12]
 8007660:	60b9      	str	r1, [r7, #8]
 8007662:	603b      	str	r3, [r7, #0]
 8007664:	4613      	mov	r3, r2
 8007666:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007668:	e048      	b.n	80076fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007670:	d044      	beq.n	80076fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007672:	f7fe f9d5 	bl	8005a20 <HAL_GetTick>
 8007676:	4602      	mov	r2, r0
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	1ad3      	subs	r3, r2, r3
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	429a      	cmp	r2, r3
 8007680:	d302      	bcc.n	8007688 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d139      	bne.n	80076fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	0c1b      	lsrs	r3, r3, #16
 800768c:	b2db      	uxtb	r3, r3
 800768e:	2b01      	cmp	r3, #1
 8007690:	d10d      	bne.n	80076ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	695b      	ldr	r3, [r3, #20]
 8007698:	43da      	mvns	r2, r3
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	4013      	ands	r3, r2
 800769e:	b29b      	uxth	r3, r3
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	bf0c      	ite	eq
 80076a4:	2301      	moveq	r3, #1
 80076a6:	2300      	movne	r3, #0
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	461a      	mov	r2, r3
 80076ac:	e00c      	b.n	80076c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	699b      	ldr	r3, [r3, #24]
 80076b4:	43da      	mvns	r2, r3
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	4013      	ands	r3, r2
 80076ba:	b29b      	uxth	r3, r3
 80076bc:	2b00      	cmp	r3, #0
 80076be:	bf0c      	ite	eq
 80076c0:	2301      	moveq	r3, #1
 80076c2:	2300      	movne	r3, #0
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	461a      	mov	r2, r3
 80076c8:	79fb      	ldrb	r3, [r7, #7]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d116      	bne.n	80076fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2220      	movs	r2, #32
 80076d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e8:	f043 0220 	orr.w	r2, r3, #32
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80076f8:	2301      	movs	r3, #1
 80076fa:	e023      	b.n	8007744 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	0c1b      	lsrs	r3, r3, #16
 8007700:	b2db      	uxtb	r3, r3
 8007702:	2b01      	cmp	r3, #1
 8007704:	d10d      	bne.n	8007722 <I2C_WaitOnFlagUntilTimeout+0xca>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	695b      	ldr	r3, [r3, #20]
 800770c:	43da      	mvns	r2, r3
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	4013      	ands	r3, r2
 8007712:	b29b      	uxth	r3, r3
 8007714:	2b00      	cmp	r3, #0
 8007716:	bf0c      	ite	eq
 8007718:	2301      	moveq	r3, #1
 800771a:	2300      	movne	r3, #0
 800771c:	b2db      	uxtb	r3, r3
 800771e:	461a      	mov	r2, r3
 8007720:	e00c      	b.n	800773c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	699b      	ldr	r3, [r3, #24]
 8007728:	43da      	mvns	r2, r3
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	4013      	ands	r3, r2
 800772e:	b29b      	uxth	r3, r3
 8007730:	2b00      	cmp	r3, #0
 8007732:	bf0c      	ite	eq
 8007734:	2301      	moveq	r3, #1
 8007736:	2300      	movne	r3, #0
 8007738:	b2db      	uxtb	r3, r3
 800773a:	461a      	mov	r2, r3
 800773c:	79fb      	ldrb	r3, [r7, #7]
 800773e:	429a      	cmp	r2, r3
 8007740:	d093      	beq.n	800766a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3710      	adds	r7, #16
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b084      	sub	sp, #16
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]
 8007758:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800775a:	e071      	b.n	8007840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	695b      	ldr	r3, [r3, #20]
 8007762:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007766:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800776a:	d123      	bne.n	80077b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800777a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007784:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2200      	movs	r2, #0
 800778a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2220      	movs	r2, #32
 8007790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2200      	movs	r2, #0
 8007798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077a0:	f043 0204 	orr.w	r2, r3, #4
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2200      	movs	r2, #0
 80077ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e067      	b.n	8007884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ba:	d041      	beq.n	8007840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077bc:	f7fe f930 	bl	8005a20 <HAL_GetTick>
 80077c0:	4602      	mov	r2, r0
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	1ad3      	subs	r3, r2, r3
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d302      	bcc.n	80077d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d136      	bne.n	8007840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	0c1b      	lsrs	r3, r3, #16
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	2b01      	cmp	r3, #1
 80077da:	d10c      	bne.n	80077f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	695b      	ldr	r3, [r3, #20]
 80077e2:	43da      	mvns	r2, r3
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	4013      	ands	r3, r2
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	bf14      	ite	ne
 80077ee:	2301      	movne	r3, #1
 80077f0:	2300      	moveq	r3, #0
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	e00b      	b.n	800780e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	699b      	ldr	r3, [r3, #24]
 80077fc:	43da      	mvns	r2, r3
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	4013      	ands	r3, r2
 8007802:	b29b      	uxth	r3, r3
 8007804:	2b00      	cmp	r3, #0
 8007806:	bf14      	ite	ne
 8007808:	2301      	movne	r3, #1
 800780a:	2300      	moveq	r3, #0
 800780c:	b2db      	uxtb	r3, r3
 800780e:	2b00      	cmp	r3, #0
 8007810:	d016      	beq.n	8007840 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2220      	movs	r2, #32
 800781c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782c:	f043 0220 	orr.w	r2, r3, #32
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800783c:	2301      	movs	r3, #1
 800783e:	e021      	b.n	8007884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	0c1b      	lsrs	r3, r3, #16
 8007844:	b2db      	uxtb	r3, r3
 8007846:	2b01      	cmp	r3, #1
 8007848:	d10c      	bne.n	8007864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	695b      	ldr	r3, [r3, #20]
 8007850:	43da      	mvns	r2, r3
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	4013      	ands	r3, r2
 8007856:	b29b      	uxth	r3, r3
 8007858:	2b00      	cmp	r3, #0
 800785a:	bf14      	ite	ne
 800785c:	2301      	movne	r3, #1
 800785e:	2300      	moveq	r3, #0
 8007860:	b2db      	uxtb	r3, r3
 8007862:	e00b      	b.n	800787c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	43da      	mvns	r2, r3
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	4013      	ands	r3, r2
 8007870:	b29b      	uxth	r3, r3
 8007872:	2b00      	cmp	r3, #0
 8007874:	bf14      	ite	ne
 8007876:	2301      	movne	r3, #1
 8007878:	2300      	moveq	r3, #0
 800787a:	b2db      	uxtb	r3, r3
 800787c:	2b00      	cmp	r3, #0
 800787e:	f47f af6d 	bne.w	800775c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007882:	2300      	movs	r3, #0
}
 8007884:	4618      	mov	r0, r3
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b084      	sub	sp, #16
 8007890:	af00      	add	r7, sp, #0
 8007892:	60f8      	str	r0, [r7, #12]
 8007894:	60b9      	str	r1, [r7, #8]
 8007896:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007898:	e034      	b.n	8007904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800789a:	68f8      	ldr	r0, [r7, #12]
 800789c:	f000 f8e3 	bl	8007a66 <I2C_IsAcknowledgeFailed>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d001      	beq.n	80078aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	e034      	b.n	8007914 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b0:	d028      	beq.n	8007904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078b2:	f7fe f8b5 	bl	8005a20 <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	68ba      	ldr	r2, [r7, #8]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d302      	bcc.n	80078c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d11d      	bne.n	8007904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078d2:	2b80      	cmp	r3, #128	; 0x80
 80078d4:	d016      	beq.n	8007904 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2200      	movs	r2, #0
 80078da:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2220      	movs	r2, #32
 80078e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2200      	movs	r2, #0
 80078e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f0:	f043 0220 	orr.w	r2, r3, #32
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e007      	b.n	8007914 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	695b      	ldr	r3, [r3, #20]
 800790a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800790e:	2b80      	cmp	r3, #128	; 0x80
 8007910:	d1c3      	bne.n	800789a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b084      	sub	sp, #16
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007928:	e034      	b.n	8007994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800792a:	68f8      	ldr	r0, [r7, #12]
 800792c:	f000 f89b 	bl	8007a66 <I2C_IsAcknowledgeFailed>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d001      	beq.n	800793a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e034      	b.n	80079a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007940:	d028      	beq.n	8007994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007942:	f7fe f86d 	bl	8005a20 <HAL_GetTick>
 8007946:	4602      	mov	r2, r0
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	68ba      	ldr	r2, [r7, #8]
 800794e:	429a      	cmp	r2, r3
 8007950:	d302      	bcc.n	8007958 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d11d      	bne.n	8007994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	695b      	ldr	r3, [r3, #20]
 800795e:	f003 0304 	and.w	r3, r3, #4
 8007962:	2b04      	cmp	r3, #4
 8007964:	d016      	beq.n	8007994 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2220      	movs	r2, #32
 8007970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007980:	f043 0220 	orr.w	r2, r3, #32
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e007      	b.n	80079a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	f003 0304 	and.w	r3, r3, #4
 800799e:	2b04      	cmp	r3, #4
 80079a0:	d1c3      	bne.n	800792a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80079b8:	e049      	b.n	8007a4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	695b      	ldr	r3, [r3, #20]
 80079c0:	f003 0310 	and.w	r3, r3, #16
 80079c4:	2b10      	cmp	r3, #16
 80079c6:	d119      	bne.n	80079fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f06f 0210 	mvn.w	r2, #16
 80079d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2200      	movs	r2, #0
 80079d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	2220      	movs	r2, #32
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e030      	b.n	8007a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079fc:	f7fe f810 	bl	8005a20 <HAL_GetTick>
 8007a00:	4602      	mov	r2, r0
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	1ad3      	subs	r3, r2, r3
 8007a06:	68ba      	ldr	r2, [r7, #8]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d302      	bcc.n	8007a12 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d11d      	bne.n	8007a4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	695b      	ldr	r3, [r3, #20]
 8007a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a1c:	2b40      	cmp	r3, #64	; 0x40
 8007a1e:	d016      	beq.n	8007a4e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	2200      	movs	r2, #0
 8007a24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2220      	movs	r2, #32
 8007a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a3a:	f043 0220 	orr.w	r2, r3, #32
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	e007      	b.n	8007a5e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	695b      	ldr	r3, [r3, #20]
 8007a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a58:	2b40      	cmp	r3, #64	; 0x40
 8007a5a:	d1ae      	bne.n	80079ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007a5c:	2300      	movs	r3, #0
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3710      	adds	r7, #16
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007a66:	b480      	push	{r7}
 8007a68:	b083      	sub	sp, #12
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a7c:	d11b      	bne.n	8007ab6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007a86:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2220      	movs	r2, #32
 8007a92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa2:	f043 0204 	orr.w	r2, r3, #4
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	e000      	b.n	8007ab8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007ab6:	2300      	movs	r3, #0
}
 8007ab8:	4618      	mov	r0, r3
 8007aba:	370c      	adds	r7, #12
 8007abc:	46bd      	mov	sp, r7
 8007abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac2:	4770      	bx	lr

08007ac4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b086      	sub	sp, #24
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d101      	bne.n	8007ad6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e267      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f003 0301 	and.w	r3, r3, #1
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d075      	beq.n	8007bce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007ae2:	4b88      	ldr	r3, [pc, #544]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f003 030c 	and.w	r3, r3, #12
 8007aea:	2b04      	cmp	r3, #4
 8007aec:	d00c      	beq.n	8007b08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007aee:	4b85      	ldr	r3, [pc, #532]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007af6:	2b08      	cmp	r3, #8
 8007af8:	d112      	bne.n	8007b20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007afa:	4b82      	ldr	r3, [pc, #520]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b06:	d10b      	bne.n	8007b20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b08:	4b7e      	ldr	r3, [pc, #504]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d05b      	beq.n	8007bcc <HAL_RCC_OscConfig+0x108>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d157      	bne.n	8007bcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e242      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b28:	d106      	bne.n	8007b38 <HAL_RCC_OscConfig+0x74>
 8007b2a:	4b76      	ldr	r3, [pc, #472]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a75      	ldr	r2, [pc, #468]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	e01d      	b.n	8007b74 <HAL_RCC_OscConfig+0xb0>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007b40:	d10c      	bne.n	8007b5c <HAL_RCC_OscConfig+0x98>
 8007b42:	4b70      	ldr	r3, [pc, #448]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a6f      	ldr	r2, [pc, #444]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	4b6d      	ldr	r3, [pc, #436]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a6c      	ldr	r2, [pc, #432]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b58:	6013      	str	r3, [r2, #0]
 8007b5a:	e00b      	b.n	8007b74 <HAL_RCC_OscConfig+0xb0>
 8007b5c:	4b69      	ldr	r3, [pc, #420]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a68      	ldr	r2, [pc, #416]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	4b66      	ldr	r3, [pc, #408]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a65      	ldr	r2, [pc, #404]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d013      	beq.n	8007ba4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b7c:	f7fd ff50 	bl	8005a20 <HAL_GetTick>
 8007b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b82:	e008      	b.n	8007b96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b84:	f7fd ff4c 	bl	8005a20 <HAL_GetTick>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	2b64      	cmp	r3, #100	; 0x64
 8007b90:	d901      	bls.n	8007b96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e207      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b96:	4b5b      	ldr	r3, [pc, #364]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d0f0      	beq.n	8007b84 <HAL_RCC_OscConfig+0xc0>
 8007ba2:	e014      	b.n	8007bce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ba4:	f7fd ff3c 	bl	8005a20 <HAL_GetTick>
 8007ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007baa:	e008      	b.n	8007bbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007bac:	f7fd ff38 	bl	8005a20 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b64      	cmp	r3, #100	; 0x64
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e1f3      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007bbe:	4b51      	ldr	r3, [pc, #324]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1f0      	bne.n	8007bac <HAL_RCC_OscConfig+0xe8>
 8007bca:	e000      	b.n	8007bce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f003 0302 	and.w	r3, r3, #2
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d063      	beq.n	8007ca2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007bda:	4b4a      	ldr	r3, [pc, #296]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007bdc:	689b      	ldr	r3, [r3, #8]
 8007bde:	f003 030c 	and.w	r3, r3, #12
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d00b      	beq.n	8007bfe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007be6:	4b47      	ldr	r3, [pc, #284]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007be8:	689b      	ldr	r3, [r3, #8]
 8007bea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007bee:	2b08      	cmp	r3, #8
 8007bf0:	d11c      	bne.n	8007c2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007bf2:	4b44      	ldr	r3, [pc, #272]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d116      	bne.n	8007c2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007bfe:	4b41      	ldr	r3, [pc, #260]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d005      	beq.n	8007c16 <HAL_RCC_OscConfig+0x152>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	2b01      	cmp	r3, #1
 8007c10:	d001      	beq.n	8007c16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007c12:	2301      	movs	r3, #1
 8007c14:	e1c7      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c16:	4b3b      	ldr	r3, [pc, #236]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	00db      	lsls	r3, r3, #3
 8007c24:	4937      	ldr	r1, [pc, #220]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007c2a:	e03a      	b.n	8007ca2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	68db      	ldr	r3, [r3, #12]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d020      	beq.n	8007c76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c34:	4b34      	ldr	r3, [pc, #208]	; (8007d08 <HAL_RCC_OscConfig+0x244>)
 8007c36:	2201      	movs	r2, #1
 8007c38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c3a:	f7fd fef1 	bl	8005a20 <HAL_GetTick>
 8007c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c40:	e008      	b.n	8007c54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c42:	f7fd feed 	bl	8005a20 <HAL_GetTick>
 8007c46:	4602      	mov	r2, r0
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d901      	bls.n	8007c54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007c50:	2303      	movs	r3, #3
 8007c52:	e1a8      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c54:	4b2b      	ldr	r3, [pc, #172]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 0302 	and.w	r3, r3, #2
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d0f0      	beq.n	8007c42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c60:	4b28      	ldr	r3, [pc, #160]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	691b      	ldr	r3, [r3, #16]
 8007c6c:	00db      	lsls	r3, r3, #3
 8007c6e:	4925      	ldr	r1, [pc, #148]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007c70:	4313      	orrs	r3, r2
 8007c72:	600b      	str	r3, [r1, #0]
 8007c74:	e015      	b.n	8007ca2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c76:	4b24      	ldr	r3, [pc, #144]	; (8007d08 <HAL_RCC_OscConfig+0x244>)
 8007c78:	2200      	movs	r2, #0
 8007c7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c7c:	f7fd fed0 	bl	8005a20 <HAL_GetTick>
 8007c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c82:	e008      	b.n	8007c96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c84:	f7fd fecc 	bl	8005a20 <HAL_GetTick>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	1ad3      	subs	r3, r2, r3
 8007c8e:	2b02      	cmp	r3, #2
 8007c90:	d901      	bls.n	8007c96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e187      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c96:	4b1b      	ldr	r3, [pc, #108]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f003 0302 	and.w	r3, r3, #2
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1f0      	bne.n	8007c84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 0308 	and.w	r3, r3, #8
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d036      	beq.n	8007d1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d016      	beq.n	8007ce4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cb6:	4b15      	ldr	r3, [pc, #84]	; (8007d0c <HAL_RCC_OscConfig+0x248>)
 8007cb8:	2201      	movs	r2, #1
 8007cba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cbc:	f7fd feb0 	bl	8005a20 <HAL_GetTick>
 8007cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cc2:	e008      	b.n	8007cd6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cc4:	f7fd feac 	bl	8005a20 <HAL_GetTick>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	693b      	ldr	r3, [r7, #16]
 8007ccc:	1ad3      	subs	r3, r2, r3
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d901      	bls.n	8007cd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007cd2:	2303      	movs	r3, #3
 8007cd4:	e167      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cd6:	4b0b      	ldr	r3, [pc, #44]	; (8007d04 <HAL_RCC_OscConfig+0x240>)
 8007cd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007cda:	f003 0302 	and.w	r3, r3, #2
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d0f0      	beq.n	8007cc4 <HAL_RCC_OscConfig+0x200>
 8007ce2:	e01b      	b.n	8007d1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ce4:	4b09      	ldr	r3, [pc, #36]	; (8007d0c <HAL_RCC_OscConfig+0x248>)
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007cea:	f7fd fe99 	bl	8005a20 <HAL_GetTick>
 8007cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007cf0:	e00e      	b.n	8007d10 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007cf2:	f7fd fe95 	bl	8005a20 <HAL_GetTick>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	1ad3      	subs	r3, r2, r3
 8007cfc:	2b02      	cmp	r3, #2
 8007cfe:	d907      	bls.n	8007d10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007d00:	2303      	movs	r3, #3
 8007d02:	e150      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
 8007d04:	40023800 	.word	0x40023800
 8007d08:	42470000 	.word	0x42470000
 8007d0c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d10:	4b88      	ldr	r3, [pc, #544]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007d12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d14:	f003 0302 	and.w	r3, r3, #2
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d1ea      	bne.n	8007cf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f003 0304 	and.w	r3, r3, #4
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	f000 8097 	beq.w	8007e58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007d2e:	4b81      	ldr	r3, [pc, #516]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10f      	bne.n	8007d5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	60bb      	str	r3, [r7, #8]
 8007d3e:	4b7d      	ldr	r3, [pc, #500]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d42:	4a7c      	ldr	r2, [pc, #496]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007d44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d48:	6413      	str	r3, [r2, #64]	; 0x40
 8007d4a:	4b7a      	ldr	r3, [pc, #488]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d52:	60bb      	str	r3, [r7, #8]
 8007d54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d56:	2301      	movs	r3, #1
 8007d58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d5a:	4b77      	ldr	r3, [pc, #476]	; (8007f38 <HAL_RCC_OscConfig+0x474>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d118      	bne.n	8007d98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007d66:	4b74      	ldr	r3, [pc, #464]	; (8007f38 <HAL_RCC_OscConfig+0x474>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a73      	ldr	r2, [pc, #460]	; (8007f38 <HAL_RCC_OscConfig+0x474>)
 8007d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d72:	f7fd fe55 	bl	8005a20 <HAL_GetTick>
 8007d76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d78:	e008      	b.n	8007d8c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d7a:	f7fd fe51 	bl	8005a20 <HAL_GetTick>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d901      	bls.n	8007d8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	e10c      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d8c:	4b6a      	ldr	r3, [pc, #424]	; (8007f38 <HAL_RCC_OscConfig+0x474>)
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d0f0      	beq.n	8007d7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	2b01      	cmp	r3, #1
 8007d9e:	d106      	bne.n	8007dae <HAL_RCC_OscConfig+0x2ea>
 8007da0:	4b64      	ldr	r3, [pc, #400]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007da2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007da4:	4a63      	ldr	r2, [pc, #396]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007da6:	f043 0301 	orr.w	r3, r3, #1
 8007daa:	6713      	str	r3, [r2, #112]	; 0x70
 8007dac:	e01c      	b.n	8007de8 <HAL_RCC_OscConfig+0x324>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	2b05      	cmp	r3, #5
 8007db4:	d10c      	bne.n	8007dd0 <HAL_RCC_OscConfig+0x30c>
 8007db6:	4b5f      	ldr	r3, [pc, #380]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dba:	4a5e      	ldr	r2, [pc, #376]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007dbc:	f043 0304 	orr.w	r3, r3, #4
 8007dc0:	6713      	str	r3, [r2, #112]	; 0x70
 8007dc2:	4b5c      	ldr	r3, [pc, #368]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dc6:	4a5b      	ldr	r2, [pc, #364]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007dc8:	f043 0301 	orr.w	r3, r3, #1
 8007dcc:	6713      	str	r3, [r2, #112]	; 0x70
 8007dce:	e00b      	b.n	8007de8 <HAL_RCC_OscConfig+0x324>
 8007dd0:	4b58      	ldr	r3, [pc, #352]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dd4:	4a57      	ldr	r2, [pc, #348]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007dd6:	f023 0301 	bic.w	r3, r3, #1
 8007dda:	6713      	str	r3, [r2, #112]	; 0x70
 8007ddc:	4b55      	ldr	r3, [pc, #340]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007de0:	4a54      	ldr	r2, [pc, #336]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007de2:	f023 0304 	bic.w	r3, r3, #4
 8007de6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d015      	beq.n	8007e1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007df0:	f7fd fe16 	bl	8005a20 <HAL_GetTick>
 8007df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007df6:	e00a      	b.n	8007e0e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007df8:	f7fd fe12 	bl	8005a20 <HAL_GetTick>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d901      	bls.n	8007e0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007e0a:	2303      	movs	r3, #3
 8007e0c:	e0cb      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007e0e:	4b49      	ldr	r3, [pc, #292]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e12:	f003 0302 	and.w	r3, r3, #2
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d0ee      	beq.n	8007df8 <HAL_RCC_OscConfig+0x334>
 8007e1a:	e014      	b.n	8007e46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007e1c:	f7fd fe00 	bl	8005a20 <HAL_GetTick>
 8007e20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e22:	e00a      	b.n	8007e3a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007e24:	f7fd fdfc 	bl	8005a20 <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	1ad3      	subs	r3, r2, r3
 8007e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d901      	bls.n	8007e3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007e36:	2303      	movs	r3, #3
 8007e38:	e0b5      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007e3a:	4b3e      	ldr	r3, [pc, #248]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e3e:	f003 0302 	and.w	r3, r3, #2
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1ee      	bne.n	8007e24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e46:	7dfb      	ldrb	r3, [r7, #23]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d105      	bne.n	8007e58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e4c:	4b39      	ldr	r3, [pc, #228]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e50:	4a38      	ldr	r2, [pc, #224]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	699b      	ldr	r3, [r3, #24]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f000 80a1 	beq.w	8007fa4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007e62:	4b34      	ldr	r3, [pc, #208]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	f003 030c 	and.w	r3, r3, #12
 8007e6a:	2b08      	cmp	r3, #8
 8007e6c:	d05c      	beq.n	8007f28 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	699b      	ldr	r3, [r3, #24]
 8007e72:	2b02      	cmp	r3, #2
 8007e74:	d141      	bne.n	8007efa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e76:	4b31      	ldr	r3, [pc, #196]	; (8007f3c <HAL_RCC_OscConfig+0x478>)
 8007e78:	2200      	movs	r2, #0
 8007e7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e7c:	f7fd fdd0 	bl	8005a20 <HAL_GetTick>
 8007e80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e82:	e008      	b.n	8007e96 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e84:	f7fd fdcc 	bl	8005a20 <HAL_GetTick>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	1ad3      	subs	r3, r2, r3
 8007e8e:	2b02      	cmp	r3, #2
 8007e90:	d901      	bls.n	8007e96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007e92:	2303      	movs	r3, #3
 8007e94:	e087      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e96:	4b27      	ldr	r3, [pc, #156]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d1f0      	bne.n	8007e84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	69da      	ldr	r2, [r3, #28]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a1b      	ldr	r3, [r3, #32]
 8007eaa:	431a      	orrs	r2, r3
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eb0:	019b      	lsls	r3, r3, #6
 8007eb2:	431a      	orrs	r2, r3
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb8:	085b      	lsrs	r3, r3, #1
 8007eba:	3b01      	subs	r3, #1
 8007ebc:	041b      	lsls	r3, r3, #16
 8007ebe:	431a      	orrs	r2, r3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ec4:	061b      	lsls	r3, r3, #24
 8007ec6:	491b      	ldr	r1, [pc, #108]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007ecc:	4b1b      	ldr	r3, [pc, #108]	; (8007f3c <HAL_RCC_OscConfig+0x478>)
 8007ece:	2201      	movs	r2, #1
 8007ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ed2:	f7fd fda5 	bl	8005a20 <HAL_GetTick>
 8007ed6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ed8:	e008      	b.n	8007eec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007eda:	f7fd fda1 	bl	8005a20 <HAL_GetTick>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	693b      	ldr	r3, [r7, #16]
 8007ee2:	1ad3      	subs	r3, r2, r3
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	d901      	bls.n	8007eec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007ee8:	2303      	movs	r3, #3
 8007eea:	e05c      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007eec:	4b11      	ldr	r3, [pc, #68]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d0f0      	beq.n	8007eda <HAL_RCC_OscConfig+0x416>
 8007ef8:	e054      	b.n	8007fa4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007efa:	4b10      	ldr	r3, [pc, #64]	; (8007f3c <HAL_RCC_OscConfig+0x478>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007f00:	f7fd fd8e 	bl	8005a20 <HAL_GetTick>
 8007f04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f06:	e008      	b.n	8007f1a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007f08:	f7fd fd8a 	bl	8005a20 <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	2b02      	cmp	r3, #2
 8007f14:	d901      	bls.n	8007f1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007f16:	2303      	movs	r3, #3
 8007f18:	e045      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007f1a:	4b06      	ldr	r3, [pc, #24]	; (8007f34 <HAL_RCC_OscConfig+0x470>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d1f0      	bne.n	8007f08 <HAL_RCC_OscConfig+0x444>
 8007f26:	e03d      	b.n	8007fa4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	699b      	ldr	r3, [r3, #24]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d107      	bne.n	8007f40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	e038      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
 8007f34:	40023800 	.word	0x40023800
 8007f38:	40007000 	.word	0x40007000
 8007f3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007f40:	4b1b      	ldr	r3, [pc, #108]	; (8007fb0 <HAL_RCC_OscConfig+0x4ec>)
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d028      	beq.n	8007fa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d121      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f66:	429a      	cmp	r2, r3
 8007f68:	d11a      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f6a:	68fa      	ldr	r2, [r7, #12]
 8007f6c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007f70:	4013      	ands	r3, r2
 8007f72:	687a      	ldr	r2, [r7, #4]
 8007f74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007f76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d111      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f86:	085b      	lsrs	r3, r3, #1
 8007f88:	3b01      	subs	r3, #1
 8007f8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d107      	bne.n	8007fa0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d001      	beq.n	8007fa4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e000      	b.n	8007fa6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007fa4:	2300      	movs	r3, #0
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	3718      	adds	r7, #24
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	40023800 	.word	0x40023800

08007fb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d101      	bne.n	8007fc8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	e0cc      	b.n	8008162 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007fc8:	4b68      	ldr	r3, [pc, #416]	; (800816c <HAL_RCC_ClockConfig+0x1b8>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f003 0307 	and.w	r3, r3, #7
 8007fd0:	683a      	ldr	r2, [r7, #0]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d90c      	bls.n	8007ff0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007fd6:	4b65      	ldr	r3, [pc, #404]	; (800816c <HAL_RCC_ClockConfig+0x1b8>)
 8007fd8:	683a      	ldr	r2, [r7, #0]
 8007fda:	b2d2      	uxtb	r2, r2
 8007fdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007fde:	4b63      	ldr	r3, [pc, #396]	; (800816c <HAL_RCC_ClockConfig+0x1b8>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	683a      	ldr	r2, [r7, #0]
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d001      	beq.n	8007ff0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e0b8      	b.n	8008162 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f003 0302 	and.w	r3, r3, #2
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d020      	beq.n	800803e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0304 	and.w	r3, r3, #4
 8008004:	2b00      	cmp	r3, #0
 8008006:	d005      	beq.n	8008014 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008008:	4b59      	ldr	r3, [pc, #356]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 800800a:	689b      	ldr	r3, [r3, #8]
 800800c:	4a58      	ldr	r2, [pc, #352]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 800800e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008012:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f003 0308 	and.w	r3, r3, #8
 800801c:	2b00      	cmp	r3, #0
 800801e:	d005      	beq.n	800802c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008020:	4b53      	ldr	r3, [pc, #332]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008022:	689b      	ldr	r3, [r3, #8]
 8008024:	4a52      	ldr	r2, [pc, #328]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008026:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800802a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800802c:	4b50      	ldr	r3, [pc, #320]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 800802e:	689b      	ldr	r3, [r3, #8]
 8008030:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	494d      	ldr	r1, [pc, #308]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 800803a:	4313      	orrs	r3, r2
 800803c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f003 0301 	and.w	r3, r3, #1
 8008046:	2b00      	cmp	r3, #0
 8008048:	d044      	beq.n	80080d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	2b01      	cmp	r3, #1
 8008050:	d107      	bne.n	8008062 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008052:	4b47      	ldr	r3, [pc, #284]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d119      	bne.n	8008092 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e07f      	b.n	8008162 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	2b02      	cmp	r3, #2
 8008068:	d003      	beq.n	8008072 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800806e:	2b03      	cmp	r3, #3
 8008070:	d107      	bne.n	8008082 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008072:	4b3f      	ldr	r3, [pc, #252]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800807a:	2b00      	cmp	r3, #0
 800807c:	d109      	bne.n	8008092 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e06f      	b.n	8008162 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008082:	4b3b      	ldr	r3, [pc, #236]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f003 0302 	and.w	r3, r3, #2
 800808a:	2b00      	cmp	r3, #0
 800808c:	d101      	bne.n	8008092 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800808e:	2301      	movs	r3, #1
 8008090:	e067      	b.n	8008162 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008092:	4b37      	ldr	r3, [pc, #220]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	f023 0203 	bic.w	r2, r3, #3
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	4934      	ldr	r1, [pc, #208]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 80080a0:	4313      	orrs	r3, r2
 80080a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80080a4:	f7fd fcbc 	bl	8005a20 <HAL_GetTick>
 80080a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080aa:	e00a      	b.n	80080c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80080ac:	f7fd fcb8 	bl	8005a20 <HAL_GetTick>
 80080b0:	4602      	mov	r2, r0
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	1ad3      	subs	r3, r2, r3
 80080b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d901      	bls.n	80080c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80080be:	2303      	movs	r3, #3
 80080c0:	e04f      	b.n	8008162 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80080c2:	4b2b      	ldr	r3, [pc, #172]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 80080c4:	689b      	ldr	r3, [r3, #8]
 80080c6:	f003 020c 	and.w	r2, r3, #12
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	685b      	ldr	r3, [r3, #4]
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d1eb      	bne.n	80080ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80080d4:	4b25      	ldr	r3, [pc, #148]	; (800816c <HAL_RCC_ClockConfig+0x1b8>)
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f003 0307 	and.w	r3, r3, #7
 80080dc:	683a      	ldr	r2, [r7, #0]
 80080de:	429a      	cmp	r2, r3
 80080e0:	d20c      	bcs.n	80080fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080e2:	4b22      	ldr	r3, [pc, #136]	; (800816c <HAL_RCC_ClockConfig+0x1b8>)
 80080e4:	683a      	ldr	r2, [r7, #0]
 80080e6:	b2d2      	uxtb	r2, r2
 80080e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080ea:	4b20      	ldr	r3, [pc, #128]	; (800816c <HAL_RCC_ClockConfig+0x1b8>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0307 	and.w	r3, r3, #7
 80080f2:	683a      	ldr	r2, [r7, #0]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d001      	beq.n	80080fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e032      	b.n	8008162 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 0304 	and.w	r3, r3, #4
 8008104:	2b00      	cmp	r3, #0
 8008106:	d008      	beq.n	800811a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008108:	4b19      	ldr	r3, [pc, #100]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	68db      	ldr	r3, [r3, #12]
 8008114:	4916      	ldr	r1, [pc, #88]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008116:	4313      	orrs	r3, r2
 8008118:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f003 0308 	and.w	r3, r3, #8
 8008122:	2b00      	cmp	r3, #0
 8008124:	d009      	beq.n	800813a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008126:	4b12      	ldr	r3, [pc, #72]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	490e      	ldr	r1, [pc, #56]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008136:	4313      	orrs	r3, r2
 8008138:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800813a:	f000 f821 	bl	8008180 <HAL_RCC_GetSysClockFreq>
 800813e:	4602      	mov	r2, r0
 8008140:	4b0b      	ldr	r3, [pc, #44]	; (8008170 <HAL_RCC_ClockConfig+0x1bc>)
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	091b      	lsrs	r3, r3, #4
 8008146:	f003 030f 	and.w	r3, r3, #15
 800814a:	490a      	ldr	r1, [pc, #40]	; (8008174 <HAL_RCC_ClockConfig+0x1c0>)
 800814c:	5ccb      	ldrb	r3, [r1, r3]
 800814e:	fa22 f303 	lsr.w	r3, r2, r3
 8008152:	4a09      	ldr	r2, [pc, #36]	; (8008178 <HAL_RCC_ClockConfig+0x1c4>)
 8008154:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008156:	4b09      	ldr	r3, [pc, #36]	; (800817c <HAL_RCC_ClockConfig+0x1c8>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	4618      	mov	r0, r3
 800815c:	f7fd fc1c 	bl	8005998 <HAL_InitTick>

  return HAL_OK;
 8008160:	2300      	movs	r3, #0
}
 8008162:	4618      	mov	r0, r3
 8008164:	3710      	adds	r7, #16
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}
 800816a:	bf00      	nop
 800816c:	40023c00 	.word	0x40023c00
 8008170:	40023800 	.word	0x40023800
 8008174:	08010b94 	.word	0x08010b94
 8008178:	2000000c 	.word	0x2000000c
 800817c:	20000010 	.word	0x20000010

08008180 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008184:	b094      	sub	sp, #80	; 0x50
 8008186:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008188:	2300      	movs	r3, #0
 800818a:	647b      	str	r3, [r7, #68]	; 0x44
 800818c:	2300      	movs	r3, #0
 800818e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008190:	2300      	movs	r3, #0
 8008192:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008194:	2300      	movs	r3, #0
 8008196:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008198:	4b79      	ldr	r3, [pc, #484]	; (8008380 <HAL_RCC_GetSysClockFreq+0x200>)
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 030c 	and.w	r3, r3, #12
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d00d      	beq.n	80081c0 <HAL_RCC_GetSysClockFreq+0x40>
 80081a4:	2b08      	cmp	r3, #8
 80081a6:	f200 80e1 	bhi.w	800836c <HAL_RCC_GetSysClockFreq+0x1ec>
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d002      	beq.n	80081b4 <HAL_RCC_GetSysClockFreq+0x34>
 80081ae:	2b04      	cmp	r3, #4
 80081b0:	d003      	beq.n	80081ba <HAL_RCC_GetSysClockFreq+0x3a>
 80081b2:	e0db      	b.n	800836c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80081b4:	4b73      	ldr	r3, [pc, #460]	; (8008384 <HAL_RCC_GetSysClockFreq+0x204>)
 80081b6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80081b8:	e0db      	b.n	8008372 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80081ba:	4b73      	ldr	r3, [pc, #460]	; (8008388 <HAL_RCC_GetSysClockFreq+0x208>)
 80081bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80081be:	e0d8      	b.n	8008372 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80081c0:	4b6f      	ldr	r3, [pc, #444]	; (8008380 <HAL_RCC_GetSysClockFreq+0x200>)
 80081c2:	685b      	ldr	r3, [r3, #4]
 80081c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80081c8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80081ca:	4b6d      	ldr	r3, [pc, #436]	; (8008380 <HAL_RCC_GetSysClockFreq+0x200>)
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d063      	beq.n	800829e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80081d6:	4b6a      	ldr	r3, [pc, #424]	; (8008380 <HAL_RCC_GetSysClockFreq+0x200>)
 80081d8:	685b      	ldr	r3, [r3, #4]
 80081da:	099b      	lsrs	r3, r3, #6
 80081dc:	2200      	movs	r2, #0
 80081de:	63bb      	str	r3, [r7, #56]	; 0x38
 80081e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80081e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081e8:	633b      	str	r3, [r7, #48]	; 0x30
 80081ea:	2300      	movs	r3, #0
 80081ec:	637b      	str	r3, [r7, #52]	; 0x34
 80081ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80081f2:	4622      	mov	r2, r4
 80081f4:	462b      	mov	r3, r5
 80081f6:	f04f 0000 	mov.w	r0, #0
 80081fa:	f04f 0100 	mov.w	r1, #0
 80081fe:	0159      	lsls	r1, r3, #5
 8008200:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008204:	0150      	lsls	r0, r2, #5
 8008206:	4602      	mov	r2, r0
 8008208:	460b      	mov	r3, r1
 800820a:	4621      	mov	r1, r4
 800820c:	1a51      	subs	r1, r2, r1
 800820e:	6139      	str	r1, [r7, #16]
 8008210:	4629      	mov	r1, r5
 8008212:	eb63 0301 	sbc.w	r3, r3, r1
 8008216:	617b      	str	r3, [r7, #20]
 8008218:	f04f 0200 	mov.w	r2, #0
 800821c:	f04f 0300 	mov.w	r3, #0
 8008220:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008224:	4659      	mov	r1, fp
 8008226:	018b      	lsls	r3, r1, #6
 8008228:	4651      	mov	r1, sl
 800822a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800822e:	4651      	mov	r1, sl
 8008230:	018a      	lsls	r2, r1, #6
 8008232:	4651      	mov	r1, sl
 8008234:	ebb2 0801 	subs.w	r8, r2, r1
 8008238:	4659      	mov	r1, fp
 800823a:	eb63 0901 	sbc.w	r9, r3, r1
 800823e:	f04f 0200 	mov.w	r2, #0
 8008242:	f04f 0300 	mov.w	r3, #0
 8008246:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800824a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800824e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008252:	4690      	mov	r8, r2
 8008254:	4699      	mov	r9, r3
 8008256:	4623      	mov	r3, r4
 8008258:	eb18 0303 	adds.w	r3, r8, r3
 800825c:	60bb      	str	r3, [r7, #8]
 800825e:	462b      	mov	r3, r5
 8008260:	eb49 0303 	adc.w	r3, r9, r3
 8008264:	60fb      	str	r3, [r7, #12]
 8008266:	f04f 0200 	mov.w	r2, #0
 800826a:	f04f 0300 	mov.w	r3, #0
 800826e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008272:	4629      	mov	r1, r5
 8008274:	024b      	lsls	r3, r1, #9
 8008276:	4621      	mov	r1, r4
 8008278:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800827c:	4621      	mov	r1, r4
 800827e:	024a      	lsls	r2, r1, #9
 8008280:	4610      	mov	r0, r2
 8008282:	4619      	mov	r1, r3
 8008284:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008286:	2200      	movs	r2, #0
 8008288:	62bb      	str	r3, [r7, #40]	; 0x28
 800828a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800828c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008290:	f7f8 fcf2 	bl	8000c78 <__aeabi_uldivmod>
 8008294:	4602      	mov	r2, r0
 8008296:	460b      	mov	r3, r1
 8008298:	4613      	mov	r3, r2
 800829a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800829c:	e058      	b.n	8008350 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800829e:	4b38      	ldr	r3, [pc, #224]	; (8008380 <HAL_RCC_GetSysClockFreq+0x200>)
 80082a0:	685b      	ldr	r3, [r3, #4]
 80082a2:	099b      	lsrs	r3, r3, #6
 80082a4:	2200      	movs	r2, #0
 80082a6:	4618      	mov	r0, r3
 80082a8:	4611      	mov	r1, r2
 80082aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80082ae:	623b      	str	r3, [r7, #32]
 80082b0:	2300      	movs	r3, #0
 80082b2:	627b      	str	r3, [r7, #36]	; 0x24
 80082b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80082b8:	4642      	mov	r2, r8
 80082ba:	464b      	mov	r3, r9
 80082bc:	f04f 0000 	mov.w	r0, #0
 80082c0:	f04f 0100 	mov.w	r1, #0
 80082c4:	0159      	lsls	r1, r3, #5
 80082c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80082ca:	0150      	lsls	r0, r2, #5
 80082cc:	4602      	mov	r2, r0
 80082ce:	460b      	mov	r3, r1
 80082d0:	4641      	mov	r1, r8
 80082d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80082d6:	4649      	mov	r1, r9
 80082d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80082dc:	f04f 0200 	mov.w	r2, #0
 80082e0:	f04f 0300 	mov.w	r3, #0
 80082e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80082e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80082ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80082f0:	ebb2 040a 	subs.w	r4, r2, sl
 80082f4:	eb63 050b 	sbc.w	r5, r3, fp
 80082f8:	f04f 0200 	mov.w	r2, #0
 80082fc:	f04f 0300 	mov.w	r3, #0
 8008300:	00eb      	lsls	r3, r5, #3
 8008302:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008306:	00e2      	lsls	r2, r4, #3
 8008308:	4614      	mov	r4, r2
 800830a:	461d      	mov	r5, r3
 800830c:	4643      	mov	r3, r8
 800830e:	18e3      	adds	r3, r4, r3
 8008310:	603b      	str	r3, [r7, #0]
 8008312:	464b      	mov	r3, r9
 8008314:	eb45 0303 	adc.w	r3, r5, r3
 8008318:	607b      	str	r3, [r7, #4]
 800831a:	f04f 0200 	mov.w	r2, #0
 800831e:	f04f 0300 	mov.w	r3, #0
 8008322:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008326:	4629      	mov	r1, r5
 8008328:	028b      	lsls	r3, r1, #10
 800832a:	4621      	mov	r1, r4
 800832c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008330:	4621      	mov	r1, r4
 8008332:	028a      	lsls	r2, r1, #10
 8008334:	4610      	mov	r0, r2
 8008336:	4619      	mov	r1, r3
 8008338:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800833a:	2200      	movs	r2, #0
 800833c:	61bb      	str	r3, [r7, #24]
 800833e:	61fa      	str	r2, [r7, #28]
 8008340:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008344:	f7f8 fc98 	bl	8000c78 <__aeabi_uldivmod>
 8008348:	4602      	mov	r2, r0
 800834a:	460b      	mov	r3, r1
 800834c:	4613      	mov	r3, r2
 800834e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008350:	4b0b      	ldr	r3, [pc, #44]	; (8008380 <HAL_RCC_GetSysClockFreq+0x200>)
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	0c1b      	lsrs	r3, r3, #16
 8008356:	f003 0303 	and.w	r3, r3, #3
 800835a:	3301      	adds	r3, #1
 800835c:	005b      	lsls	r3, r3, #1
 800835e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008360:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008362:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008364:	fbb2 f3f3 	udiv	r3, r2, r3
 8008368:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800836a:	e002      	b.n	8008372 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800836c:	4b05      	ldr	r3, [pc, #20]	; (8008384 <HAL_RCC_GetSysClockFreq+0x204>)
 800836e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008370:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008372:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008374:	4618      	mov	r0, r3
 8008376:	3750      	adds	r7, #80	; 0x50
 8008378:	46bd      	mov	sp, r7
 800837a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800837e:	bf00      	nop
 8008380:	40023800 	.word	0x40023800
 8008384:	00f42400 	.word	0x00f42400
 8008388:	007a1200 	.word	0x007a1200

0800838c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800838c:	b480      	push	{r7}
 800838e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008390:	4b03      	ldr	r3, [pc, #12]	; (80083a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008392:	681b      	ldr	r3, [r3, #0]
}
 8008394:	4618      	mov	r0, r3
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop
 80083a0:	2000000c 	.word	0x2000000c

080083a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80083a8:	f7ff fff0 	bl	800838c <HAL_RCC_GetHCLKFreq>
 80083ac:	4602      	mov	r2, r0
 80083ae:	4b05      	ldr	r3, [pc, #20]	; (80083c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80083b0:	689b      	ldr	r3, [r3, #8]
 80083b2:	0a9b      	lsrs	r3, r3, #10
 80083b4:	f003 0307 	and.w	r3, r3, #7
 80083b8:	4903      	ldr	r1, [pc, #12]	; (80083c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80083ba:	5ccb      	ldrb	r3, [r1, r3]
 80083bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083c0:	4618      	mov	r0, r3
 80083c2:	bd80      	pop	{r7, pc}
 80083c4:	40023800 	.word	0x40023800
 80083c8:	08010ba4 	.word	0x08010ba4

080083cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80083d0:	f7ff ffdc 	bl	800838c <HAL_RCC_GetHCLKFreq>
 80083d4:	4602      	mov	r2, r0
 80083d6:	4b05      	ldr	r3, [pc, #20]	; (80083ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	0b5b      	lsrs	r3, r3, #13
 80083dc:	f003 0307 	and.w	r3, r3, #7
 80083e0:	4903      	ldr	r1, [pc, #12]	; (80083f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80083e2:	5ccb      	ldrb	r3, [r1, r3]
 80083e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	bd80      	pop	{r7, pc}
 80083ec:	40023800 	.word	0x40023800
 80083f0:	08010ba4 	.word	0x08010ba4

080083f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d101      	bne.n	8008406 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008402:	2301      	movs	r3, #1
 8008404:	e041      	b.n	800848a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b00      	cmp	r3, #0
 8008410:	d106      	bne.n	8008420 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f7fa fc58 	bl	8002cd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2202      	movs	r2, #2
 8008424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681a      	ldr	r2, [r3, #0]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	3304      	adds	r3, #4
 8008430:	4619      	mov	r1, r3
 8008432:	4610      	mov	r0, r2
 8008434:	f000 fd2e 	bl	8008e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008488:	2300      	movs	r3, #0
}
 800848a:	4618      	mov	r0, r3
 800848c:	3708      	adds	r7, #8
 800848e:	46bd      	mov	sp, r7
 8008490:	bd80      	pop	{r7, pc}

08008492 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008492:	b580      	push	{r7, lr}
 8008494:	b082      	sub	sp, #8
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d101      	bne.n	80084a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80084a0:	2301      	movs	r3, #1
 80084a2:	e041      	b.n	8008528 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d106      	bne.n	80084be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 f839 	bl	8008530 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2202      	movs	r2, #2
 80084c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681a      	ldr	r2, [r3, #0]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	3304      	adds	r3, #4
 80084ce:	4619      	mov	r1, r3
 80084d0:	4610      	mov	r0, r2
 80084d2:	f000 fcdf 	bl	8008e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2201      	movs	r2, #1
 80084fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2201      	movs	r2, #1
 8008502:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	2201      	movs	r2, #1
 8008512:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2201      	movs	r2, #1
 800851a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2201      	movs	r2, #1
 8008522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008526:	2300      	movs	r3, #0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3708      	adds	r7, #8
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008530:	b480      	push	{r7}
 8008532:	b083      	sub	sp, #12
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008538:	bf00      	nop
 800853a:	370c      	adds	r7, #12
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d109      	bne.n	8008568 <HAL_TIM_PWM_Start+0x24>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800855a:	b2db      	uxtb	r3, r3
 800855c:	2b01      	cmp	r3, #1
 800855e:	bf14      	ite	ne
 8008560:	2301      	movne	r3, #1
 8008562:	2300      	moveq	r3, #0
 8008564:	b2db      	uxtb	r3, r3
 8008566:	e022      	b.n	80085ae <HAL_TIM_PWM_Start+0x6a>
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	2b04      	cmp	r3, #4
 800856c:	d109      	bne.n	8008582 <HAL_TIM_PWM_Start+0x3e>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008574:	b2db      	uxtb	r3, r3
 8008576:	2b01      	cmp	r3, #1
 8008578:	bf14      	ite	ne
 800857a:	2301      	movne	r3, #1
 800857c:	2300      	moveq	r3, #0
 800857e:	b2db      	uxtb	r3, r3
 8008580:	e015      	b.n	80085ae <HAL_TIM_PWM_Start+0x6a>
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b08      	cmp	r3, #8
 8008586:	d109      	bne.n	800859c <HAL_TIM_PWM_Start+0x58>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b01      	cmp	r3, #1
 8008592:	bf14      	ite	ne
 8008594:	2301      	movne	r3, #1
 8008596:	2300      	moveq	r3, #0
 8008598:	b2db      	uxtb	r3, r3
 800859a:	e008      	b.n	80085ae <HAL_TIM_PWM_Start+0x6a>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085a2:	b2db      	uxtb	r3, r3
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	bf14      	ite	ne
 80085a8:	2301      	movne	r3, #1
 80085aa:	2300      	moveq	r3, #0
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d001      	beq.n	80085b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e07c      	b.n	80086b0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d104      	bne.n	80085c6 <HAL_TIM_PWM_Start+0x82>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	2202      	movs	r2, #2
 80085c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80085c4:	e013      	b.n	80085ee <HAL_TIM_PWM_Start+0xaa>
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	2b04      	cmp	r3, #4
 80085ca:	d104      	bne.n	80085d6 <HAL_TIM_PWM_Start+0x92>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2202      	movs	r2, #2
 80085d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80085d4:	e00b      	b.n	80085ee <HAL_TIM_PWM_Start+0xaa>
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	2b08      	cmp	r3, #8
 80085da:	d104      	bne.n	80085e6 <HAL_TIM_PWM_Start+0xa2>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2202      	movs	r2, #2
 80085e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80085e4:	e003      	b.n	80085ee <HAL_TIM_PWM_Start+0xaa>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2202      	movs	r2, #2
 80085ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2201      	movs	r2, #1
 80085f4:	6839      	ldr	r1, [r7, #0]
 80085f6:	4618      	mov	r0, r3
 80085f8:	f000 ff42 	bl	8009480 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a2d      	ldr	r2, [pc, #180]	; (80086b8 <HAL_TIM_PWM_Start+0x174>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d004      	beq.n	8008610 <HAL_TIM_PWM_Start+0xcc>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a2c      	ldr	r2, [pc, #176]	; (80086bc <HAL_TIM_PWM_Start+0x178>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d101      	bne.n	8008614 <HAL_TIM_PWM_Start+0xd0>
 8008610:	2301      	movs	r3, #1
 8008612:	e000      	b.n	8008616 <HAL_TIM_PWM_Start+0xd2>
 8008614:	2300      	movs	r3, #0
 8008616:	2b00      	cmp	r3, #0
 8008618:	d007      	beq.n	800862a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008628:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a22      	ldr	r2, [pc, #136]	; (80086b8 <HAL_TIM_PWM_Start+0x174>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d022      	beq.n	800867a <HAL_TIM_PWM_Start+0x136>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800863c:	d01d      	beq.n	800867a <HAL_TIM_PWM_Start+0x136>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a1f      	ldr	r2, [pc, #124]	; (80086c0 <HAL_TIM_PWM_Start+0x17c>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d018      	beq.n	800867a <HAL_TIM_PWM_Start+0x136>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a1d      	ldr	r2, [pc, #116]	; (80086c4 <HAL_TIM_PWM_Start+0x180>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d013      	beq.n	800867a <HAL_TIM_PWM_Start+0x136>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a1c      	ldr	r2, [pc, #112]	; (80086c8 <HAL_TIM_PWM_Start+0x184>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d00e      	beq.n	800867a <HAL_TIM_PWM_Start+0x136>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a16      	ldr	r2, [pc, #88]	; (80086bc <HAL_TIM_PWM_Start+0x178>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d009      	beq.n	800867a <HAL_TIM_PWM_Start+0x136>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a18      	ldr	r2, [pc, #96]	; (80086cc <HAL_TIM_PWM_Start+0x188>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d004      	beq.n	800867a <HAL_TIM_PWM_Start+0x136>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a16      	ldr	r2, [pc, #88]	; (80086d0 <HAL_TIM_PWM_Start+0x18c>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d111      	bne.n	800869e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	689b      	ldr	r3, [r3, #8]
 8008680:	f003 0307 	and.w	r3, r3, #7
 8008684:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2b06      	cmp	r3, #6
 800868a:	d010      	beq.n	80086ae <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f042 0201 	orr.w	r2, r2, #1
 800869a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800869c:	e007      	b.n	80086ae <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f042 0201 	orr.w	r2, r2, #1
 80086ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3710      	adds	r7, #16
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	40010000 	.word	0x40010000
 80086bc:	40010400 	.word	0x40010400
 80086c0:	40000400 	.word	0x40000400
 80086c4:	40000800 	.word	0x40000800
 80086c8:	40000c00 	.word	0x40000c00
 80086cc:	40014000 	.word	0x40014000
 80086d0:	40001800 	.word	0x40001800

080086d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b086      	sub	sp, #24
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d101      	bne.n	80086e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80086e4:	2301      	movs	r3, #1
 80086e6:	e097      	b.n	8008818 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d106      	bne.n	8008702 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f7fa fa9f 	bl	8002c40 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2202      	movs	r2, #2
 8008706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	687a      	ldr	r2, [r7, #4]
 8008712:	6812      	ldr	r2, [r2, #0]
 8008714:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008718:	f023 0307 	bic.w	r3, r3, #7
 800871c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681a      	ldr	r2, [r3, #0]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	3304      	adds	r3, #4
 8008726:	4619      	mov	r1, r3
 8008728:	4610      	mov	r0, r2
 800872a:	f000 fbb3 	bl	8008e94 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	699b      	ldr	r3, [r3, #24]
 800873c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	6a1b      	ldr	r3, [r3, #32]
 8008744:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	697a      	ldr	r2, [r7, #20]
 800874c:	4313      	orrs	r3, r2
 800874e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008756:	f023 0303 	bic.w	r3, r3, #3
 800875a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	689a      	ldr	r2, [r3, #8]
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	021b      	lsls	r3, r3, #8
 8008766:	4313      	orrs	r3, r2
 8008768:	693a      	ldr	r2, [r7, #16]
 800876a:	4313      	orrs	r3, r2
 800876c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008774:	f023 030c 	bic.w	r3, r3, #12
 8008778:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008780:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008784:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	68da      	ldr	r2, [r3, #12]
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	69db      	ldr	r3, [r3, #28]
 800878e:	021b      	lsls	r3, r3, #8
 8008790:	4313      	orrs	r3, r2
 8008792:	693a      	ldr	r2, [r7, #16]
 8008794:	4313      	orrs	r3, r2
 8008796:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	011a      	lsls	r2, r3, #4
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	031b      	lsls	r3, r3, #12
 80087a4:	4313      	orrs	r3, r2
 80087a6:	693a      	ldr	r2, [r7, #16]
 80087a8:	4313      	orrs	r3, r2
 80087aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80087b2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80087ba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	685a      	ldr	r2, [r3, #4]
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	695b      	ldr	r3, [r3, #20]
 80087c4:	011b      	lsls	r3, r3, #4
 80087c6:	4313      	orrs	r3, r2
 80087c8:	68fa      	ldr	r2, [r7, #12]
 80087ca:	4313      	orrs	r3, r2
 80087cc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	697a      	ldr	r2, [r7, #20]
 80087d4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68fa      	ldr	r2, [r7, #12]
 80087e4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2201      	movs	r2, #1
 80087ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2201      	movs	r2, #1
 80087f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2201      	movs	r2, #1
 8008802:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008816:	2300      	movs	r3, #0
}
 8008818:	4618      	mov	r0, r3
 800881a:	3718      	adds	r7, #24
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008830:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008838:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008840:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008848:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d110      	bne.n	8008872 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008850:	7bfb      	ldrb	r3, [r7, #15]
 8008852:	2b01      	cmp	r3, #1
 8008854:	d102      	bne.n	800885c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008856:	7b7b      	ldrb	r3, [r7, #13]
 8008858:	2b01      	cmp	r3, #1
 800885a:	d001      	beq.n	8008860 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e069      	b.n	8008934 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2202      	movs	r2, #2
 8008864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	2202      	movs	r2, #2
 800886c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008870:	e031      	b.n	80088d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	2b04      	cmp	r3, #4
 8008876:	d110      	bne.n	800889a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008878:	7bbb      	ldrb	r3, [r7, #14]
 800887a:	2b01      	cmp	r3, #1
 800887c:	d102      	bne.n	8008884 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800887e:	7b3b      	ldrb	r3, [r7, #12]
 8008880:	2b01      	cmp	r3, #1
 8008882:	d001      	beq.n	8008888 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e055      	b.n	8008934 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	2202      	movs	r2, #2
 800888c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2202      	movs	r2, #2
 8008894:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008898:	e01d      	b.n	80088d6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800889a:	7bfb      	ldrb	r3, [r7, #15]
 800889c:	2b01      	cmp	r3, #1
 800889e:	d108      	bne.n	80088b2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80088a0:	7bbb      	ldrb	r3, [r7, #14]
 80088a2:	2b01      	cmp	r3, #1
 80088a4:	d105      	bne.n	80088b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80088a6:	7b7b      	ldrb	r3, [r7, #13]
 80088a8:	2b01      	cmp	r3, #1
 80088aa:	d102      	bne.n	80088b2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80088ac:	7b3b      	ldrb	r3, [r7, #12]
 80088ae:	2b01      	cmp	r3, #1
 80088b0:	d001      	beq.n	80088b6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80088b2:	2301      	movs	r3, #1
 80088b4:	e03e      	b.n	8008934 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2202      	movs	r2, #2
 80088ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2202      	movs	r2, #2
 80088c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2202      	movs	r2, #2
 80088ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2202      	movs	r2, #2
 80088d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d003      	beq.n	80088e4 <HAL_TIM_Encoder_Start+0xc4>
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	2b04      	cmp	r3, #4
 80088e0:	d008      	beq.n	80088f4 <HAL_TIM_Encoder_Start+0xd4>
 80088e2:	e00f      	b.n	8008904 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2201      	movs	r2, #1
 80088ea:	2100      	movs	r1, #0
 80088ec:	4618      	mov	r0, r3
 80088ee:	f000 fdc7 	bl	8009480 <TIM_CCxChannelCmd>
      break;
 80088f2:	e016      	b.n	8008922 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2201      	movs	r2, #1
 80088fa:	2104      	movs	r1, #4
 80088fc:	4618      	mov	r0, r3
 80088fe:	f000 fdbf 	bl	8009480 <TIM_CCxChannelCmd>
      break;
 8008902:	e00e      	b.n	8008922 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2201      	movs	r2, #1
 800890a:	2100      	movs	r1, #0
 800890c:	4618      	mov	r0, r3
 800890e:	f000 fdb7 	bl	8009480 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	2201      	movs	r2, #1
 8008918:	2104      	movs	r1, #4
 800891a:	4618      	mov	r0, r3
 800891c:	f000 fdb0 	bl	8009480 <TIM_CCxChannelCmd>
      break;
 8008920:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	681a      	ldr	r2, [r3, #0]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f042 0201 	orr.w	r2, r2, #1
 8008930:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008932:	2300      	movs	r3, #0
}
 8008934:	4618      	mov	r0, r3
 8008936:	3710      	adds	r7, #16
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b084      	sub	sp, #16
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	691b      	ldr	r3, [r3, #16]
 8008952:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	f003 0302 	and.w	r3, r3, #2
 800895a:	2b00      	cmp	r3, #0
 800895c:	d020      	beq.n	80089a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	f003 0302 	and.w	r3, r3, #2
 8008964:	2b00      	cmp	r3, #0
 8008966:	d01b      	beq.n	80089a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f06f 0202 	mvn.w	r2, #2
 8008970:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	2201      	movs	r2, #1
 8008976:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	699b      	ldr	r3, [r3, #24]
 800897e:	f003 0303 	and.w	r3, r3, #3
 8008982:	2b00      	cmp	r3, #0
 8008984:	d003      	beq.n	800898e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fa65 	bl	8008e56 <HAL_TIM_IC_CaptureCallback>
 800898c:	e005      	b.n	800899a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f000 fa57 	bl	8008e42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f000 fa68 	bl	8008e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2200      	movs	r2, #0
 800899e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f003 0304 	and.w	r3, r3, #4
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d020      	beq.n	80089ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f003 0304 	and.w	r3, r3, #4
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d01b      	beq.n	80089ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f06f 0204 	mvn.w	r2, #4
 80089bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2202      	movs	r2, #2
 80089c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	699b      	ldr	r3, [r3, #24]
 80089ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d003      	beq.n	80089da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 fa3f 	bl	8008e56 <HAL_TIM_IC_CaptureCallback>
 80089d8:	e005      	b.n	80089e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f000 fa31 	bl	8008e42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 fa42 	bl	8008e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	f003 0308 	and.w	r3, r3, #8
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d020      	beq.n	8008a38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f003 0308 	and.w	r3, r3, #8
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d01b      	beq.n	8008a38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f06f 0208 	mvn.w	r2, #8
 8008a08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2204      	movs	r2, #4
 8008a0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	69db      	ldr	r3, [r3, #28]
 8008a16:	f003 0303 	and.w	r3, r3, #3
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d003      	beq.n	8008a26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f000 fa19 	bl	8008e56 <HAL_TIM_IC_CaptureCallback>
 8008a24:	e005      	b.n	8008a32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 fa0b 	bl	8008e42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f000 fa1c 	bl	8008e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2200      	movs	r2, #0
 8008a36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	f003 0310 	and.w	r3, r3, #16
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d020      	beq.n	8008a84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	f003 0310 	and.w	r3, r3, #16
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d01b      	beq.n	8008a84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f06f 0210 	mvn.w	r2, #16
 8008a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2208      	movs	r2, #8
 8008a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	69db      	ldr	r3, [r3, #28]
 8008a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d003      	beq.n	8008a72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f9f3 	bl	8008e56 <HAL_TIM_IC_CaptureCallback>
 8008a70:	e005      	b.n	8008a7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a72:	6878      	ldr	r0, [r7, #4]
 8008a74:	f000 f9e5 	bl	8008e42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 f9f6 	bl	8008e6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	2200      	movs	r2, #0
 8008a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	f003 0301 	and.w	r3, r3, #1
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00c      	beq.n	8008aa8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f003 0301 	and.w	r3, r3, #1
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d007      	beq.n	8008aa8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f06f 0201 	mvn.w	r2, #1
 8008aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 f9c3 	bl	8008e2e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d00c      	beq.n	8008acc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d007      	beq.n	8008acc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008ac4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 fd86 	bl	80095d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00c      	beq.n	8008af0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d007      	beq.n	8008af0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 f9c7 	bl	8008e7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	f003 0320 	and.w	r3, r3, #32
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d00c      	beq.n	8008b14 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	f003 0320 	and.w	r3, r3, #32
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d007      	beq.n	8008b14 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f06f 0220 	mvn.w	r2, #32
 8008b0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 fd58 	bl	80095c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008b14:	bf00      	nop
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b086      	sub	sp, #24
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d101      	bne.n	8008b3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008b36:	2302      	movs	r3, #2
 8008b38:	e0ae      	b.n	8008c98 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	2201      	movs	r2, #1
 8008b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b0c      	cmp	r3, #12
 8008b46:	f200 809f 	bhi.w	8008c88 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008b4a:	a201      	add	r2, pc, #4	; (adr r2, 8008b50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b50:	08008b85 	.word	0x08008b85
 8008b54:	08008c89 	.word	0x08008c89
 8008b58:	08008c89 	.word	0x08008c89
 8008b5c:	08008c89 	.word	0x08008c89
 8008b60:	08008bc5 	.word	0x08008bc5
 8008b64:	08008c89 	.word	0x08008c89
 8008b68:	08008c89 	.word	0x08008c89
 8008b6c:	08008c89 	.word	0x08008c89
 8008b70:	08008c07 	.word	0x08008c07
 8008b74:	08008c89 	.word	0x08008c89
 8008b78:	08008c89 	.word	0x08008c89
 8008b7c:	08008c89 	.word	0x08008c89
 8008b80:	08008c47 	.word	0x08008c47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68b9      	ldr	r1, [r7, #8]
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f000 fa2e 	bl	8008fec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	699a      	ldr	r2, [r3, #24]
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f042 0208 	orr.w	r2, r2, #8
 8008b9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	699a      	ldr	r2, [r3, #24]
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f022 0204 	bic.w	r2, r2, #4
 8008bae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6999      	ldr	r1, [r3, #24]
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	691a      	ldr	r2, [r3, #16]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	430a      	orrs	r2, r1
 8008bc0:	619a      	str	r2, [r3, #24]
      break;
 8008bc2:	e064      	b.n	8008c8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68b9      	ldr	r1, [r7, #8]
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f000 fa7e 	bl	80090cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	699a      	ldr	r2, [r3, #24]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	699a      	ldr	r2, [r3, #24]
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	6999      	ldr	r1, [r3, #24]
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	691b      	ldr	r3, [r3, #16]
 8008bfa:	021a      	lsls	r2, r3, #8
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	430a      	orrs	r2, r1
 8008c02:	619a      	str	r2, [r3, #24]
      break;
 8008c04:	e043      	b.n	8008c8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	68b9      	ldr	r1, [r7, #8]
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f000 fad3 	bl	80091b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	69da      	ldr	r2, [r3, #28]
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f042 0208 	orr.w	r2, r2, #8
 8008c20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	69da      	ldr	r2, [r3, #28]
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f022 0204 	bic.w	r2, r2, #4
 8008c30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	69d9      	ldr	r1, [r3, #28]
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	691a      	ldr	r2, [r3, #16]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	430a      	orrs	r2, r1
 8008c42:	61da      	str	r2, [r3, #28]
      break;
 8008c44:	e023      	b.n	8008c8e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	68b9      	ldr	r1, [r7, #8]
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f000 fb27 	bl	80092a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	69da      	ldr	r2, [r3, #28]
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	69da      	ldr	r2, [r3, #28]
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	69d9      	ldr	r1, [r3, #28]
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	691b      	ldr	r3, [r3, #16]
 8008c7c:	021a      	lsls	r2, r3, #8
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	430a      	orrs	r2, r1
 8008c84:	61da      	str	r2, [r3, #28]
      break;
 8008c86:	e002      	b.n	8008c8e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	75fb      	strb	r3, [r7, #23]
      break;
 8008c8c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008c96:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	3718      	adds	r7, #24
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	bd80      	pop	{r7, pc}

08008ca0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b084      	sub	sp, #16
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	6078      	str	r0, [r7, #4]
 8008ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008caa:	2300      	movs	r3, #0
 8008cac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d101      	bne.n	8008cbc <HAL_TIM_ConfigClockSource+0x1c>
 8008cb8:	2302      	movs	r3, #2
 8008cba:	e0b4      	b.n	8008e26 <HAL_TIM_ConfigClockSource+0x186>
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2202      	movs	r2, #2
 8008cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008cda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ce2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008cf4:	d03e      	beq.n	8008d74 <HAL_TIM_ConfigClockSource+0xd4>
 8008cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008cfa:	f200 8087 	bhi.w	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008cfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d02:	f000 8086 	beq.w	8008e12 <HAL_TIM_ConfigClockSource+0x172>
 8008d06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d0a:	d87f      	bhi.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008d0c:	2b70      	cmp	r3, #112	; 0x70
 8008d0e:	d01a      	beq.n	8008d46 <HAL_TIM_ConfigClockSource+0xa6>
 8008d10:	2b70      	cmp	r3, #112	; 0x70
 8008d12:	d87b      	bhi.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008d14:	2b60      	cmp	r3, #96	; 0x60
 8008d16:	d050      	beq.n	8008dba <HAL_TIM_ConfigClockSource+0x11a>
 8008d18:	2b60      	cmp	r3, #96	; 0x60
 8008d1a:	d877      	bhi.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008d1c:	2b50      	cmp	r3, #80	; 0x50
 8008d1e:	d03c      	beq.n	8008d9a <HAL_TIM_ConfigClockSource+0xfa>
 8008d20:	2b50      	cmp	r3, #80	; 0x50
 8008d22:	d873      	bhi.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008d24:	2b40      	cmp	r3, #64	; 0x40
 8008d26:	d058      	beq.n	8008dda <HAL_TIM_ConfigClockSource+0x13a>
 8008d28:	2b40      	cmp	r3, #64	; 0x40
 8008d2a:	d86f      	bhi.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008d2c:	2b30      	cmp	r3, #48	; 0x30
 8008d2e:	d064      	beq.n	8008dfa <HAL_TIM_ConfigClockSource+0x15a>
 8008d30:	2b30      	cmp	r3, #48	; 0x30
 8008d32:	d86b      	bhi.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008d34:	2b20      	cmp	r3, #32
 8008d36:	d060      	beq.n	8008dfa <HAL_TIM_ConfigClockSource+0x15a>
 8008d38:	2b20      	cmp	r3, #32
 8008d3a:	d867      	bhi.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d05c      	beq.n	8008dfa <HAL_TIM_ConfigClockSource+0x15a>
 8008d40:	2b10      	cmp	r3, #16
 8008d42:	d05a      	beq.n	8008dfa <HAL_TIM_ConfigClockSource+0x15a>
 8008d44:	e062      	b.n	8008e0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d56:	f000 fb73 	bl	8009440 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008d68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	68ba      	ldr	r2, [r7, #8]
 8008d70:	609a      	str	r2, [r3, #8]
      break;
 8008d72:	e04f      	b.n	8008e14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008d84:	f000 fb5c 	bl	8009440 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	689a      	ldr	r2, [r3, #8]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008d96:	609a      	str	r2, [r3, #8]
      break;
 8008d98:	e03c      	b.n	8008e14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008da6:	461a      	mov	r2, r3
 8008da8:	f000 fad0 	bl	800934c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2150      	movs	r1, #80	; 0x50
 8008db2:	4618      	mov	r0, r3
 8008db4:	f000 fb29 	bl	800940a <TIM_ITRx_SetConfig>
      break;
 8008db8:	e02c      	b.n	8008e14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	f000 faef 	bl	80093aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2160      	movs	r1, #96	; 0x60
 8008dd2:	4618      	mov	r0, r3
 8008dd4:	f000 fb19 	bl	800940a <TIM_ITRx_SetConfig>
      break;
 8008dd8:	e01c      	b.n	8008e14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008de6:	461a      	mov	r2, r3
 8008de8:	f000 fab0 	bl	800934c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	2140      	movs	r1, #64	; 0x40
 8008df2:	4618      	mov	r0, r3
 8008df4:	f000 fb09 	bl	800940a <TIM_ITRx_SetConfig>
      break;
 8008df8:	e00c      	b.n	8008e14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681a      	ldr	r2, [r3, #0]
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4619      	mov	r1, r3
 8008e04:	4610      	mov	r0, r2
 8008e06:	f000 fb00 	bl	800940a <TIM_ITRx_SetConfig>
      break;
 8008e0a:	e003      	b.n	8008e14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e10:	e000      	b.n	8008e14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008e12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3710      	adds	r7, #16
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bd80      	pop	{r7, pc}

08008e2e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e2e:	b480      	push	{r7}
 8008e30:	b083      	sub	sp, #12
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008e36:	bf00      	nop
 8008e38:	370c      	adds	r7, #12
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e42:	b480      	push	{r7}
 8008e44:	b083      	sub	sp, #12
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e4a:	bf00      	nop
 8008e4c:	370c      	adds	r7, #12
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr

08008e56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e56:	b480      	push	{r7}
 8008e58:	b083      	sub	sp, #12
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e5e:	bf00      	nop
 8008e60:	370c      	adds	r7, #12
 8008e62:	46bd      	mov	sp, r7
 8008e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e68:	4770      	bx	lr

08008e6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e6a:	b480      	push	{r7}
 8008e6c:	b083      	sub	sp, #12
 8008e6e:	af00      	add	r7, sp, #0
 8008e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e72:	bf00      	nop
 8008e74:	370c      	adds	r7, #12
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr

08008e7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b083      	sub	sp, #12
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008e86:	bf00      	nop
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr
	...

08008e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b085      	sub	sp, #20
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
 8008e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a46      	ldr	r2, [pc, #280]	; (8008fc0 <TIM_Base_SetConfig+0x12c>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d013      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eb2:	d00f      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	4a43      	ldr	r2, [pc, #268]	; (8008fc4 <TIM_Base_SetConfig+0x130>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d00b      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	4a42      	ldr	r2, [pc, #264]	; (8008fc8 <TIM_Base_SetConfig+0x134>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d007      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	4a41      	ldr	r2, [pc, #260]	; (8008fcc <TIM_Base_SetConfig+0x138>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d003      	beq.n	8008ed4 <TIM_Base_SetConfig+0x40>
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	4a40      	ldr	r2, [pc, #256]	; (8008fd0 <TIM_Base_SetConfig+0x13c>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d108      	bne.n	8008ee6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008eda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	68fa      	ldr	r2, [r7, #12]
 8008ee2:	4313      	orrs	r3, r2
 8008ee4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a35      	ldr	r2, [pc, #212]	; (8008fc0 <TIM_Base_SetConfig+0x12c>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d02b      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ef4:	d027      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a32      	ldr	r2, [pc, #200]	; (8008fc4 <TIM_Base_SetConfig+0x130>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d023      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a31      	ldr	r2, [pc, #196]	; (8008fc8 <TIM_Base_SetConfig+0x134>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d01f      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a30      	ldr	r2, [pc, #192]	; (8008fcc <TIM_Base_SetConfig+0x138>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d01b      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a2f      	ldr	r2, [pc, #188]	; (8008fd0 <TIM_Base_SetConfig+0x13c>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d017      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a2e      	ldr	r2, [pc, #184]	; (8008fd4 <TIM_Base_SetConfig+0x140>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d013      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a2d      	ldr	r2, [pc, #180]	; (8008fd8 <TIM_Base_SetConfig+0x144>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d00f      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a2c      	ldr	r2, [pc, #176]	; (8008fdc <TIM_Base_SetConfig+0x148>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d00b      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a2b      	ldr	r2, [pc, #172]	; (8008fe0 <TIM_Base_SetConfig+0x14c>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d007      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a2a      	ldr	r2, [pc, #168]	; (8008fe4 <TIM_Base_SetConfig+0x150>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d003      	beq.n	8008f46 <TIM_Base_SetConfig+0xb2>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a29      	ldr	r2, [pc, #164]	; (8008fe8 <TIM_Base_SetConfig+0x154>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d108      	bne.n	8008f58 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	68db      	ldr	r3, [r3, #12]
 8008f52:	68fa      	ldr	r2, [r7, #12]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	695b      	ldr	r3, [r3, #20]
 8008f62:	4313      	orrs	r3, r2
 8008f64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	68fa      	ldr	r2, [r7, #12]
 8008f6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	689a      	ldr	r2, [r3, #8]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	681a      	ldr	r2, [r3, #0]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a10      	ldr	r2, [pc, #64]	; (8008fc0 <TIM_Base_SetConfig+0x12c>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d003      	beq.n	8008f8c <TIM_Base_SetConfig+0xf8>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	4a12      	ldr	r2, [pc, #72]	; (8008fd0 <TIM_Base_SetConfig+0x13c>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d103      	bne.n	8008f94 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	691a      	ldr	r2, [r3, #16]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2201      	movs	r2, #1
 8008f98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	691b      	ldr	r3, [r3, #16]
 8008f9e:	f003 0301 	and.w	r3, r3, #1
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d105      	bne.n	8008fb2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	691b      	ldr	r3, [r3, #16]
 8008faa:	f023 0201 	bic.w	r2, r3, #1
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	611a      	str	r2, [r3, #16]
  }
}
 8008fb2:	bf00      	nop
 8008fb4:	3714      	adds	r7, #20
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	40010000 	.word	0x40010000
 8008fc4:	40000400 	.word	0x40000400
 8008fc8:	40000800 	.word	0x40000800
 8008fcc:	40000c00 	.word	0x40000c00
 8008fd0:	40010400 	.word	0x40010400
 8008fd4:	40014000 	.word	0x40014000
 8008fd8:	40014400 	.word	0x40014400
 8008fdc:	40014800 	.word	0x40014800
 8008fe0:	40001800 	.word	0x40001800
 8008fe4:	40001c00 	.word	0x40001c00
 8008fe8:	40002000 	.word	0x40002000

08008fec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fec:	b480      	push	{r7}
 8008fee:	b087      	sub	sp, #28
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
 8008ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a1b      	ldr	r3, [r3, #32]
 8008ffa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6a1b      	ldr	r3, [r3, #32]
 8009000:	f023 0201 	bic.w	r2, r3, #1
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	699b      	ldr	r3, [r3, #24]
 8009012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800901a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f023 0303 	bic.w	r3, r3, #3
 8009022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	68fa      	ldr	r2, [r7, #12]
 800902a:	4313      	orrs	r3, r2
 800902c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	f023 0302 	bic.w	r3, r3, #2
 8009034:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	689b      	ldr	r3, [r3, #8]
 800903a:	697a      	ldr	r2, [r7, #20]
 800903c:	4313      	orrs	r3, r2
 800903e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a20      	ldr	r2, [pc, #128]	; (80090c4 <TIM_OC1_SetConfig+0xd8>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d003      	beq.n	8009050 <TIM_OC1_SetConfig+0x64>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a1f      	ldr	r2, [pc, #124]	; (80090c8 <TIM_OC1_SetConfig+0xdc>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d10c      	bne.n	800906a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	f023 0308 	bic.w	r3, r3, #8
 8009056:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	697a      	ldr	r2, [r7, #20]
 800905e:	4313      	orrs	r3, r2
 8009060:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	f023 0304 	bic.w	r3, r3, #4
 8009068:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	4a15      	ldr	r2, [pc, #84]	; (80090c4 <TIM_OC1_SetConfig+0xd8>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d003      	beq.n	800907a <TIM_OC1_SetConfig+0x8e>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a14      	ldr	r2, [pc, #80]	; (80090c8 <TIM_OC1_SetConfig+0xdc>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d111      	bne.n	800909e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800907a:	693b      	ldr	r3, [r7, #16]
 800907c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009080:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009088:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	695b      	ldr	r3, [r3, #20]
 800908e:	693a      	ldr	r2, [r7, #16]
 8009090:	4313      	orrs	r3, r2
 8009092:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009094:	683b      	ldr	r3, [r7, #0]
 8009096:	699b      	ldr	r3, [r3, #24]
 8009098:	693a      	ldr	r2, [r7, #16]
 800909a:	4313      	orrs	r3, r2
 800909c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	693a      	ldr	r2, [r7, #16]
 80090a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	685a      	ldr	r2, [r3, #4]
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	697a      	ldr	r2, [r7, #20]
 80090b6:	621a      	str	r2, [r3, #32]
}
 80090b8:	bf00      	nop
 80090ba:	371c      	adds	r7, #28
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr
 80090c4:	40010000 	.word	0x40010000
 80090c8:	40010400 	.word	0x40010400

080090cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6a1b      	ldr	r3, [r3, #32]
 80090e0:	f023 0210 	bic.w	r2, r3, #16
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	699b      	ldr	r3, [r3, #24]
 80090f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009102:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	021b      	lsls	r3, r3, #8
 800910a:	68fa      	ldr	r2, [r7, #12]
 800910c:	4313      	orrs	r3, r2
 800910e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	f023 0320 	bic.w	r3, r3, #32
 8009116:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	011b      	lsls	r3, r3, #4
 800911e:	697a      	ldr	r2, [r7, #20]
 8009120:	4313      	orrs	r3, r2
 8009122:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	4a22      	ldr	r2, [pc, #136]	; (80091b0 <TIM_OC2_SetConfig+0xe4>)
 8009128:	4293      	cmp	r3, r2
 800912a:	d003      	beq.n	8009134 <TIM_OC2_SetConfig+0x68>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	4a21      	ldr	r2, [pc, #132]	; (80091b4 <TIM_OC2_SetConfig+0xe8>)
 8009130:	4293      	cmp	r3, r2
 8009132:	d10d      	bne.n	8009150 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800913a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800913c:	683b      	ldr	r3, [r7, #0]
 800913e:	68db      	ldr	r3, [r3, #12]
 8009140:	011b      	lsls	r3, r3, #4
 8009142:	697a      	ldr	r2, [r7, #20]
 8009144:	4313      	orrs	r3, r2
 8009146:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800914e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a17      	ldr	r2, [pc, #92]	; (80091b0 <TIM_OC2_SetConfig+0xe4>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d003      	beq.n	8009160 <TIM_OC2_SetConfig+0x94>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a16      	ldr	r2, [pc, #88]	; (80091b4 <TIM_OC2_SetConfig+0xe8>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d113      	bne.n	8009188 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009166:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800916e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	695b      	ldr	r3, [r3, #20]
 8009174:	009b      	lsls	r3, r3, #2
 8009176:	693a      	ldr	r2, [r7, #16]
 8009178:	4313      	orrs	r3, r2
 800917a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	009b      	lsls	r3, r3, #2
 8009182:	693a      	ldr	r2, [r7, #16]
 8009184:	4313      	orrs	r3, r2
 8009186:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	693a      	ldr	r2, [r7, #16]
 800918c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	68fa      	ldr	r2, [r7, #12]
 8009192:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	685a      	ldr	r2, [r3, #4]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	697a      	ldr	r2, [r7, #20]
 80091a0:	621a      	str	r2, [r3, #32]
}
 80091a2:	bf00      	nop
 80091a4:	371c      	adds	r7, #28
 80091a6:	46bd      	mov	sp, r7
 80091a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ac:	4770      	bx	lr
 80091ae:	bf00      	nop
 80091b0:	40010000 	.word	0x40010000
 80091b4:	40010400 	.word	0x40010400

080091b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80091b8:	b480      	push	{r7}
 80091ba:	b087      	sub	sp, #28
 80091bc:	af00      	add	r7, sp, #0
 80091be:	6078      	str	r0, [r7, #4]
 80091c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a1b      	ldr	r3, [r3, #32]
 80091c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6a1b      	ldr	r3, [r3, #32]
 80091cc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	69db      	ldr	r3, [r3, #28]
 80091de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f023 0303 	bic.w	r3, r3, #3
 80091ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	68fa      	ldr	r2, [r7, #12]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80091fa:	697b      	ldr	r3, [r7, #20]
 80091fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009200:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	689b      	ldr	r3, [r3, #8]
 8009206:	021b      	lsls	r3, r3, #8
 8009208:	697a      	ldr	r2, [r7, #20]
 800920a:	4313      	orrs	r3, r2
 800920c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	4a21      	ldr	r2, [pc, #132]	; (8009298 <TIM_OC3_SetConfig+0xe0>)
 8009212:	4293      	cmp	r3, r2
 8009214:	d003      	beq.n	800921e <TIM_OC3_SetConfig+0x66>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	4a20      	ldr	r2, [pc, #128]	; (800929c <TIM_OC3_SetConfig+0xe4>)
 800921a:	4293      	cmp	r3, r2
 800921c:	d10d      	bne.n	800923a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800921e:	697b      	ldr	r3, [r7, #20]
 8009220:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009224:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	021b      	lsls	r3, r3, #8
 800922c:	697a      	ldr	r2, [r7, #20]
 800922e:	4313      	orrs	r3, r2
 8009230:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009238:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	4a16      	ldr	r2, [pc, #88]	; (8009298 <TIM_OC3_SetConfig+0xe0>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d003      	beq.n	800924a <TIM_OC3_SetConfig+0x92>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a15      	ldr	r2, [pc, #84]	; (800929c <TIM_OC3_SetConfig+0xe4>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d113      	bne.n	8009272 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009250:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009258:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	695b      	ldr	r3, [r3, #20]
 800925e:	011b      	lsls	r3, r3, #4
 8009260:	693a      	ldr	r2, [r7, #16]
 8009262:	4313      	orrs	r3, r2
 8009264:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	699b      	ldr	r3, [r3, #24]
 800926a:	011b      	lsls	r3, r3, #4
 800926c:	693a      	ldr	r2, [r7, #16]
 800926e:	4313      	orrs	r3, r2
 8009270:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	693a      	ldr	r2, [r7, #16]
 8009276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	68fa      	ldr	r2, [r7, #12]
 800927c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	685a      	ldr	r2, [r3, #4]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	697a      	ldr	r2, [r7, #20]
 800928a:	621a      	str	r2, [r3, #32]
}
 800928c:	bf00      	nop
 800928e:	371c      	adds	r7, #28
 8009290:	46bd      	mov	sp, r7
 8009292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009296:	4770      	bx	lr
 8009298:	40010000 	.word	0x40010000
 800929c:	40010400 	.word	0x40010400

080092a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b087      	sub	sp, #28
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6a1b      	ldr	r3, [r3, #32]
 80092ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	6a1b      	ldr	r3, [r3, #32]
 80092b4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	69db      	ldr	r3, [r3, #28]
 80092c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	021b      	lsls	r3, r3, #8
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80092ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	689b      	ldr	r3, [r3, #8]
 80092f0:	031b      	lsls	r3, r3, #12
 80092f2:	693a      	ldr	r2, [r7, #16]
 80092f4:	4313      	orrs	r3, r2
 80092f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	4a12      	ldr	r2, [pc, #72]	; (8009344 <TIM_OC4_SetConfig+0xa4>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d003      	beq.n	8009308 <TIM_OC4_SetConfig+0x68>
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	4a11      	ldr	r2, [pc, #68]	; (8009348 <TIM_OC4_SetConfig+0xa8>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d109      	bne.n	800931c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800930e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	019b      	lsls	r3, r3, #6
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	4313      	orrs	r3, r2
 800931a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	697a      	ldr	r2, [r7, #20]
 8009320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	68fa      	ldr	r2, [r7, #12]
 8009326:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	685a      	ldr	r2, [r3, #4]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	621a      	str	r2, [r3, #32]
}
 8009336:	bf00      	nop
 8009338:	371c      	adds	r7, #28
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr
 8009342:	bf00      	nop
 8009344:	40010000 	.word	0x40010000
 8009348:	40010400 	.word	0x40010400

0800934c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800934c:	b480      	push	{r7}
 800934e:	b087      	sub	sp, #28
 8009350:	af00      	add	r7, sp, #0
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6a1b      	ldr	r3, [r3, #32]
 800935c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6a1b      	ldr	r3, [r3, #32]
 8009362:	f023 0201 	bic.w	r2, r3, #1
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	699b      	ldr	r3, [r3, #24]
 800936e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009376:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	011b      	lsls	r3, r3, #4
 800937c:	693a      	ldr	r2, [r7, #16]
 800937e:	4313      	orrs	r3, r2
 8009380:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	f023 030a 	bic.w	r3, r3, #10
 8009388:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800938a:	697a      	ldr	r2, [r7, #20]
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	4313      	orrs	r3, r2
 8009390:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	697a      	ldr	r2, [r7, #20]
 800939c:	621a      	str	r2, [r3, #32]
}
 800939e:	bf00      	nop
 80093a0:	371c      	adds	r7, #28
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80093aa:	b480      	push	{r7}
 80093ac:	b087      	sub	sp, #28
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	60f8      	str	r0, [r7, #12]
 80093b2:	60b9      	str	r1, [r7, #8]
 80093b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	6a1b      	ldr	r3, [r3, #32]
 80093ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	6a1b      	ldr	r3, [r3, #32]
 80093c0:	f023 0210 	bic.w	r2, r3, #16
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	699b      	ldr	r3, [r3, #24]
 80093cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80093d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	031b      	lsls	r3, r3, #12
 80093da:	693a      	ldr	r2, [r7, #16]
 80093dc:	4313      	orrs	r3, r2
 80093de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80093e6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	011b      	lsls	r3, r3, #4
 80093ec:	697a      	ldr	r2, [r7, #20]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	693a      	ldr	r2, [r7, #16]
 80093f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	697a      	ldr	r2, [r7, #20]
 80093fc:	621a      	str	r2, [r3, #32]
}
 80093fe:	bf00      	nop
 8009400:	371c      	adds	r7, #28
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr

0800940a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800940a:	b480      	push	{r7}
 800940c:	b085      	sub	sp, #20
 800940e:	af00      	add	r7, sp, #0
 8009410:	6078      	str	r0, [r7, #4]
 8009412:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009420:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009422:	683a      	ldr	r2, [r7, #0]
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	4313      	orrs	r3, r2
 8009428:	f043 0307 	orr.w	r3, r3, #7
 800942c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	68fa      	ldr	r2, [r7, #12]
 8009432:	609a      	str	r2, [r3, #8]
}
 8009434:	bf00      	nop
 8009436:	3714      	adds	r7, #20
 8009438:	46bd      	mov	sp, r7
 800943a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800943e:	4770      	bx	lr

08009440 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009440:	b480      	push	{r7}
 8009442:	b087      	sub	sp, #28
 8009444:	af00      	add	r7, sp, #0
 8009446:	60f8      	str	r0, [r7, #12]
 8009448:	60b9      	str	r1, [r7, #8]
 800944a:	607a      	str	r2, [r7, #4]
 800944c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800945a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	021a      	lsls	r2, r3, #8
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	431a      	orrs	r2, r3
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	4313      	orrs	r3, r2
 8009468:	697a      	ldr	r2, [r7, #20]
 800946a:	4313      	orrs	r3, r2
 800946c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	697a      	ldr	r2, [r7, #20]
 8009472:	609a      	str	r2, [r3, #8]
}
 8009474:	bf00      	nop
 8009476:	371c      	adds	r7, #28
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009480:	b480      	push	{r7}
 8009482:	b087      	sub	sp, #28
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	f003 031f 	and.w	r3, r3, #31
 8009492:	2201      	movs	r2, #1
 8009494:	fa02 f303 	lsl.w	r3, r2, r3
 8009498:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	6a1a      	ldr	r2, [r3, #32]
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	43db      	mvns	r3, r3
 80094a2:	401a      	ands	r2, r3
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	6a1a      	ldr	r2, [r3, #32]
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	f003 031f 	and.w	r3, r3, #31
 80094b2:	6879      	ldr	r1, [r7, #4]
 80094b4:	fa01 f303 	lsl.w	r3, r1, r3
 80094b8:	431a      	orrs	r2, r3
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	621a      	str	r2, [r3, #32]
}
 80094be:	bf00      	nop
 80094c0:	371c      	adds	r7, #28
 80094c2:	46bd      	mov	sp, r7
 80094c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c8:	4770      	bx	lr
	...

080094cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094cc:	b480      	push	{r7}
 80094ce:	b085      	sub	sp, #20
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
 80094d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d101      	bne.n	80094e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094e0:	2302      	movs	r3, #2
 80094e2:	e05a      	b.n	800959a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2201      	movs	r2, #1
 80094e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2202      	movs	r2, #2
 80094f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800950a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	68fa      	ldr	r2, [r7, #12]
 8009512:	4313      	orrs	r3, r2
 8009514:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	68fa      	ldr	r2, [r7, #12]
 800951c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	4a21      	ldr	r2, [pc, #132]	; (80095a8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d022      	beq.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009530:	d01d      	beq.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a1d      	ldr	r2, [pc, #116]	; (80095ac <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d018      	beq.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	4a1b      	ldr	r2, [pc, #108]	; (80095b0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009542:	4293      	cmp	r3, r2
 8009544:	d013      	beq.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a1a      	ldr	r2, [pc, #104]	; (80095b4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d00e      	beq.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a18      	ldr	r2, [pc, #96]	; (80095b8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d009      	beq.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a17      	ldr	r2, [pc, #92]	; (80095bc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d004      	beq.n	800956e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a15      	ldr	r2, [pc, #84]	; (80095c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d10c      	bne.n	8009588 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009574:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	68ba      	ldr	r2, [r7, #8]
 800957c:	4313      	orrs	r3, r2
 800957e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2201      	movs	r2, #1
 800958c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2200      	movs	r2, #0
 8009594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009598:	2300      	movs	r3, #0
}
 800959a:	4618      	mov	r0, r3
 800959c:	3714      	adds	r7, #20
 800959e:	46bd      	mov	sp, r7
 80095a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a4:	4770      	bx	lr
 80095a6:	bf00      	nop
 80095a8:	40010000 	.word	0x40010000
 80095ac:	40000400 	.word	0x40000400
 80095b0:	40000800 	.word	0x40000800
 80095b4:	40000c00 	.word	0x40000c00
 80095b8:	40010400 	.word	0x40010400
 80095bc:	40014000 	.word	0x40014000
 80095c0:	40001800 	.word	0x40001800

080095c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095cc:	bf00      	nop
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095d8:	b480      	push	{r7}
 80095da:	b083      	sub	sp, #12
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095e0:	bf00      	nop
 80095e2:	370c      	adds	r7, #12
 80095e4:	46bd      	mov	sp, r7
 80095e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ea:	4770      	bx	lr

080095ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b082      	sub	sp, #8
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d101      	bne.n	80095fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e042      	b.n	8009684 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009604:	b2db      	uxtb	r3, r3
 8009606:	2b00      	cmp	r3, #0
 8009608:	d106      	bne.n	8009618 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f7f9 fc56 	bl	8002ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2224      	movs	r2, #36	; 0x24
 800961c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	68da      	ldr	r2, [r3, #12]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800962e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009630:	6878      	ldr	r0, [r7, #4]
 8009632:	f000 fdbd 	bl	800a1b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	691a      	ldr	r2, [r3, #16]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009644:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	695a      	ldr	r2, [r3, #20]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009654:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	68da      	ldr	r2, [r3, #12]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009664:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2200      	movs	r2, #0
 800966a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	2220      	movs	r2, #32
 8009670:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2220      	movs	r2, #32
 8009678:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009682:	2300      	movs	r3, #0
}
 8009684:	4618      	mov	r0, r3
 8009686:	3708      	adds	r7, #8
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b08a      	sub	sp, #40	; 0x28
 8009690:	af02      	add	r7, sp, #8
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	60b9      	str	r1, [r7, #8]
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	4613      	mov	r3, r2
 800969a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800969c:	2300      	movs	r3, #0
 800969e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096a6:	b2db      	uxtb	r3, r3
 80096a8:	2b20      	cmp	r3, #32
 80096aa:	d175      	bne.n	8009798 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d002      	beq.n	80096b8 <HAL_UART_Transmit+0x2c>
 80096b2:	88fb      	ldrh	r3, [r7, #6]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d101      	bne.n	80096bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80096b8:	2301      	movs	r3, #1
 80096ba:	e06e      	b.n	800979a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	2200      	movs	r2, #0
 80096c0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	2221      	movs	r2, #33	; 0x21
 80096c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80096ca:	f7fc f9a9 	bl	8005a20 <HAL_GetTick>
 80096ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	88fa      	ldrh	r2, [r7, #6]
 80096d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	88fa      	ldrh	r2, [r7, #6]
 80096da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096e4:	d108      	bne.n	80096f8 <HAL_UART_Transmit+0x6c>
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	691b      	ldr	r3, [r3, #16]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d104      	bne.n	80096f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80096ee:	2300      	movs	r3, #0
 80096f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80096f2:	68bb      	ldr	r3, [r7, #8]
 80096f4:	61bb      	str	r3, [r7, #24]
 80096f6:	e003      	b.n	8009700 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80096fc:	2300      	movs	r3, #0
 80096fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009700:	e02e      	b.n	8009760 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	2200      	movs	r2, #0
 800970a:	2180      	movs	r1, #128	; 0x80
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f000 fb1f 	bl	8009d50 <UART_WaitOnFlagUntilTimeout>
 8009712:	4603      	mov	r3, r0
 8009714:	2b00      	cmp	r3, #0
 8009716:	d005      	beq.n	8009724 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2220      	movs	r2, #32
 800971c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8009720:	2303      	movs	r3, #3
 8009722:	e03a      	b.n	800979a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009724:	69fb      	ldr	r3, [r7, #28]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d10b      	bne.n	8009742 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	881b      	ldrh	r3, [r3, #0]
 800972e:	461a      	mov	r2, r3
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009738:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800973a:	69bb      	ldr	r3, [r7, #24]
 800973c:	3302      	adds	r3, #2
 800973e:	61bb      	str	r3, [r7, #24]
 8009740:	e007      	b.n	8009752 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	781a      	ldrb	r2, [r3, #0]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	3301      	adds	r3, #1
 8009750:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009756:	b29b      	uxth	r3, r3
 8009758:	3b01      	subs	r3, #1
 800975a:	b29a      	uxth	r2, r3
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009764:	b29b      	uxth	r3, r3
 8009766:	2b00      	cmp	r3, #0
 8009768:	d1cb      	bne.n	8009702 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	9300      	str	r3, [sp, #0]
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	2200      	movs	r2, #0
 8009772:	2140      	movs	r1, #64	; 0x40
 8009774:	68f8      	ldr	r0, [r7, #12]
 8009776:	f000 faeb 	bl	8009d50 <UART_WaitOnFlagUntilTimeout>
 800977a:	4603      	mov	r3, r0
 800977c:	2b00      	cmp	r3, #0
 800977e:	d005      	beq.n	800978c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	2220      	movs	r2, #32
 8009784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8009788:	2303      	movs	r3, #3
 800978a:	e006      	b.n	800979a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2220      	movs	r2, #32
 8009790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8009794:	2300      	movs	r3, #0
 8009796:	e000      	b.n	800979a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009798:	2302      	movs	r3, #2
  }
}
 800979a:	4618      	mov	r0, r3
 800979c:	3720      	adds	r7, #32
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b084      	sub	sp, #16
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	60f8      	str	r0, [r7, #12]
 80097aa:	60b9      	str	r1, [r7, #8]
 80097ac:	4613      	mov	r3, r2
 80097ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80097b6:	b2db      	uxtb	r3, r3
 80097b8:	2b20      	cmp	r3, #32
 80097ba:	d112      	bne.n	80097e2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d002      	beq.n	80097c8 <HAL_UART_Receive_IT+0x26>
 80097c2:	88fb      	ldrh	r3, [r7, #6]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d101      	bne.n	80097cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80097c8:	2301      	movs	r3, #1
 80097ca:	e00b      	b.n	80097e4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2200      	movs	r2, #0
 80097d0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80097d2:	88fb      	ldrh	r3, [r7, #6]
 80097d4:	461a      	mov	r2, r3
 80097d6:	68b9      	ldr	r1, [r7, #8]
 80097d8:	68f8      	ldr	r0, [r7, #12]
 80097da:	f000 fb12 	bl	8009e02 <UART_Start_Receive_IT>
 80097de:	4603      	mov	r3, r0
 80097e0:	e000      	b.n	80097e4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80097e2:	2302      	movs	r3, #2
  }
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3710      	adds	r7, #16
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b0ba      	sub	sp, #232	; 0xe8
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	68db      	ldr	r3, [r3, #12]
 8009804:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	695b      	ldr	r3, [r3, #20]
 800980e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009812:	2300      	movs	r3, #0
 8009814:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009818:	2300      	movs	r3, #0
 800981a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800981e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009822:	f003 030f 	and.w	r3, r3, #15
 8009826:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800982a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800982e:	2b00      	cmp	r3, #0
 8009830:	d10f      	bne.n	8009852 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009836:	f003 0320 	and.w	r3, r3, #32
 800983a:	2b00      	cmp	r3, #0
 800983c:	d009      	beq.n	8009852 <HAL_UART_IRQHandler+0x66>
 800983e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009842:	f003 0320 	and.w	r3, r3, #32
 8009846:	2b00      	cmp	r3, #0
 8009848:	d003      	beq.n	8009852 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f000 fbf2 	bl	800a034 <UART_Receive_IT>
      return;
 8009850:	e25b      	b.n	8009d0a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009852:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009856:	2b00      	cmp	r3, #0
 8009858:	f000 80de 	beq.w	8009a18 <HAL_UART_IRQHandler+0x22c>
 800985c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009860:	f003 0301 	and.w	r3, r3, #1
 8009864:	2b00      	cmp	r3, #0
 8009866:	d106      	bne.n	8009876 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800986c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009870:	2b00      	cmp	r3, #0
 8009872:	f000 80d1 	beq.w	8009a18 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800987a:	f003 0301 	and.w	r3, r3, #1
 800987e:	2b00      	cmp	r3, #0
 8009880:	d00b      	beq.n	800989a <HAL_UART_IRQHandler+0xae>
 8009882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800988a:	2b00      	cmp	r3, #0
 800988c:	d005      	beq.n	800989a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009892:	f043 0201 	orr.w	r2, r3, #1
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800989a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800989e:	f003 0304 	and.w	r3, r3, #4
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d00b      	beq.n	80098be <HAL_UART_IRQHandler+0xd2>
 80098a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098aa:	f003 0301 	and.w	r3, r3, #1
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d005      	beq.n	80098be <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098b6:	f043 0202 	orr.w	r2, r3, #2
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80098be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098c2:	f003 0302 	and.w	r3, r3, #2
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d00b      	beq.n	80098e2 <HAL_UART_IRQHandler+0xf6>
 80098ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098ce:	f003 0301 	and.w	r3, r3, #1
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d005      	beq.n	80098e2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098da:	f043 0204 	orr.w	r2, r3, #4
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80098e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098e6:	f003 0308 	and.w	r3, r3, #8
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d011      	beq.n	8009912 <HAL_UART_IRQHandler+0x126>
 80098ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098f2:	f003 0320 	and.w	r3, r3, #32
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d105      	bne.n	8009906 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80098fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	d005      	beq.n	8009912 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800990a:	f043 0208 	orr.w	r2, r3, #8
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009916:	2b00      	cmp	r3, #0
 8009918:	f000 81f2 	beq.w	8009d00 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800991c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009920:	f003 0320 	and.w	r3, r3, #32
 8009924:	2b00      	cmp	r3, #0
 8009926:	d008      	beq.n	800993a <HAL_UART_IRQHandler+0x14e>
 8009928:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800992c:	f003 0320 	and.w	r3, r3, #32
 8009930:	2b00      	cmp	r3, #0
 8009932:	d002      	beq.n	800993a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f000 fb7d 	bl	800a034 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	695b      	ldr	r3, [r3, #20]
 8009940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009944:	2b40      	cmp	r3, #64	; 0x40
 8009946:	bf0c      	ite	eq
 8009948:	2301      	moveq	r3, #1
 800994a:	2300      	movne	r3, #0
 800994c:	b2db      	uxtb	r3, r3
 800994e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009956:	f003 0308 	and.w	r3, r3, #8
 800995a:	2b00      	cmp	r3, #0
 800995c:	d103      	bne.n	8009966 <HAL_UART_IRQHandler+0x17a>
 800995e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009962:	2b00      	cmp	r3, #0
 8009964:	d04f      	beq.n	8009a06 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f000 fa85 	bl	8009e76 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009976:	2b40      	cmp	r3, #64	; 0x40
 8009978:	d141      	bne.n	80099fe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	3314      	adds	r3, #20
 8009980:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009984:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009988:	e853 3f00 	ldrex	r3, [r3]
 800998c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009990:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009994:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009998:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	3314      	adds	r3, #20
 80099a2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80099a6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80099aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80099b2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80099b6:	e841 2300 	strex	r3, r2, [r1]
 80099ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80099be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d1d9      	bne.n	800997a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d013      	beq.n	80099f6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099d2:	4a7e      	ldr	r2, [pc, #504]	; (8009bcc <HAL_UART_IRQHandler+0x3e0>)
 80099d4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099da:	4618      	mov	r0, r3
 80099dc:	f7fc f9d1 	bl	8005d82 <HAL_DMA_Abort_IT>
 80099e0:	4603      	mov	r3, r0
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d016      	beq.n	8009a14 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80099f0:	4610      	mov	r0, r2
 80099f2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099f4:	e00e      	b.n	8009a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80099f6:	6878      	ldr	r0, [r7, #4]
 80099f8:	f000 f994 	bl	8009d24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099fc:	e00a      	b.n	8009a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80099fe:	6878      	ldr	r0, [r7, #4]
 8009a00:	f000 f990 	bl	8009d24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a04:	e006      	b.n	8009a14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 f98c 	bl	8009d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2200      	movs	r2, #0
 8009a10:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8009a12:	e175      	b.n	8009d00 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a14:	bf00      	nop
    return;
 8009a16:	e173      	b.n	8009d00 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	f040 814f 	bne.w	8009cc0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009a22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a26:	f003 0310 	and.w	r3, r3, #16
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	f000 8148 	beq.w	8009cc0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009a30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009a34:	f003 0310 	and.w	r3, r3, #16
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	f000 8141 	beq.w	8009cc0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a3e:	2300      	movs	r3, #0
 8009a40:	60bb      	str	r3, [r7, #8]
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	60bb      	str	r3, [r7, #8]
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	685b      	ldr	r3, [r3, #4]
 8009a50:	60bb      	str	r3, [r7, #8]
 8009a52:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	695b      	ldr	r3, [r3, #20]
 8009a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a5e:	2b40      	cmp	r3, #64	; 0x40
 8009a60:	f040 80b6 	bne.w	8009bd0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	685b      	ldr	r3, [r3, #4]
 8009a6c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009a70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 8145 	beq.w	8009d04 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009a7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a82:	429a      	cmp	r2, r3
 8009a84:	f080 813e 	bcs.w	8009d04 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a8e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a94:	69db      	ldr	r3, [r3, #28]
 8009a96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a9a:	f000 8088 	beq.w	8009bae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	330c      	adds	r3, #12
 8009aa4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009aac:	e853 3f00 	ldrex	r3, [r3]
 8009ab0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009ab4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ab8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009abc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	330c      	adds	r3, #12
 8009ac6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009aca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009ace:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009ad6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009ada:	e841 2300 	strex	r3, r2, [r1]
 8009ade:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009ae2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1d9      	bne.n	8009a9e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	3314      	adds	r3, #20
 8009af0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009af4:	e853 3f00 	ldrex	r3, [r3]
 8009af8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009afa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009afc:	f023 0301 	bic.w	r3, r3, #1
 8009b00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	3314      	adds	r3, #20
 8009b0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009b0e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009b12:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b14:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009b16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009b1a:	e841 2300 	strex	r3, r2, [r1]
 8009b1e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009b20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d1e1      	bne.n	8009aea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	3314      	adds	r3, #20
 8009b2c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009b30:	e853 3f00 	ldrex	r3, [r3]
 8009b34:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009b36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009b38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b3c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	3314      	adds	r3, #20
 8009b46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009b4a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009b4c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b4e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009b50:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009b52:	e841 2300 	strex	r3, r2, [r1]
 8009b56:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009b58:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d1e3      	bne.n	8009b26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2220      	movs	r2, #32
 8009b62:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	330c      	adds	r3, #12
 8009b72:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b76:	e853 3f00 	ldrex	r3, [r3]
 8009b7a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b7e:	f023 0310 	bic.w	r3, r3, #16
 8009b82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	330c      	adds	r3, #12
 8009b8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009b90:	65ba      	str	r2, [r7, #88]	; 0x58
 8009b92:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b96:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b98:	e841 2300 	strex	r3, r2, [r1]
 8009b9c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d1e3      	bne.n	8009b6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ba8:	4618      	mov	r0, r3
 8009baa:	f7fc f87a 	bl	8005ca2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	2202      	movs	r2, #2
 8009bb2:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	1ad3      	subs	r3, r2, r3
 8009bc0:	b29b      	uxth	r3, r3
 8009bc2:	4619      	mov	r1, r3
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	f000 f8b7 	bl	8009d38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009bca:	e09b      	b.n	8009d04 <HAL_UART_IRQHandler+0x518>
 8009bcc:	08009f3d 	.word	0x08009f3d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009bd8:	b29b      	uxth	r3, r3
 8009bda:	1ad3      	subs	r3, r2, r3
 8009bdc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009be4:	b29b      	uxth	r3, r3
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	f000 808e 	beq.w	8009d08 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009bec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f000 8089 	beq.w	8009d08 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	330c      	adds	r3, #12
 8009bfc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c00:	e853 3f00 	ldrex	r3, [r3]
 8009c04:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009c06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c08:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009c0c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	330c      	adds	r3, #12
 8009c16:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009c1a:	647a      	str	r2, [r7, #68]	; 0x44
 8009c1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c22:	e841 2300 	strex	r3, r2, [r1]
 8009c26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d1e3      	bne.n	8009bf6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	3314      	adds	r3, #20
 8009c34:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c38:	e853 3f00 	ldrex	r3, [r3]
 8009c3c:	623b      	str	r3, [r7, #32]
   return(result);
 8009c3e:	6a3b      	ldr	r3, [r7, #32]
 8009c40:	f023 0301 	bic.w	r3, r3, #1
 8009c44:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	3314      	adds	r3, #20
 8009c4e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009c52:	633a      	str	r2, [r7, #48]	; 0x30
 8009c54:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c56:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c5a:	e841 2300 	strex	r3, r2, [r1]
 8009c5e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d1e3      	bne.n	8009c2e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2220      	movs	r2, #32
 8009c6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	330c      	adds	r3, #12
 8009c7a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c7c:	693b      	ldr	r3, [r7, #16]
 8009c7e:	e853 3f00 	ldrex	r3, [r3]
 8009c82:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	f023 0310 	bic.w	r3, r3, #16
 8009c8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	330c      	adds	r3, #12
 8009c94:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009c98:	61fa      	str	r2, [r7, #28]
 8009c9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9c:	69b9      	ldr	r1, [r7, #24]
 8009c9e:	69fa      	ldr	r2, [r7, #28]
 8009ca0:	e841 2300 	strex	r3, r2, [r1]
 8009ca4:	617b      	str	r3, [r7, #20]
   return(result);
 8009ca6:	697b      	ldr	r3, [r7, #20]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d1e3      	bne.n	8009c74 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2202      	movs	r2, #2
 8009cb0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009cb2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	f000 f83d 	bl	8009d38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009cbe:	e023      	b.n	8009d08 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009cc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d009      	beq.n	8009ce0 <HAL_UART_IRQHandler+0x4f4>
 8009ccc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d003      	beq.n	8009ce0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	f000 f943 	bl	8009f64 <UART_Transmit_IT>
    return;
 8009cde:	e014      	b.n	8009d0a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ce0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ce4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d00e      	beq.n	8009d0a <HAL_UART_IRQHandler+0x51e>
 8009cec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d008      	beq.n	8009d0a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f000 f983 	bl	800a004 <UART_EndTransmit_IT>
    return;
 8009cfe:	e004      	b.n	8009d0a <HAL_UART_IRQHandler+0x51e>
    return;
 8009d00:	bf00      	nop
 8009d02:	e002      	b.n	8009d0a <HAL_UART_IRQHandler+0x51e>
      return;
 8009d04:	bf00      	nop
 8009d06:	e000      	b.n	8009d0a <HAL_UART_IRQHandler+0x51e>
      return;
 8009d08:	bf00      	nop
  }
}
 8009d0a:	37e8      	adds	r7, #232	; 0xe8
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009d10:	b480      	push	{r7}
 8009d12:	b083      	sub	sp, #12
 8009d14:	af00      	add	r7, sp, #0
 8009d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009d18:	bf00      	nop
 8009d1a:	370c      	adds	r7, #12
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d22:	4770      	bx	lr

08009d24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009d24:	b480      	push	{r7}
 8009d26:	b083      	sub	sp, #12
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009d2c:	bf00      	nop
 8009d2e:	370c      	adds	r7, #12
 8009d30:	46bd      	mov	sp, r7
 8009d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d36:	4770      	bx	lr

08009d38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009d38:	b480      	push	{r7}
 8009d3a:	b083      	sub	sp, #12
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	460b      	mov	r3, r1
 8009d42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009d44:	bf00      	nop
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b086      	sub	sp, #24
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	60f8      	str	r0, [r7, #12]
 8009d58:	60b9      	str	r1, [r7, #8]
 8009d5a:	603b      	str	r3, [r7, #0]
 8009d5c:	4613      	mov	r3, r2
 8009d5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d60:	e03b      	b.n	8009dda <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d62:	6a3b      	ldr	r3, [r7, #32]
 8009d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d68:	d037      	beq.n	8009dda <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d6a:	f7fb fe59 	bl	8005a20 <HAL_GetTick>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	1ad3      	subs	r3, r2, r3
 8009d74:	6a3a      	ldr	r2, [r7, #32]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d302      	bcc.n	8009d80 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d7a:	6a3b      	ldr	r3, [r7, #32]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d101      	bne.n	8009d84 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d80:	2303      	movs	r3, #3
 8009d82:	e03a      	b.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	68db      	ldr	r3, [r3, #12]
 8009d8a:	f003 0304 	and.w	r3, r3, #4
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d023      	beq.n	8009dda <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d92:	68bb      	ldr	r3, [r7, #8]
 8009d94:	2b80      	cmp	r3, #128	; 0x80
 8009d96:	d020      	beq.n	8009dda <UART_WaitOnFlagUntilTimeout+0x8a>
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	2b40      	cmp	r3, #64	; 0x40
 8009d9c:	d01d      	beq.n	8009dda <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f003 0308 	and.w	r3, r3, #8
 8009da8:	2b08      	cmp	r3, #8
 8009daa:	d116      	bne.n	8009dda <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8009dac:	2300      	movs	r3, #0
 8009dae:	617b      	str	r3, [r7, #20]
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	617b      	str	r3, [r7, #20]
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	617b      	str	r3, [r7, #20]
 8009dc0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f000 f857 	bl	8009e76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2208      	movs	r2, #8
 8009dcc:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8009dd6:	2301      	movs	r3, #1
 8009dd8:	e00f      	b.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	4013      	ands	r3, r2
 8009de4:	68ba      	ldr	r2, [r7, #8]
 8009de6:	429a      	cmp	r2, r3
 8009de8:	bf0c      	ite	eq
 8009dea:	2301      	moveq	r3, #1
 8009dec:	2300      	movne	r3, #0
 8009dee:	b2db      	uxtb	r3, r3
 8009df0:	461a      	mov	r2, r3
 8009df2:	79fb      	ldrb	r3, [r7, #7]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d0b4      	beq.n	8009d62 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009df8:	2300      	movs	r3, #0
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	3718      	adds	r7, #24
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}

08009e02 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e02:	b480      	push	{r7}
 8009e04:	b085      	sub	sp, #20
 8009e06:	af00      	add	r7, sp, #0
 8009e08:	60f8      	str	r0, [r7, #12]
 8009e0a:	60b9      	str	r1, [r7, #8]
 8009e0c:	4613      	mov	r3, r2
 8009e0e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	68ba      	ldr	r2, [r7, #8]
 8009e14:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	88fa      	ldrh	r2, [r7, #6]
 8009e1a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	88fa      	ldrh	r2, [r7, #6]
 8009e20:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	2200      	movs	r2, #0
 8009e26:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	2222      	movs	r2, #34	; 0x22
 8009e2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	691b      	ldr	r3, [r3, #16]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d007      	beq.n	8009e48 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	68da      	ldr	r2, [r3, #12]
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e46:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	695a      	ldr	r2, [r3, #20]
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f042 0201 	orr.w	r2, r2, #1
 8009e56:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	68da      	ldr	r2, [r3, #12]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	f042 0220 	orr.w	r2, r2, #32
 8009e66:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009e68:	2300      	movs	r3, #0
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3714      	adds	r7, #20
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e74:	4770      	bx	lr

08009e76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e76:	b480      	push	{r7}
 8009e78:	b095      	sub	sp, #84	; 0x54
 8009e7a:	af00      	add	r7, sp, #0
 8009e7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	330c      	adds	r3, #12
 8009e84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e88:	e853 3f00 	ldrex	r3, [r3]
 8009e8c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e90:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	330c      	adds	r3, #12
 8009e9c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009e9e:	643a      	str	r2, [r7, #64]	; 0x40
 8009ea0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009ea4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009ea6:	e841 2300 	strex	r3, r2, [r1]
 8009eaa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d1e5      	bne.n	8009e7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	3314      	adds	r3, #20
 8009eb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eba:	6a3b      	ldr	r3, [r7, #32]
 8009ebc:	e853 3f00 	ldrex	r3, [r3]
 8009ec0:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ec2:	69fb      	ldr	r3, [r7, #28]
 8009ec4:	f023 0301 	bic.w	r3, r3, #1
 8009ec8:	64bb      	str	r3, [r7, #72]	; 0x48
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3314      	adds	r3, #20
 8009ed0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ed2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009ed4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ed6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ed8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009eda:	e841 2300 	strex	r3, r2, [r1]
 8009ede:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d1e5      	bne.n	8009eb2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d119      	bne.n	8009f22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	330c      	adds	r3, #12
 8009ef4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	e853 3f00 	ldrex	r3, [r3]
 8009efc:	60bb      	str	r3, [r7, #8]
   return(result);
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	f023 0310 	bic.w	r3, r3, #16
 8009f04:	647b      	str	r3, [r7, #68]	; 0x44
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	330c      	adds	r3, #12
 8009f0c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f0e:	61ba      	str	r2, [r7, #24]
 8009f10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f12:	6979      	ldr	r1, [r7, #20]
 8009f14:	69ba      	ldr	r2, [r7, #24]
 8009f16:	e841 2300 	strex	r3, r2, [r1]
 8009f1a:	613b      	str	r3, [r7, #16]
   return(result);
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d1e5      	bne.n	8009eee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2220      	movs	r2, #32
 8009f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009f30:	bf00      	nop
 8009f32:	3754      	adds	r7, #84	; 0x54
 8009f34:	46bd      	mov	sp, r7
 8009f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3a:	4770      	bx	lr

08009f3c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f3c:	b580      	push	{r7, lr}
 8009f3e:	b084      	sub	sp, #16
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2200      	movs	r2, #0
 8009f54:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f7ff fee4 	bl	8009d24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f5c:	bf00      	nop
 8009f5e:	3710      	adds	r7, #16
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b085      	sub	sp, #20
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b21      	cmp	r3, #33	; 0x21
 8009f76:	d13e      	bne.n	8009ff6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	689b      	ldr	r3, [r3, #8]
 8009f7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f80:	d114      	bne.n	8009fac <UART_Transmit_IT+0x48>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	691b      	ldr	r3, [r3, #16]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d110      	bne.n	8009fac <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	6a1b      	ldr	r3, [r3, #32]
 8009f8e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	881b      	ldrh	r3, [r3, #0]
 8009f94:	461a      	mov	r2, r3
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f9e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	6a1b      	ldr	r3, [r3, #32]
 8009fa4:	1c9a      	adds	r2, r3, #2
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	621a      	str	r2, [r3, #32]
 8009faa:	e008      	b.n	8009fbe <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6a1b      	ldr	r3, [r3, #32]
 8009fb0:	1c59      	adds	r1, r3, #1
 8009fb2:	687a      	ldr	r2, [r7, #4]
 8009fb4:	6211      	str	r1, [r2, #32]
 8009fb6:	781a      	ldrb	r2, [r3, #0]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009fc2:	b29b      	uxth	r3, r3
 8009fc4:	3b01      	subs	r3, #1
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	687a      	ldr	r2, [r7, #4]
 8009fca:	4619      	mov	r1, r3
 8009fcc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d10f      	bne.n	8009ff2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	68da      	ldr	r2, [r3, #12]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fe0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	68da      	ldr	r2, [r3, #12]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ff0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	e000      	b.n	8009ff8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009ff6:	2302      	movs	r3, #2
  }
}
 8009ff8:	4618      	mov	r0, r3
 8009ffa:	3714      	adds	r7, #20
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a002:	4770      	bx	lr

0800a004 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68da      	ldr	r2, [r3, #12]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a01a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2220      	movs	r2, #32
 800a020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a024:	6878      	ldr	r0, [r7, #4]
 800a026:	f7ff fe73 	bl	8009d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3708      	adds	r7, #8
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b08c      	sub	sp, #48	; 0x30
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a042:	b2db      	uxtb	r3, r3
 800a044:	2b22      	cmp	r3, #34	; 0x22
 800a046:	f040 80ae 	bne.w	800a1a6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	689b      	ldr	r3, [r3, #8]
 800a04e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a052:	d117      	bne.n	800a084 <UART_Receive_IT+0x50>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	691b      	ldr	r3, [r3, #16]
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d113      	bne.n	800a084 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a05c:	2300      	movs	r3, #0
 800a05e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a064:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	685b      	ldr	r3, [r3, #4]
 800a06c:	b29b      	uxth	r3, r3
 800a06e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a072:	b29a      	uxth	r2, r3
 800a074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a076:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a07c:	1c9a      	adds	r2, r3, #2
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	629a      	str	r2, [r3, #40]	; 0x28
 800a082:	e026      	b.n	800a0d2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a088:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a08a:	2300      	movs	r3, #0
 800a08c:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	689b      	ldr	r3, [r3, #8]
 800a092:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a096:	d007      	beq.n	800a0a8 <UART_Receive_IT+0x74>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	689b      	ldr	r3, [r3, #8]
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d10a      	bne.n	800a0b6 <UART_Receive_IT+0x82>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	691b      	ldr	r3, [r3, #16]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d106      	bne.n	800a0b6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	685b      	ldr	r3, [r3, #4]
 800a0ae:	b2da      	uxtb	r2, r3
 800a0b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0b2:	701a      	strb	r2, [r3, #0]
 800a0b4:	e008      	b.n	800a0c8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0c2:	b2da      	uxtb	r2, r3
 800a0c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0c6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0cc:	1c5a      	adds	r2, r3, #1
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a0d6:	b29b      	uxth	r3, r3
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	687a      	ldr	r2, [r7, #4]
 800a0de:	4619      	mov	r1, r3
 800a0e0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d15d      	bne.n	800a1a2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68da      	ldr	r2, [r3, #12]
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f022 0220 	bic.w	r2, r2, #32
 800a0f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	68da      	ldr	r2, [r3, #12]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a104:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	695a      	ldr	r2, [r3, #20]
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	f022 0201 	bic.w	r2, r2, #1
 800a114:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2220      	movs	r2, #32
 800a11a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a128:	2b01      	cmp	r3, #1
 800a12a:	d135      	bne.n	800a198 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2200      	movs	r2, #0
 800a130:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	330c      	adds	r3, #12
 800a138:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a13a:	697b      	ldr	r3, [r7, #20]
 800a13c:	e853 3f00 	ldrex	r3, [r3]
 800a140:	613b      	str	r3, [r7, #16]
   return(result);
 800a142:	693b      	ldr	r3, [r7, #16]
 800a144:	f023 0310 	bic.w	r3, r3, #16
 800a148:	627b      	str	r3, [r7, #36]	; 0x24
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	330c      	adds	r3, #12
 800a150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a152:	623a      	str	r2, [r7, #32]
 800a154:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a156:	69f9      	ldr	r1, [r7, #28]
 800a158:	6a3a      	ldr	r2, [r7, #32]
 800a15a:	e841 2300 	strex	r3, r2, [r1]
 800a15e:	61bb      	str	r3, [r7, #24]
   return(result);
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d1e5      	bne.n	800a132 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f003 0310 	and.w	r3, r3, #16
 800a170:	2b10      	cmp	r3, #16
 800a172:	d10a      	bne.n	800a18a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a174:	2300      	movs	r3, #0
 800a176:	60fb      	str	r3, [r7, #12]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	60fb      	str	r3, [r7, #12]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	685b      	ldr	r3, [r3, #4]
 800a186:	60fb      	str	r3, [r7, #12]
 800a188:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a18e:	4619      	mov	r1, r3
 800a190:	6878      	ldr	r0, [r7, #4]
 800a192:	f7ff fdd1 	bl	8009d38 <HAL_UARTEx_RxEventCallback>
 800a196:	e002      	b.n	800a19e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f7f8 fa79 	bl	8002690 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a19e:	2300      	movs	r3, #0
 800a1a0:	e002      	b.n	800a1a8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	e000      	b.n	800a1a8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a1a6:	2302      	movs	r3, #2
  }
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3730      	adds	r7, #48	; 0x30
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a1b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a1b4:	b0c0      	sub	sp, #256	; 0x100
 800a1b6:	af00      	add	r7, sp, #0
 800a1b8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	691b      	ldr	r3, [r3, #16]
 800a1c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a1c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1cc:	68d9      	ldr	r1, [r3, #12]
 800a1ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	ea40 0301 	orr.w	r3, r0, r1
 800a1d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a1da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1de:	689a      	ldr	r2, [r3, #8]
 800a1e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	431a      	orrs	r2, r3
 800a1e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	431a      	orrs	r2, r3
 800a1f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a1f4:	69db      	ldr	r3, [r3, #28]
 800a1f6:	4313      	orrs	r3, r2
 800a1f8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a1fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a208:	f021 010c 	bic.w	r1, r1, #12
 800a20c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a210:	681a      	ldr	r2, [r3, #0]
 800a212:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a216:	430b      	orrs	r3, r1
 800a218:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a21a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	695b      	ldr	r3, [r3, #20]
 800a222:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a22a:	6999      	ldr	r1, [r3, #24]
 800a22c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a230:	681a      	ldr	r2, [r3, #0]
 800a232:	ea40 0301 	orr.w	r3, r0, r1
 800a236:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a23c:	681a      	ldr	r2, [r3, #0]
 800a23e:	4b8f      	ldr	r3, [pc, #572]	; (800a47c <UART_SetConfig+0x2cc>)
 800a240:	429a      	cmp	r2, r3
 800a242:	d005      	beq.n	800a250 <UART_SetConfig+0xa0>
 800a244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a248:	681a      	ldr	r2, [r3, #0]
 800a24a:	4b8d      	ldr	r3, [pc, #564]	; (800a480 <UART_SetConfig+0x2d0>)
 800a24c:	429a      	cmp	r2, r3
 800a24e:	d104      	bne.n	800a25a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a250:	f7fe f8bc 	bl	80083cc <HAL_RCC_GetPCLK2Freq>
 800a254:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a258:	e003      	b.n	800a262 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a25a:	f7fe f8a3 	bl	80083a4 <HAL_RCC_GetPCLK1Freq>
 800a25e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a266:	69db      	ldr	r3, [r3, #28]
 800a268:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a26c:	f040 810c 	bne.w	800a488 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a270:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a274:	2200      	movs	r2, #0
 800a276:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a27a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a27e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a282:	4622      	mov	r2, r4
 800a284:	462b      	mov	r3, r5
 800a286:	1891      	adds	r1, r2, r2
 800a288:	65b9      	str	r1, [r7, #88]	; 0x58
 800a28a:	415b      	adcs	r3, r3
 800a28c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a28e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a292:	4621      	mov	r1, r4
 800a294:	eb12 0801 	adds.w	r8, r2, r1
 800a298:	4629      	mov	r1, r5
 800a29a:	eb43 0901 	adc.w	r9, r3, r1
 800a29e:	f04f 0200 	mov.w	r2, #0
 800a2a2:	f04f 0300 	mov.w	r3, #0
 800a2a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a2aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a2ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a2b2:	4690      	mov	r8, r2
 800a2b4:	4699      	mov	r9, r3
 800a2b6:	4623      	mov	r3, r4
 800a2b8:	eb18 0303 	adds.w	r3, r8, r3
 800a2bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a2c0:	462b      	mov	r3, r5
 800a2c2:	eb49 0303 	adc.w	r3, r9, r3
 800a2c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a2ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	2200      	movs	r2, #0
 800a2d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a2d6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a2da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a2de:	460b      	mov	r3, r1
 800a2e0:	18db      	adds	r3, r3, r3
 800a2e2:	653b      	str	r3, [r7, #80]	; 0x50
 800a2e4:	4613      	mov	r3, r2
 800a2e6:	eb42 0303 	adc.w	r3, r2, r3
 800a2ea:	657b      	str	r3, [r7, #84]	; 0x54
 800a2ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a2f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a2f4:	f7f6 fcc0 	bl	8000c78 <__aeabi_uldivmod>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	460b      	mov	r3, r1
 800a2fc:	4b61      	ldr	r3, [pc, #388]	; (800a484 <UART_SetConfig+0x2d4>)
 800a2fe:	fba3 2302 	umull	r2, r3, r3, r2
 800a302:	095b      	lsrs	r3, r3, #5
 800a304:	011c      	lsls	r4, r3, #4
 800a306:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a30a:	2200      	movs	r2, #0
 800a30c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a310:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a314:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a318:	4642      	mov	r2, r8
 800a31a:	464b      	mov	r3, r9
 800a31c:	1891      	adds	r1, r2, r2
 800a31e:	64b9      	str	r1, [r7, #72]	; 0x48
 800a320:	415b      	adcs	r3, r3
 800a322:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a324:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a328:	4641      	mov	r1, r8
 800a32a:	eb12 0a01 	adds.w	sl, r2, r1
 800a32e:	4649      	mov	r1, r9
 800a330:	eb43 0b01 	adc.w	fp, r3, r1
 800a334:	f04f 0200 	mov.w	r2, #0
 800a338:	f04f 0300 	mov.w	r3, #0
 800a33c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a340:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a344:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a348:	4692      	mov	sl, r2
 800a34a:	469b      	mov	fp, r3
 800a34c:	4643      	mov	r3, r8
 800a34e:	eb1a 0303 	adds.w	r3, sl, r3
 800a352:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a356:	464b      	mov	r3, r9
 800a358:	eb4b 0303 	adc.w	r3, fp, r3
 800a35c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a364:	685b      	ldr	r3, [r3, #4]
 800a366:	2200      	movs	r2, #0
 800a368:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a36c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a370:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a374:	460b      	mov	r3, r1
 800a376:	18db      	adds	r3, r3, r3
 800a378:	643b      	str	r3, [r7, #64]	; 0x40
 800a37a:	4613      	mov	r3, r2
 800a37c:	eb42 0303 	adc.w	r3, r2, r3
 800a380:	647b      	str	r3, [r7, #68]	; 0x44
 800a382:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a386:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a38a:	f7f6 fc75 	bl	8000c78 <__aeabi_uldivmod>
 800a38e:	4602      	mov	r2, r0
 800a390:	460b      	mov	r3, r1
 800a392:	4611      	mov	r1, r2
 800a394:	4b3b      	ldr	r3, [pc, #236]	; (800a484 <UART_SetConfig+0x2d4>)
 800a396:	fba3 2301 	umull	r2, r3, r3, r1
 800a39a:	095b      	lsrs	r3, r3, #5
 800a39c:	2264      	movs	r2, #100	; 0x64
 800a39e:	fb02 f303 	mul.w	r3, r2, r3
 800a3a2:	1acb      	subs	r3, r1, r3
 800a3a4:	00db      	lsls	r3, r3, #3
 800a3a6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a3aa:	4b36      	ldr	r3, [pc, #216]	; (800a484 <UART_SetConfig+0x2d4>)
 800a3ac:	fba3 2302 	umull	r2, r3, r3, r2
 800a3b0:	095b      	lsrs	r3, r3, #5
 800a3b2:	005b      	lsls	r3, r3, #1
 800a3b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a3b8:	441c      	add	r4, r3
 800a3ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a3be:	2200      	movs	r2, #0
 800a3c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a3c4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a3c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a3cc:	4642      	mov	r2, r8
 800a3ce:	464b      	mov	r3, r9
 800a3d0:	1891      	adds	r1, r2, r2
 800a3d2:	63b9      	str	r1, [r7, #56]	; 0x38
 800a3d4:	415b      	adcs	r3, r3
 800a3d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a3d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a3dc:	4641      	mov	r1, r8
 800a3de:	1851      	adds	r1, r2, r1
 800a3e0:	6339      	str	r1, [r7, #48]	; 0x30
 800a3e2:	4649      	mov	r1, r9
 800a3e4:	414b      	adcs	r3, r1
 800a3e6:	637b      	str	r3, [r7, #52]	; 0x34
 800a3e8:	f04f 0200 	mov.w	r2, #0
 800a3ec:	f04f 0300 	mov.w	r3, #0
 800a3f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a3f4:	4659      	mov	r1, fp
 800a3f6:	00cb      	lsls	r3, r1, #3
 800a3f8:	4651      	mov	r1, sl
 800a3fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a3fe:	4651      	mov	r1, sl
 800a400:	00ca      	lsls	r2, r1, #3
 800a402:	4610      	mov	r0, r2
 800a404:	4619      	mov	r1, r3
 800a406:	4603      	mov	r3, r0
 800a408:	4642      	mov	r2, r8
 800a40a:	189b      	adds	r3, r3, r2
 800a40c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a410:	464b      	mov	r3, r9
 800a412:	460a      	mov	r2, r1
 800a414:	eb42 0303 	adc.w	r3, r2, r3
 800a418:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a41c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	2200      	movs	r2, #0
 800a424:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a428:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800a42c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800a430:	460b      	mov	r3, r1
 800a432:	18db      	adds	r3, r3, r3
 800a434:	62bb      	str	r3, [r7, #40]	; 0x28
 800a436:	4613      	mov	r3, r2
 800a438:	eb42 0303 	adc.w	r3, r2, r3
 800a43c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a43e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a442:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800a446:	f7f6 fc17 	bl	8000c78 <__aeabi_uldivmod>
 800a44a:	4602      	mov	r2, r0
 800a44c:	460b      	mov	r3, r1
 800a44e:	4b0d      	ldr	r3, [pc, #52]	; (800a484 <UART_SetConfig+0x2d4>)
 800a450:	fba3 1302 	umull	r1, r3, r3, r2
 800a454:	095b      	lsrs	r3, r3, #5
 800a456:	2164      	movs	r1, #100	; 0x64
 800a458:	fb01 f303 	mul.w	r3, r1, r3
 800a45c:	1ad3      	subs	r3, r2, r3
 800a45e:	00db      	lsls	r3, r3, #3
 800a460:	3332      	adds	r3, #50	; 0x32
 800a462:	4a08      	ldr	r2, [pc, #32]	; (800a484 <UART_SetConfig+0x2d4>)
 800a464:	fba2 2303 	umull	r2, r3, r2, r3
 800a468:	095b      	lsrs	r3, r3, #5
 800a46a:	f003 0207 	and.w	r2, r3, #7
 800a46e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4422      	add	r2, r4
 800a476:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a478:	e106      	b.n	800a688 <UART_SetConfig+0x4d8>
 800a47a:	bf00      	nop
 800a47c:	40011000 	.word	0x40011000
 800a480:	40011400 	.word	0x40011400
 800a484:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a488:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a48c:	2200      	movs	r2, #0
 800a48e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a492:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a496:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800a49a:	4642      	mov	r2, r8
 800a49c:	464b      	mov	r3, r9
 800a49e:	1891      	adds	r1, r2, r2
 800a4a0:	6239      	str	r1, [r7, #32]
 800a4a2:	415b      	adcs	r3, r3
 800a4a4:	627b      	str	r3, [r7, #36]	; 0x24
 800a4a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a4aa:	4641      	mov	r1, r8
 800a4ac:	1854      	adds	r4, r2, r1
 800a4ae:	4649      	mov	r1, r9
 800a4b0:	eb43 0501 	adc.w	r5, r3, r1
 800a4b4:	f04f 0200 	mov.w	r2, #0
 800a4b8:	f04f 0300 	mov.w	r3, #0
 800a4bc:	00eb      	lsls	r3, r5, #3
 800a4be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a4c2:	00e2      	lsls	r2, r4, #3
 800a4c4:	4614      	mov	r4, r2
 800a4c6:	461d      	mov	r5, r3
 800a4c8:	4643      	mov	r3, r8
 800a4ca:	18e3      	adds	r3, r4, r3
 800a4cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a4d0:	464b      	mov	r3, r9
 800a4d2:	eb45 0303 	adc.w	r3, r5, r3
 800a4d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a4da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a4de:	685b      	ldr	r3, [r3, #4]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a4e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a4ea:	f04f 0200 	mov.w	r2, #0
 800a4ee:	f04f 0300 	mov.w	r3, #0
 800a4f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800a4f6:	4629      	mov	r1, r5
 800a4f8:	008b      	lsls	r3, r1, #2
 800a4fa:	4621      	mov	r1, r4
 800a4fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a500:	4621      	mov	r1, r4
 800a502:	008a      	lsls	r2, r1, #2
 800a504:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800a508:	f7f6 fbb6 	bl	8000c78 <__aeabi_uldivmod>
 800a50c:	4602      	mov	r2, r0
 800a50e:	460b      	mov	r3, r1
 800a510:	4b60      	ldr	r3, [pc, #384]	; (800a694 <UART_SetConfig+0x4e4>)
 800a512:	fba3 2302 	umull	r2, r3, r3, r2
 800a516:	095b      	lsrs	r3, r3, #5
 800a518:	011c      	lsls	r4, r3, #4
 800a51a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a51e:	2200      	movs	r2, #0
 800a520:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800a524:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a528:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800a52c:	4642      	mov	r2, r8
 800a52e:	464b      	mov	r3, r9
 800a530:	1891      	adds	r1, r2, r2
 800a532:	61b9      	str	r1, [r7, #24]
 800a534:	415b      	adcs	r3, r3
 800a536:	61fb      	str	r3, [r7, #28]
 800a538:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a53c:	4641      	mov	r1, r8
 800a53e:	1851      	adds	r1, r2, r1
 800a540:	6139      	str	r1, [r7, #16]
 800a542:	4649      	mov	r1, r9
 800a544:	414b      	adcs	r3, r1
 800a546:	617b      	str	r3, [r7, #20]
 800a548:	f04f 0200 	mov.w	r2, #0
 800a54c:	f04f 0300 	mov.w	r3, #0
 800a550:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a554:	4659      	mov	r1, fp
 800a556:	00cb      	lsls	r3, r1, #3
 800a558:	4651      	mov	r1, sl
 800a55a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a55e:	4651      	mov	r1, sl
 800a560:	00ca      	lsls	r2, r1, #3
 800a562:	4610      	mov	r0, r2
 800a564:	4619      	mov	r1, r3
 800a566:	4603      	mov	r3, r0
 800a568:	4642      	mov	r2, r8
 800a56a:	189b      	adds	r3, r3, r2
 800a56c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a570:	464b      	mov	r3, r9
 800a572:	460a      	mov	r2, r1
 800a574:	eb42 0303 	adc.w	r3, r2, r3
 800a578:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a57c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a580:	685b      	ldr	r3, [r3, #4]
 800a582:	2200      	movs	r2, #0
 800a584:	67bb      	str	r3, [r7, #120]	; 0x78
 800a586:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a588:	f04f 0200 	mov.w	r2, #0
 800a58c:	f04f 0300 	mov.w	r3, #0
 800a590:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800a594:	4649      	mov	r1, r9
 800a596:	008b      	lsls	r3, r1, #2
 800a598:	4641      	mov	r1, r8
 800a59a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a59e:	4641      	mov	r1, r8
 800a5a0:	008a      	lsls	r2, r1, #2
 800a5a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800a5a6:	f7f6 fb67 	bl	8000c78 <__aeabi_uldivmod>
 800a5aa:	4602      	mov	r2, r0
 800a5ac:	460b      	mov	r3, r1
 800a5ae:	4611      	mov	r1, r2
 800a5b0:	4b38      	ldr	r3, [pc, #224]	; (800a694 <UART_SetConfig+0x4e4>)
 800a5b2:	fba3 2301 	umull	r2, r3, r3, r1
 800a5b6:	095b      	lsrs	r3, r3, #5
 800a5b8:	2264      	movs	r2, #100	; 0x64
 800a5ba:	fb02 f303 	mul.w	r3, r2, r3
 800a5be:	1acb      	subs	r3, r1, r3
 800a5c0:	011b      	lsls	r3, r3, #4
 800a5c2:	3332      	adds	r3, #50	; 0x32
 800a5c4:	4a33      	ldr	r2, [pc, #204]	; (800a694 <UART_SetConfig+0x4e4>)
 800a5c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a5ca:	095b      	lsrs	r3, r3, #5
 800a5cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a5d0:	441c      	add	r4, r3
 800a5d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	673b      	str	r3, [r7, #112]	; 0x70
 800a5da:	677a      	str	r2, [r7, #116]	; 0x74
 800a5dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a5e0:	4642      	mov	r2, r8
 800a5e2:	464b      	mov	r3, r9
 800a5e4:	1891      	adds	r1, r2, r2
 800a5e6:	60b9      	str	r1, [r7, #8]
 800a5e8:	415b      	adcs	r3, r3
 800a5ea:	60fb      	str	r3, [r7, #12]
 800a5ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a5f0:	4641      	mov	r1, r8
 800a5f2:	1851      	adds	r1, r2, r1
 800a5f4:	6039      	str	r1, [r7, #0]
 800a5f6:	4649      	mov	r1, r9
 800a5f8:	414b      	adcs	r3, r1
 800a5fa:	607b      	str	r3, [r7, #4]
 800a5fc:	f04f 0200 	mov.w	r2, #0
 800a600:	f04f 0300 	mov.w	r3, #0
 800a604:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a608:	4659      	mov	r1, fp
 800a60a:	00cb      	lsls	r3, r1, #3
 800a60c:	4651      	mov	r1, sl
 800a60e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a612:	4651      	mov	r1, sl
 800a614:	00ca      	lsls	r2, r1, #3
 800a616:	4610      	mov	r0, r2
 800a618:	4619      	mov	r1, r3
 800a61a:	4603      	mov	r3, r0
 800a61c:	4642      	mov	r2, r8
 800a61e:	189b      	adds	r3, r3, r2
 800a620:	66bb      	str	r3, [r7, #104]	; 0x68
 800a622:	464b      	mov	r3, r9
 800a624:	460a      	mov	r2, r1
 800a626:	eb42 0303 	adc.w	r3, r2, r3
 800a62a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a62c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	2200      	movs	r2, #0
 800a634:	663b      	str	r3, [r7, #96]	; 0x60
 800a636:	667a      	str	r2, [r7, #100]	; 0x64
 800a638:	f04f 0200 	mov.w	r2, #0
 800a63c:	f04f 0300 	mov.w	r3, #0
 800a640:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a644:	4649      	mov	r1, r9
 800a646:	008b      	lsls	r3, r1, #2
 800a648:	4641      	mov	r1, r8
 800a64a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a64e:	4641      	mov	r1, r8
 800a650:	008a      	lsls	r2, r1, #2
 800a652:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a656:	f7f6 fb0f 	bl	8000c78 <__aeabi_uldivmod>
 800a65a:	4602      	mov	r2, r0
 800a65c:	460b      	mov	r3, r1
 800a65e:	4b0d      	ldr	r3, [pc, #52]	; (800a694 <UART_SetConfig+0x4e4>)
 800a660:	fba3 1302 	umull	r1, r3, r3, r2
 800a664:	095b      	lsrs	r3, r3, #5
 800a666:	2164      	movs	r1, #100	; 0x64
 800a668:	fb01 f303 	mul.w	r3, r1, r3
 800a66c:	1ad3      	subs	r3, r2, r3
 800a66e:	011b      	lsls	r3, r3, #4
 800a670:	3332      	adds	r3, #50	; 0x32
 800a672:	4a08      	ldr	r2, [pc, #32]	; (800a694 <UART_SetConfig+0x4e4>)
 800a674:	fba2 2303 	umull	r2, r3, r2, r3
 800a678:	095b      	lsrs	r3, r3, #5
 800a67a:	f003 020f 	and.w	r2, r3, #15
 800a67e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4422      	add	r2, r4
 800a686:	609a      	str	r2, [r3, #8]
}
 800a688:	bf00      	nop
 800a68a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a68e:	46bd      	mov	sp, r7
 800a690:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a694:	51eb851f 	.word	0x51eb851f

0800a698 <asin>:
 800a698:	b538      	push	{r3, r4, r5, lr}
 800a69a:	ed2d 8b02 	vpush	{d8}
 800a69e:	ec55 4b10 	vmov	r4, r5, d0
 800a6a2:	f000 fc85 	bl	800afb0 <__ieee754_asin>
 800a6a6:	4622      	mov	r2, r4
 800a6a8:	462b      	mov	r3, r5
 800a6aa:	4620      	mov	r0, r4
 800a6ac:	4629      	mov	r1, r5
 800a6ae:	eeb0 8a40 	vmov.f32	s16, s0
 800a6b2:	eef0 8a60 	vmov.f32	s17, s1
 800a6b6:	f7f6 fa31 	bl	8000b1c <__aeabi_dcmpun>
 800a6ba:	b9a8      	cbnz	r0, 800a6e8 <asin+0x50>
 800a6bc:	ec45 4b10 	vmov	d0, r4, r5
 800a6c0:	f000 f8ea 	bl	800a898 <fabs>
 800a6c4:	4b0c      	ldr	r3, [pc, #48]	; (800a6f8 <asin+0x60>)
 800a6c6:	ec51 0b10 	vmov	r0, r1, d0
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f7f6 fa1c 	bl	8000b08 <__aeabi_dcmpgt>
 800a6d0:	b150      	cbz	r0, 800a6e8 <asin+0x50>
 800a6d2:	f004 fb93 	bl	800edfc <__errno>
 800a6d6:	ecbd 8b02 	vpop	{d8}
 800a6da:	2321      	movs	r3, #33	; 0x21
 800a6dc:	6003      	str	r3, [r0, #0]
 800a6de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6e2:	4806      	ldr	r0, [pc, #24]	; (800a6fc <asin+0x64>)
 800a6e4:	f000 b9f4 	b.w	800aad0 <nan>
 800a6e8:	eeb0 0a48 	vmov.f32	s0, s16
 800a6ec:	eef0 0a68 	vmov.f32	s1, s17
 800a6f0:	ecbd 8b02 	vpop	{d8}
 800a6f4:	bd38      	pop	{r3, r4, r5, pc}
 800a6f6:	bf00      	nop
 800a6f8:	3ff00000 	.word	0x3ff00000
 800a6fc:	080115c8 	.word	0x080115c8

0800a700 <atan2>:
 800a700:	f000 be6a 	b.w	800b3d8 <__ieee754_atan2>

0800a704 <fmod>:
 800a704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a706:	ed2d 8b02 	vpush	{d8}
 800a70a:	ec57 6b10 	vmov	r6, r7, d0
 800a70e:	ec55 4b11 	vmov	r4, r5, d1
 800a712:	f000 ff27 	bl	800b564 <__ieee754_fmod>
 800a716:	4622      	mov	r2, r4
 800a718:	462b      	mov	r3, r5
 800a71a:	4630      	mov	r0, r6
 800a71c:	4639      	mov	r1, r7
 800a71e:	eeb0 8a40 	vmov.f32	s16, s0
 800a722:	eef0 8a60 	vmov.f32	s17, s1
 800a726:	f7f6 f9f9 	bl	8000b1c <__aeabi_dcmpun>
 800a72a:	b990      	cbnz	r0, 800a752 <fmod+0x4e>
 800a72c:	2200      	movs	r2, #0
 800a72e:	2300      	movs	r3, #0
 800a730:	4620      	mov	r0, r4
 800a732:	4629      	mov	r1, r5
 800a734:	f7f6 f9c0 	bl	8000ab8 <__aeabi_dcmpeq>
 800a738:	b158      	cbz	r0, 800a752 <fmod+0x4e>
 800a73a:	f004 fb5f 	bl	800edfc <__errno>
 800a73e:	2321      	movs	r3, #33	; 0x21
 800a740:	6003      	str	r3, [r0, #0]
 800a742:	2200      	movs	r2, #0
 800a744:	2300      	movs	r3, #0
 800a746:	4610      	mov	r0, r2
 800a748:	4619      	mov	r1, r3
 800a74a:	f7f6 f877 	bl	800083c <__aeabi_ddiv>
 800a74e:	ec41 0b18 	vmov	d8, r0, r1
 800a752:	eeb0 0a48 	vmov.f32	s0, s16
 800a756:	eef0 0a68 	vmov.f32	s1, s17
 800a75a:	ecbd 8b02 	vpop	{d8}
 800a75e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a760 <pow>:
 800a760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a762:	ed2d 8b02 	vpush	{d8}
 800a766:	eeb0 8a40 	vmov.f32	s16, s0
 800a76a:	eef0 8a60 	vmov.f32	s17, s1
 800a76e:	ec55 4b11 	vmov	r4, r5, d1
 800a772:	f001 f805 	bl	800b780 <__ieee754_pow>
 800a776:	4622      	mov	r2, r4
 800a778:	462b      	mov	r3, r5
 800a77a:	4620      	mov	r0, r4
 800a77c:	4629      	mov	r1, r5
 800a77e:	ec57 6b10 	vmov	r6, r7, d0
 800a782:	f7f6 f9cb 	bl	8000b1c <__aeabi_dcmpun>
 800a786:	2800      	cmp	r0, #0
 800a788:	d13b      	bne.n	800a802 <pow+0xa2>
 800a78a:	ec51 0b18 	vmov	r0, r1, d8
 800a78e:	2200      	movs	r2, #0
 800a790:	2300      	movs	r3, #0
 800a792:	f7f6 f991 	bl	8000ab8 <__aeabi_dcmpeq>
 800a796:	b1b8      	cbz	r0, 800a7c8 <pow+0x68>
 800a798:	2200      	movs	r2, #0
 800a79a:	2300      	movs	r3, #0
 800a79c:	4620      	mov	r0, r4
 800a79e:	4629      	mov	r1, r5
 800a7a0:	f7f6 f98a 	bl	8000ab8 <__aeabi_dcmpeq>
 800a7a4:	2800      	cmp	r0, #0
 800a7a6:	d146      	bne.n	800a836 <pow+0xd6>
 800a7a8:	ec45 4b10 	vmov	d0, r4, r5
 800a7ac:	f000 f982 	bl	800aab4 <finite>
 800a7b0:	b338      	cbz	r0, 800a802 <pow+0xa2>
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	4629      	mov	r1, r5
 800a7ba:	f7f6 f987 	bl	8000acc <__aeabi_dcmplt>
 800a7be:	b300      	cbz	r0, 800a802 <pow+0xa2>
 800a7c0:	f004 fb1c 	bl	800edfc <__errno>
 800a7c4:	2322      	movs	r3, #34	; 0x22
 800a7c6:	e01b      	b.n	800a800 <pow+0xa0>
 800a7c8:	ec47 6b10 	vmov	d0, r6, r7
 800a7cc:	f000 f972 	bl	800aab4 <finite>
 800a7d0:	b9e0      	cbnz	r0, 800a80c <pow+0xac>
 800a7d2:	eeb0 0a48 	vmov.f32	s0, s16
 800a7d6:	eef0 0a68 	vmov.f32	s1, s17
 800a7da:	f000 f96b 	bl	800aab4 <finite>
 800a7de:	b1a8      	cbz	r0, 800a80c <pow+0xac>
 800a7e0:	ec45 4b10 	vmov	d0, r4, r5
 800a7e4:	f000 f966 	bl	800aab4 <finite>
 800a7e8:	b180      	cbz	r0, 800a80c <pow+0xac>
 800a7ea:	4632      	mov	r2, r6
 800a7ec:	463b      	mov	r3, r7
 800a7ee:	4630      	mov	r0, r6
 800a7f0:	4639      	mov	r1, r7
 800a7f2:	f7f6 f993 	bl	8000b1c <__aeabi_dcmpun>
 800a7f6:	2800      	cmp	r0, #0
 800a7f8:	d0e2      	beq.n	800a7c0 <pow+0x60>
 800a7fa:	f004 faff 	bl	800edfc <__errno>
 800a7fe:	2321      	movs	r3, #33	; 0x21
 800a800:	6003      	str	r3, [r0, #0]
 800a802:	ecbd 8b02 	vpop	{d8}
 800a806:	ec47 6b10 	vmov	d0, r6, r7
 800a80a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a80c:	2200      	movs	r2, #0
 800a80e:	2300      	movs	r3, #0
 800a810:	4630      	mov	r0, r6
 800a812:	4639      	mov	r1, r7
 800a814:	f7f6 f950 	bl	8000ab8 <__aeabi_dcmpeq>
 800a818:	2800      	cmp	r0, #0
 800a81a:	d0f2      	beq.n	800a802 <pow+0xa2>
 800a81c:	eeb0 0a48 	vmov.f32	s0, s16
 800a820:	eef0 0a68 	vmov.f32	s1, s17
 800a824:	f000 f946 	bl	800aab4 <finite>
 800a828:	2800      	cmp	r0, #0
 800a82a:	d0ea      	beq.n	800a802 <pow+0xa2>
 800a82c:	ec45 4b10 	vmov	d0, r4, r5
 800a830:	f000 f940 	bl	800aab4 <finite>
 800a834:	e7c3      	b.n	800a7be <pow+0x5e>
 800a836:	4f01      	ldr	r7, [pc, #4]	; (800a83c <pow+0xdc>)
 800a838:	2600      	movs	r6, #0
 800a83a:	e7e2      	b.n	800a802 <pow+0xa2>
 800a83c:	3ff00000 	.word	0x3ff00000

0800a840 <sqrt>:
 800a840:	b538      	push	{r3, r4, r5, lr}
 800a842:	ed2d 8b02 	vpush	{d8}
 800a846:	ec55 4b10 	vmov	r4, r5, d0
 800a84a:	f000 f949 	bl	800aae0 <__ieee754_sqrt>
 800a84e:	4622      	mov	r2, r4
 800a850:	462b      	mov	r3, r5
 800a852:	4620      	mov	r0, r4
 800a854:	4629      	mov	r1, r5
 800a856:	eeb0 8a40 	vmov.f32	s16, s0
 800a85a:	eef0 8a60 	vmov.f32	s17, s1
 800a85e:	f7f6 f95d 	bl	8000b1c <__aeabi_dcmpun>
 800a862:	b990      	cbnz	r0, 800a88a <sqrt+0x4a>
 800a864:	2200      	movs	r2, #0
 800a866:	2300      	movs	r3, #0
 800a868:	4620      	mov	r0, r4
 800a86a:	4629      	mov	r1, r5
 800a86c:	f7f6 f92e 	bl	8000acc <__aeabi_dcmplt>
 800a870:	b158      	cbz	r0, 800a88a <sqrt+0x4a>
 800a872:	f004 fac3 	bl	800edfc <__errno>
 800a876:	2321      	movs	r3, #33	; 0x21
 800a878:	6003      	str	r3, [r0, #0]
 800a87a:	2200      	movs	r2, #0
 800a87c:	2300      	movs	r3, #0
 800a87e:	4610      	mov	r0, r2
 800a880:	4619      	mov	r1, r3
 800a882:	f7f5 ffdb 	bl	800083c <__aeabi_ddiv>
 800a886:	ec41 0b18 	vmov	d8, r0, r1
 800a88a:	eeb0 0a48 	vmov.f32	s0, s16
 800a88e:	eef0 0a68 	vmov.f32	s1, s17
 800a892:	ecbd 8b02 	vpop	{d8}
 800a896:	bd38      	pop	{r3, r4, r5, pc}

0800a898 <fabs>:
 800a898:	ec51 0b10 	vmov	r0, r1, d0
 800a89c:	ee10 2a10 	vmov	r2, s0
 800a8a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a8a4:	ec43 2b10 	vmov	d0, r2, r3
 800a8a8:	4770      	bx	lr
 800a8aa:	0000      	movs	r0, r0
 800a8ac:	0000      	movs	r0, r0
	...

0800a8b0 <sin>:
 800a8b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8b2:	ec53 2b10 	vmov	r2, r3, d0
 800a8b6:	4828      	ldr	r0, [pc, #160]	; (800a958 <sin+0xa8>)
 800a8b8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a8bc:	4281      	cmp	r1, r0
 800a8be:	dc07      	bgt.n	800a8d0 <sin+0x20>
 800a8c0:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800a950 <sin+0xa0>
 800a8c4:	2000      	movs	r0, #0
 800a8c6:	b005      	add	sp, #20
 800a8c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8cc:	f000 bab0 	b.w	800ae30 <__kernel_sin>
 800a8d0:	4822      	ldr	r0, [pc, #136]	; (800a95c <sin+0xac>)
 800a8d2:	4281      	cmp	r1, r0
 800a8d4:	dd09      	ble.n	800a8ea <sin+0x3a>
 800a8d6:	ee10 0a10 	vmov	r0, s0
 800a8da:	4619      	mov	r1, r3
 800a8dc:	f7f5 fccc 	bl	8000278 <__aeabi_dsub>
 800a8e0:	ec41 0b10 	vmov	d0, r0, r1
 800a8e4:	b005      	add	sp, #20
 800a8e6:	f85d fb04 	ldr.w	pc, [sp], #4
 800a8ea:	4668      	mov	r0, sp
 800a8ec:	f001 fc74 	bl	800c1d8 <__ieee754_rem_pio2>
 800a8f0:	f000 0003 	and.w	r0, r0, #3
 800a8f4:	2801      	cmp	r0, #1
 800a8f6:	d00c      	beq.n	800a912 <sin+0x62>
 800a8f8:	2802      	cmp	r0, #2
 800a8fa:	d011      	beq.n	800a920 <sin+0x70>
 800a8fc:	b9f0      	cbnz	r0, 800a93c <sin+0x8c>
 800a8fe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a902:	ed9d 0b00 	vldr	d0, [sp]
 800a906:	2001      	movs	r0, #1
 800a908:	f000 fa92 	bl	800ae30 <__kernel_sin>
 800a90c:	ec51 0b10 	vmov	r0, r1, d0
 800a910:	e7e6      	b.n	800a8e0 <sin+0x30>
 800a912:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a916:	ed9d 0b00 	vldr	d0, [sp]
 800a91a:	f000 f9c1 	bl	800aca0 <__kernel_cos>
 800a91e:	e7f5      	b.n	800a90c <sin+0x5c>
 800a920:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a924:	ed9d 0b00 	vldr	d0, [sp]
 800a928:	2001      	movs	r0, #1
 800a92a:	f000 fa81 	bl	800ae30 <__kernel_sin>
 800a92e:	ec53 2b10 	vmov	r2, r3, d0
 800a932:	ee10 0a10 	vmov	r0, s0
 800a936:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a93a:	e7d1      	b.n	800a8e0 <sin+0x30>
 800a93c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a940:	ed9d 0b00 	vldr	d0, [sp]
 800a944:	f000 f9ac 	bl	800aca0 <__kernel_cos>
 800a948:	e7f1      	b.n	800a92e <sin+0x7e>
 800a94a:	bf00      	nop
 800a94c:	f3af 8000 	nop.w
	...
 800a958:	3fe921fb 	.word	0x3fe921fb
 800a95c:	7fefffff 	.word	0x7fefffff

0800a960 <atan2f>:
 800a960:	f002 b888 	b.w	800ca74 <__ieee754_atan2f>

0800a964 <sqrtf>:
 800a964:	b508      	push	{r3, lr}
 800a966:	ed2d 8b02 	vpush	{d8}
 800a96a:	eeb0 8a40 	vmov.f32	s16, s0
 800a96e:	f000 f991 	bl	800ac94 <__ieee754_sqrtf>
 800a972:	eeb4 8a48 	vcmp.f32	s16, s16
 800a976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a97a:	d60c      	bvs.n	800a996 <sqrtf+0x32>
 800a97c:	eddf 8a07 	vldr	s17, [pc, #28]	; 800a99c <sqrtf+0x38>
 800a980:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a988:	d505      	bpl.n	800a996 <sqrtf+0x32>
 800a98a:	f004 fa37 	bl	800edfc <__errno>
 800a98e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a992:	2321      	movs	r3, #33	; 0x21
 800a994:	6003      	str	r3, [r0, #0]
 800a996:	ecbd 8b02 	vpop	{d8}
 800a99a:	bd08      	pop	{r3, pc}
 800a99c:	00000000 	.word	0x00000000

0800a9a0 <cosf>:
 800a9a0:	ee10 3a10 	vmov	r3, s0
 800a9a4:	b507      	push	{r0, r1, r2, lr}
 800a9a6:	4a1e      	ldr	r2, [pc, #120]	; (800aa20 <cosf+0x80>)
 800a9a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a9ac:	4293      	cmp	r3, r2
 800a9ae:	dc06      	bgt.n	800a9be <cosf+0x1e>
 800a9b0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800aa24 <cosf+0x84>
 800a9b4:	b003      	add	sp, #12
 800a9b6:	f85d eb04 	ldr.w	lr, [sp], #4
 800a9ba:	f001 bfb5 	b.w	800c928 <__kernel_cosf>
 800a9be:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a9c2:	db04      	blt.n	800a9ce <cosf+0x2e>
 800a9c4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a9c8:	b003      	add	sp, #12
 800a9ca:	f85d fb04 	ldr.w	pc, [sp], #4
 800a9ce:	4668      	mov	r0, sp
 800a9d0:	f002 f8f0 	bl	800cbb4 <__ieee754_rem_pio2f>
 800a9d4:	f000 0003 	and.w	r0, r0, #3
 800a9d8:	2801      	cmp	r0, #1
 800a9da:	d009      	beq.n	800a9f0 <cosf+0x50>
 800a9dc:	2802      	cmp	r0, #2
 800a9de:	d010      	beq.n	800aa02 <cosf+0x62>
 800a9e0:	b9b0      	cbnz	r0, 800aa10 <cosf+0x70>
 800a9e2:	eddd 0a01 	vldr	s1, [sp, #4]
 800a9e6:	ed9d 0a00 	vldr	s0, [sp]
 800a9ea:	f001 ff9d 	bl	800c928 <__kernel_cosf>
 800a9ee:	e7eb      	b.n	800a9c8 <cosf+0x28>
 800a9f0:	eddd 0a01 	vldr	s1, [sp, #4]
 800a9f4:	ed9d 0a00 	vldr	s0, [sp]
 800a9f8:	f001 fff4 	bl	800c9e4 <__kernel_sinf>
 800a9fc:	eeb1 0a40 	vneg.f32	s0, s0
 800aa00:	e7e2      	b.n	800a9c8 <cosf+0x28>
 800aa02:	eddd 0a01 	vldr	s1, [sp, #4]
 800aa06:	ed9d 0a00 	vldr	s0, [sp]
 800aa0a:	f001 ff8d 	bl	800c928 <__kernel_cosf>
 800aa0e:	e7f5      	b.n	800a9fc <cosf+0x5c>
 800aa10:	eddd 0a01 	vldr	s1, [sp, #4]
 800aa14:	ed9d 0a00 	vldr	s0, [sp]
 800aa18:	2001      	movs	r0, #1
 800aa1a:	f001 ffe3 	bl	800c9e4 <__kernel_sinf>
 800aa1e:	e7d3      	b.n	800a9c8 <cosf+0x28>
 800aa20:	3f490fd8 	.word	0x3f490fd8
 800aa24:	00000000 	.word	0x00000000

0800aa28 <sinf>:
 800aa28:	ee10 3a10 	vmov	r3, s0
 800aa2c:	b507      	push	{r0, r1, r2, lr}
 800aa2e:	4a1f      	ldr	r2, [pc, #124]	; (800aaac <sinf+0x84>)
 800aa30:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aa34:	4293      	cmp	r3, r2
 800aa36:	dc07      	bgt.n	800aa48 <sinf+0x20>
 800aa38:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800aab0 <sinf+0x88>
 800aa3c:	2000      	movs	r0, #0
 800aa3e:	b003      	add	sp, #12
 800aa40:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa44:	f001 bfce 	b.w	800c9e4 <__kernel_sinf>
 800aa48:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800aa4c:	db04      	blt.n	800aa58 <sinf+0x30>
 800aa4e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800aa52:	b003      	add	sp, #12
 800aa54:	f85d fb04 	ldr.w	pc, [sp], #4
 800aa58:	4668      	mov	r0, sp
 800aa5a:	f002 f8ab 	bl	800cbb4 <__ieee754_rem_pio2f>
 800aa5e:	f000 0003 	and.w	r0, r0, #3
 800aa62:	2801      	cmp	r0, #1
 800aa64:	d00a      	beq.n	800aa7c <sinf+0x54>
 800aa66:	2802      	cmp	r0, #2
 800aa68:	d00f      	beq.n	800aa8a <sinf+0x62>
 800aa6a:	b9c0      	cbnz	r0, 800aa9e <sinf+0x76>
 800aa6c:	eddd 0a01 	vldr	s1, [sp, #4]
 800aa70:	ed9d 0a00 	vldr	s0, [sp]
 800aa74:	2001      	movs	r0, #1
 800aa76:	f001 ffb5 	bl	800c9e4 <__kernel_sinf>
 800aa7a:	e7ea      	b.n	800aa52 <sinf+0x2a>
 800aa7c:	eddd 0a01 	vldr	s1, [sp, #4]
 800aa80:	ed9d 0a00 	vldr	s0, [sp]
 800aa84:	f001 ff50 	bl	800c928 <__kernel_cosf>
 800aa88:	e7e3      	b.n	800aa52 <sinf+0x2a>
 800aa8a:	eddd 0a01 	vldr	s1, [sp, #4]
 800aa8e:	ed9d 0a00 	vldr	s0, [sp]
 800aa92:	2001      	movs	r0, #1
 800aa94:	f001 ffa6 	bl	800c9e4 <__kernel_sinf>
 800aa98:	eeb1 0a40 	vneg.f32	s0, s0
 800aa9c:	e7d9      	b.n	800aa52 <sinf+0x2a>
 800aa9e:	eddd 0a01 	vldr	s1, [sp, #4]
 800aaa2:	ed9d 0a00 	vldr	s0, [sp]
 800aaa6:	f001 ff3f 	bl	800c928 <__kernel_cosf>
 800aaaa:	e7f5      	b.n	800aa98 <sinf+0x70>
 800aaac:	3f490fd8 	.word	0x3f490fd8
 800aab0:	00000000 	.word	0x00000000

0800aab4 <finite>:
 800aab4:	b082      	sub	sp, #8
 800aab6:	ed8d 0b00 	vstr	d0, [sp]
 800aaba:	9801      	ldr	r0, [sp, #4]
 800aabc:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800aac0:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800aac4:	0fc0      	lsrs	r0, r0, #31
 800aac6:	b002      	add	sp, #8
 800aac8:	4770      	bx	lr
 800aaca:	0000      	movs	r0, r0
 800aacc:	0000      	movs	r0, r0
	...

0800aad0 <nan>:
 800aad0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800aad8 <nan+0x8>
 800aad4:	4770      	bx	lr
 800aad6:	bf00      	nop
 800aad8:	00000000 	.word	0x00000000
 800aadc:	7ff80000 	.word	0x7ff80000

0800aae0 <__ieee754_sqrt>:
 800aae0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae4:	ec55 4b10 	vmov	r4, r5, d0
 800aae8:	4e67      	ldr	r6, [pc, #412]	; (800ac88 <__ieee754_sqrt+0x1a8>)
 800aaea:	43ae      	bics	r6, r5
 800aaec:	ee10 0a10 	vmov	r0, s0
 800aaf0:	ee10 2a10 	vmov	r2, s0
 800aaf4:	4629      	mov	r1, r5
 800aaf6:	462b      	mov	r3, r5
 800aaf8:	d10d      	bne.n	800ab16 <__ieee754_sqrt+0x36>
 800aafa:	f7f5 fd75 	bl	80005e8 <__aeabi_dmul>
 800aafe:	4602      	mov	r2, r0
 800ab00:	460b      	mov	r3, r1
 800ab02:	4620      	mov	r0, r4
 800ab04:	4629      	mov	r1, r5
 800ab06:	f7f5 fbb9 	bl	800027c <__adddf3>
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	460d      	mov	r5, r1
 800ab0e:	ec45 4b10 	vmov	d0, r4, r5
 800ab12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab16:	2d00      	cmp	r5, #0
 800ab18:	dc0b      	bgt.n	800ab32 <__ieee754_sqrt+0x52>
 800ab1a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ab1e:	4326      	orrs	r6, r4
 800ab20:	d0f5      	beq.n	800ab0e <__ieee754_sqrt+0x2e>
 800ab22:	b135      	cbz	r5, 800ab32 <__ieee754_sqrt+0x52>
 800ab24:	f7f5 fba8 	bl	8000278 <__aeabi_dsub>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	460b      	mov	r3, r1
 800ab2c:	f7f5 fe86 	bl	800083c <__aeabi_ddiv>
 800ab30:	e7eb      	b.n	800ab0a <__ieee754_sqrt+0x2a>
 800ab32:	1509      	asrs	r1, r1, #20
 800ab34:	f000 808d 	beq.w	800ac52 <__ieee754_sqrt+0x172>
 800ab38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab3c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800ab40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab44:	07c9      	lsls	r1, r1, #31
 800ab46:	bf5c      	itt	pl
 800ab48:	005b      	lslpl	r3, r3, #1
 800ab4a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800ab4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ab52:	bf58      	it	pl
 800ab54:	0052      	lslpl	r2, r2, #1
 800ab56:	2500      	movs	r5, #0
 800ab58:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ab5c:	1076      	asrs	r6, r6, #1
 800ab5e:	0052      	lsls	r2, r2, #1
 800ab60:	f04f 0e16 	mov.w	lr, #22
 800ab64:	46ac      	mov	ip, r5
 800ab66:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800ab6a:	eb0c 0001 	add.w	r0, ip, r1
 800ab6e:	4298      	cmp	r0, r3
 800ab70:	bfde      	ittt	le
 800ab72:	1a1b      	suble	r3, r3, r0
 800ab74:	eb00 0c01 	addle.w	ip, r0, r1
 800ab78:	186d      	addle	r5, r5, r1
 800ab7a:	005b      	lsls	r3, r3, #1
 800ab7c:	f1be 0e01 	subs.w	lr, lr, #1
 800ab80:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800ab84:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800ab88:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800ab8c:	d1ed      	bne.n	800ab6a <__ieee754_sqrt+0x8a>
 800ab8e:	4674      	mov	r4, lr
 800ab90:	2720      	movs	r7, #32
 800ab92:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800ab96:	4563      	cmp	r3, ip
 800ab98:	eb01 000e 	add.w	r0, r1, lr
 800ab9c:	dc02      	bgt.n	800aba4 <__ieee754_sqrt+0xc4>
 800ab9e:	d113      	bne.n	800abc8 <__ieee754_sqrt+0xe8>
 800aba0:	4290      	cmp	r0, r2
 800aba2:	d811      	bhi.n	800abc8 <__ieee754_sqrt+0xe8>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	eb00 0e01 	add.w	lr, r0, r1
 800abaa:	da57      	bge.n	800ac5c <__ieee754_sqrt+0x17c>
 800abac:	f1be 0f00 	cmp.w	lr, #0
 800abb0:	db54      	blt.n	800ac5c <__ieee754_sqrt+0x17c>
 800abb2:	f10c 0801 	add.w	r8, ip, #1
 800abb6:	eba3 030c 	sub.w	r3, r3, ip
 800abba:	4290      	cmp	r0, r2
 800abbc:	bf88      	it	hi
 800abbe:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800abc2:	1a12      	subs	r2, r2, r0
 800abc4:	440c      	add	r4, r1
 800abc6:	46c4      	mov	ip, r8
 800abc8:	005b      	lsls	r3, r3, #1
 800abca:	3f01      	subs	r7, #1
 800abcc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800abd0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800abd4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800abd8:	d1dd      	bne.n	800ab96 <__ieee754_sqrt+0xb6>
 800abda:	4313      	orrs	r3, r2
 800abdc:	d01b      	beq.n	800ac16 <__ieee754_sqrt+0x136>
 800abde:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800ac8c <__ieee754_sqrt+0x1ac>
 800abe2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800ac90 <__ieee754_sqrt+0x1b0>
 800abe6:	e9da 0100 	ldrd	r0, r1, [sl]
 800abea:	e9db 2300 	ldrd	r2, r3, [fp]
 800abee:	f7f5 fb43 	bl	8000278 <__aeabi_dsub>
 800abf2:	e9da 8900 	ldrd	r8, r9, [sl]
 800abf6:	4602      	mov	r2, r0
 800abf8:	460b      	mov	r3, r1
 800abfa:	4640      	mov	r0, r8
 800abfc:	4649      	mov	r1, r9
 800abfe:	f7f5 ff6f 	bl	8000ae0 <__aeabi_dcmple>
 800ac02:	b140      	cbz	r0, 800ac16 <__ieee754_sqrt+0x136>
 800ac04:	f1b4 3fff 	cmp.w	r4, #4294967295
 800ac08:	e9da 0100 	ldrd	r0, r1, [sl]
 800ac0c:	e9db 2300 	ldrd	r2, r3, [fp]
 800ac10:	d126      	bne.n	800ac60 <__ieee754_sqrt+0x180>
 800ac12:	3501      	adds	r5, #1
 800ac14:	463c      	mov	r4, r7
 800ac16:	106a      	asrs	r2, r5, #1
 800ac18:	0863      	lsrs	r3, r4, #1
 800ac1a:	07e9      	lsls	r1, r5, #31
 800ac1c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800ac20:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800ac24:	bf48      	it	mi
 800ac26:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800ac2a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800ac2e:	461c      	mov	r4, r3
 800ac30:	e76d      	b.n	800ab0e <__ieee754_sqrt+0x2e>
 800ac32:	0ad3      	lsrs	r3, r2, #11
 800ac34:	3815      	subs	r0, #21
 800ac36:	0552      	lsls	r2, r2, #21
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d0fa      	beq.n	800ac32 <__ieee754_sqrt+0x152>
 800ac3c:	02dc      	lsls	r4, r3, #11
 800ac3e:	d50a      	bpl.n	800ac56 <__ieee754_sqrt+0x176>
 800ac40:	f1c1 0420 	rsb	r4, r1, #32
 800ac44:	fa22 f404 	lsr.w	r4, r2, r4
 800ac48:	1e4d      	subs	r5, r1, #1
 800ac4a:	408a      	lsls	r2, r1
 800ac4c:	4323      	orrs	r3, r4
 800ac4e:	1b41      	subs	r1, r0, r5
 800ac50:	e772      	b.n	800ab38 <__ieee754_sqrt+0x58>
 800ac52:	4608      	mov	r0, r1
 800ac54:	e7f0      	b.n	800ac38 <__ieee754_sqrt+0x158>
 800ac56:	005b      	lsls	r3, r3, #1
 800ac58:	3101      	adds	r1, #1
 800ac5a:	e7ef      	b.n	800ac3c <__ieee754_sqrt+0x15c>
 800ac5c:	46e0      	mov	r8, ip
 800ac5e:	e7aa      	b.n	800abb6 <__ieee754_sqrt+0xd6>
 800ac60:	f7f5 fb0c 	bl	800027c <__adddf3>
 800ac64:	e9da 8900 	ldrd	r8, r9, [sl]
 800ac68:	4602      	mov	r2, r0
 800ac6a:	460b      	mov	r3, r1
 800ac6c:	4640      	mov	r0, r8
 800ac6e:	4649      	mov	r1, r9
 800ac70:	f7f5 ff2c 	bl	8000acc <__aeabi_dcmplt>
 800ac74:	b120      	cbz	r0, 800ac80 <__ieee754_sqrt+0x1a0>
 800ac76:	1ca0      	adds	r0, r4, #2
 800ac78:	bf08      	it	eq
 800ac7a:	3501      	addeq	r5, #1
 800ac7c:	3402      	adds	r4, #2
 800ac7e:	e7ca      	b.n	800ac16 <__ieee754_sqrt+0x136>
 800ac80:	3401      	adds	r4, #1
 800ac82:	f024 0401 	bic.w	r4, r4, #1
 800ac86:	e7c6      	b.n	800ac16 <__ieee754_sqrt+0x136>
 800ac88:	7ff00000 	.word	0x7ff00000
 800ac8c:	20000018 	.word	0x20000018
 800ac90:	20000020 	.word	0x20000020

0800ac94 <__ieee754_sqrtf>:
 800ac94:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ac98:	4770      	bx	lr
 800ac9a:	0000      	movs	r0, r0
 800ac9c:	0000      	movs	r0, r0
	...

0800aca0 <__kernel_cos>:
 800aca0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca4:	ec57 6b10 	vmov	r6, r7, d0
 800aca8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800acac:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800acb0:	ed8d 1b00 	vstr	d1, [sp]
 800acb4:	da07      	bge.n	800acc6 <__kernel_cos+0x26>
 800acb6:	ee10 0a10 	vmov	r0, s0
 800acba:	4639      	mov	r1, r7
 800acbc:	f7f5 ff44 	bl	8000b48 <__aeabi_d2iz>
 800acc0:	2800      	cmp	r0, #0
 800acc2:	f000 8088 	beq.w	800add6 <__kernel_cos+0x136>
 800acc6:	4632      	mov	r2, r6
 800acc8:	463b      	mov	r3, r7
 800acca:	4630      	mov	r0, r6
 800accc:	4639      	mov	r1, r7
 800acce:	f7f5 fc8b 	bl	80005e8 <__aeabi_dmul>
 800acd2:	4b51      	ldr	r3, [pc, #324]	; (800ae18 <__kernel_cos+0x178>)
 800acd4:	2200      	movs	r2, #0
 800acd6:	4604      	mov	r4, r0
 800acd8:	460d      	mov	r5, r1
 800acda:	f7f5 fc85 	bl	80005e8 <__aeabi_dmul>
 800acde:	a340      	add	r3, pc, #256	; (adr r3, 800ade0 <__kernel_cos+0x140>)
 800ace0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace4:	4682      	mov	sl, r0
 800ace6:	468b      	mov	fp, r1
 800ace8:	4620      	mov	r0, r4
 800acea:	4629      	mov	r1, r5
 800acec:	f7f5 fc7c 	bl	80005e8 <__aeabi_dmul>
 800acf0:	a33d      	add	r3, pc, #244	; (adr r3, 800ade8 <__kernel_cos+0x148>)
 800acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf6:	f7f5 fac1 	bl	800027c <__adddf3>
 800acfa:	4622      	mov	r2, r4
 800acfc:	462b      	mov	r3, r5
 800acfe:	f7f5 fc73 	bl	80005e8 <__aeabi_dmul>
 800ad02:	a33b      	add	r3, pc, #236	; (adr r3, 800adf0 <__kernel_cos+0x150>)
 800ad04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad08:	f7f5 fab6 	bl	8000278 <__aeabi_dsub>
 800ad0c:	4622      	mov	r2, r4
 800ad0e:	462b      	mov	r3, r5
 800ad10:	f7f5 fc6a 	bl	80005e8 <__aeabi_dmul>
 800ad14:	a338      	add	r3, pc, #224	; (adr r3, 800adf8 <__kernel_cos+0x158>)
 800ad16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad1a:	f7f5 faaf 	bl	800027c <__adddf3>
 800ad1e:	4622      	mov	r2, r4
 800ad20:	462b      	mov	r3, r5
 800ad22:	f7f5 fc61 	bl	80005e8 <__aeabi_dmul>
 800ad26:	a336      	add	r3, pc, #216	; (adr r3, 800ae00 <__kernel_cos+0x160>)
 800ad28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad2c:	f7f5 faa4 	bl	8000278 <__aeabi_dsub>
 800ad30:	4622      	mov	r2, r4
 800ad32:	462b      	mov	r3, r5
 800ad34:	f7f5 fc58 	bl	80005e8 <__aeabi_dmul>
 800ad38:	a333      	add	r3, pc, #204	; (adr r3, 800ae08 <__kernel_cos+0x168>)
 800ad3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad3e:	f7f5 fa9d 	bl	800027c <__adddf3>
 800ad42:	4622      	mov	r2, r4
 800ad44:	462b      	mov	r3, r5
 800ad46:	f7f5 fc4f 	bl	80005e8 <__aeabi_dmul>
 800ad4a:	4622      	mov	r2, r4
 800ad4c:	462b      	mov	r3, r5
 800ad4e:	f7f5 fc4b 	bl	80005e8 <__aeabi_dmul>
 800ad52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad56:	4604      	mov	r4, r0
 800ad58:	460d      	mov	r5, r1
 800ad5a:	4630      	mov	r0, r6
 800ad5c:	4639      	mov	r1, r7
 800ad5e:	f7f5 fc43 	bl	80005e8 <__aeabi_dmul>
 800ad62:	460b      	mov	r3, r1
 800ad64:	4602      	mov	r2, r0
 800ad66:	4629      	mov	r1, r5
 800ad68:	4620      	mov	r0, r4
 800ad6a:	f7f5 fa85 	bl	8000278 <__aeabi_dsub>
 800ad6e:	4b2b      	ldr	r3, [pc, #172]	; (800ae1c <__kernel_cos+0x17c>)
 800ad70:	4598      	cmp	r8, r3
 800ad72:	4606      	mov	r6, r0
 800ad74:	460f      	mov	r7, r1
 800ad76:	dc10      	bgt.n	800ad9a <__kernel_cos+0xfa>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	4650      	mov	r0, sl
 800ad7e:	4659      	mov	r1, fp
 800ad80:	f7f5 fa7a 	bl	8000278 <__aeabi_dsub>
 800ad84:	460b      	mov	r3, r1
 800ad86:	4926      	ldr	r1, [pc, #152]	; (800ae20 <__kernel_cos+0x180>)
 800ad88:	4602      	mov	r2, r0
 800ad8a:	2000      	movs	r0, #0
 800ad8c:	f7f5 fa74 	bl	8000278 <__aeabi_dsub>
 800ad90:	ec41 0b10 	vmov	d0, r0, r1
 800ad94:	b003      	add	sp, #12
 800ad96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad9a:	4b22      	ldr	r3, [pc, #136]	; (800ae24 <__kernel_cos+0x184>)
 800ad9c:	4920      	ldr	r1, [pc, #128]	; (800ae20 <__kernel_cos+0x180>)
 800ad9e:	4598      	cmp	r8, r3
 800ada0:	bfcc      	ite	gt
 800ada2:	4d21      	ldrgt	r5, [pc, #132]	; (800ae28 <__kernel_cos+0x188>)
 800ada4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800ada8:	2400      	movs	r4, #0
 800adaa:	4622      	mov	r2, r4
 800adac:	462b      	mov	r3, r5
 800adae:	2000      	movs	r0, #0
 800adb0:	f7f5 fa62 	bl	8000278 <__aeabi_dsub>
 800adb4:	4622      	mov	r2, r4
 800adb6:	4680      	mov	r8, r0
 800adb8:	4689      	mov	r9, r1
 800adba:	462b      	mov	r3, r5
 800adbc:	4650      	mov	r0, sl
 800adbe:	4659      	mov	r1, fp
 800adc0:	f7f5 fa5a 	bl	8000278 <__aeabi_dsub>
 800adc4:	4632      	mov	r2, r6
 800adc6:	463b      	mov	r3, r7
 800adc8:	f7f5 fa56 	bl	8000278 <__aeabi_dsub>
 800adcc:	4602      	mov	r2, r0
 800adce:	460b      	mov	r3, r1
 800add0:	4640      	mov	r0, r8
 800add2:	4649      	mov	r1, r9
 800add4:	e7da      	b.n	800ad8c <__kernel_cos+0xec>
 800add6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800ae10 <__kernel_cos+0x170>
 800adda:	e7db      	b.n	800ad94 <__kernel_cos+0xf4>
 800addc:	f3af 8000 	nop.w
 800ade0:	be8838d4 	.word	0xbe8838d4
 800ade4:	bda8fae9 	.word	0xbda8fae9
 800ade8:	bdb4b1c4 	.word	0xbdb4b1c4
 800adec:	3e21ee9e 	.word	0x3e21ee9e
 800adf0:	809c52ad 	.word	0x809c52ad
 800adf4:	3e927e4f 	.word	0x3e927e4f
 800adf8:	19cb1590 	.word	0x19cb1590
 800adfc:	3efa01a0 	.word	0x3efa01a0
 800ae00:	16c15177 	.word	0x16c15177
 800ae04:	3f56c16c 	.word	0x3f56c16c
 800ae08:	5555554c 	.word	0x5555554c
 800ae0c:	3fa55555 	.word	0x3fa55555
 800ae10:	00000000 	.word	0x00000000
 800ae14:	3ff00000 	.word	0x3ff00000
 800ae18:	3fe00000 	.word	0x3fe00000
 800ae1c:	3fd33332 	.word	0x3fd33332
 800ae20:	3ff00000 	.word	0x3ff00000
 800ae24:	3fe90000 	.word	0x3fe90000
 800ae28:	3fd20000 	.word	0x3fd20000
 800ae2c:	00000000 	.word	0x00000000

0800ae30 <__kernel_sin>:
 800ae30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae34:	ed2d 8b04 	vpush	{d8-d9}
 800ae38:	eeb0 8a41 	vmov.f32	s16, s2
 800ae3c:	eef0 8a61 	vmov.f32	s17, s3
 800ae40:	ec55 4b10 	vmov	r4, r5, d0
 800ae44:	b083      	sub	sp, #12
 800ae46:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ae4a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800ae4e:	9001      	str	r0, [sp, #4]
 800ae50:	da06      	bge.n	800ae60 <__kernel_sin+0x30>
 800ae52:	ee10 0a10 	vmov	r0, s0
 800ae56:	4629      	mov	r1, r5
 800ae58:	f7f5 fe76 	bl	8000b48 <__aeabi_d2iz>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	d051      	beq.n	800af04 <__kernel_sin+0xd4>
 800ae60:	4622      	mov	r2, r4
 800ae62:	462b      	mov	r3, r5
 800ae64:	4620      	mov	r0, r4
 800ae66:	4629      	mov	r1, r5
 800ae68:	f7f5 fbbe 	bl	80005e8 <__aeabi_dmul>
 800ae6c:	4682      	mov	sl, r0
 800ae6e:	468b      	mov	fp, r1
 800ae70:	4602      	mov	r2, r0
 800ae72:	460b      	mov	r3, r1
 800ae74:	4620      	mov	r0, r4
 800ae76:	4629      	mov	r1, r5
 800ae78:	f7f5 fbb6 	bl	80005e8 <__aeabi_dmul>
 800ae7c:	a341      	add	r3, pc, #260	; (adr r3, 800af84 <__kernel_sin+0x154>)
 800ae7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae82:	4680      	mov	r8, r0
 800ae84:	4689      	mov	r9, r1
 800ae86:	4650      	mov	r0, sl
 800ae88:	4659      	mov	r1, fp
 800ae8a:	f7f5 fbad 	bl	80005e8 <__aeabi_dmul>
 800ae8e:	a33f      	add	r3, pc, #252	; (adr r3, 800af8c <__kernel_sin+0x15c>)
 800ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae94:	f7f5 f9f0 	bl	8000278 <__aeabi_dsub>
 800ae98:	4652      	mov	r2, sl
 800ae9a:	465b      	mov	r3, fp
 800ae9c:	f7f5 fba4 	bl	80005e8 <__aeabi_dmul>
 800aea0:	a33c      	add	r3, pc, #240	; (adr r3, 800af94 <__kernel_sin+0x164>)
 800aea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aea6:	f7f5 f9e9 	bl	800027c <__adddf3>
 800aeaa:	4652      	mov	r2, sl
 800aeac:	465b      	mov	r3, fp
 800aeae:	f7f5 fb9b 	bl	80005e8 <__aeabi_dmul>
 800aeb2:	a33a      	add	r3, pc, #232	; (adr r3, 800af9c <__kernel_sin+0x16c>)
 800aeb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeb8:	f7f5 f9de 	bl	8000278 <__aeabi_dsub>
 800aebc:	4652      	mov	r2, sl
 800aebe:	465b      	mov	r3, fp
 800aec0:	f7f5 fb92 	bl	80005e8 <__aeabi_dmul>
 800aec4:	a337      	add	r3, pc, #220	; (adr r3, 800afa4 <__kernel_sin+0x174>)
 800aec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeca:	f7f5 f9d7 	bl	800027c <__adddf3>
 800aece:	9b01      	ldr	r3, [sp, #4]
 800aed0:	4606      	mov	r6, r0
 800aed2:	460f      	mov	r7, r1
 800aed4:	b9eb      	cbnz	r3, 800af12 <__kernel_sin+0xe2>
 800aed6:	4602      	mov	r2, r0
 800aed8:	460b      	mov	r3, r1
 800aeda:	4650      	mov	r0, sl
 800aedc:	4659      	mov	r1, fp
 800aede:	f7f5 fb83 	bl	80005e8 <__aeabi_dmul>
 800aee2:	a325      	add	r3, pc, #148	; (adr r3, 800af78 <__kernel_sin+0x148>)
 800aee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee8:	f7f5 f9c6 	bl	8000278 <__aeabi_dsub>
 800aeec:	4642      	mov	r2, r8
 800aeee:	464b      	mov	r3, r9
 800aef0:	f7f5 fb7a 	bl	80005e8 <__aeabi_dmul>
 800aef4:	4602      	mov	r2, r0
 800aef6:	460b      	mov	r3, r1
 800aef8:	4620      	mov	r0, r4
 800aefa:	4629      	mov	r1, r5
 800aefc:	f7f5 f9be 	bl	800027c <__adddf3>
 800af00:	4604      	mov	r4, r0
 800af02:	460d      	mov	r5, r1
 800af04:	ec45 4b10 	vmov	d0, r4, r5
 800af08:	b003      	add	sp, #12
 800af0a:	ecbd 8b04 	vpop	{d8-d9}
 800af0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af12:	4b1b      	ldr	r3, [pc, #108]	; (800af80 <__kernel_sin+0x150>)
 800af14:	ec51 0b18 	vmov	r0, r1, d8
 800af18:	2200      	movs	r2, #0
 800af1a:	f7f5 fb65 	bl	80005e8 <__aeabi_dmul>
 800af1e:	4632      	mov	r2, r6
 800af20:	ec41 0b19 	vmov	d9, r0, r1
 800af24:	463b      	mov	r3, r7
 800af26:	4640      	mov	r0, r8
 800af28:	4649      	mov	r1, r9
 800af2a:	f7f5 fb5d 	bl	80005e8 <__aeabi_dmul>
 800af2e:	4602      	mov	r2, r0
 800af30:	460b      	mov	r3, r1
 800af32:	ec51 0b19 	vmov	r0, r1, d9
 800af36:	f7f5 f99f 	bl	8000278 <__aeabi_dsub>
 800af3a:	4652      	mov	r2, sl
 800af3c:	465b      	mov	r3, fp
 800af3e:	f7f5 fb53 	bl	80005e8 <__aeabi_dmul>
 800af42:	ec53 2b18 	vmov	r2, r3, d8
 800af46:	f7f5 f997 	bl	8000278 <__aeabi_dsub>
 800af4a:	a30b      	add	r3, pc, #44	; (adr r3, 800af78 <__kernel_sin+0x148>)
 800af4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af50:	4606      	mov	r6, r0
 800af52:	460f      	mov	r7, r1
 800af54:	4640      	mov	r0, r8
 800af56:	4649      	mov	r1, r9
 800af58:	f7f5 fb46 	bl	80005e8 <__aeabi_dmul>
 800af5c:	4602      	mov	r2, r0
 800af5e:	460b      	mov	r3, r1
 800af60:	4630      	mov	r0, r6
 800af62:	4639      	mov	r1, r7
 800af64:	f7f5 f98a 	bl	800027c <__adddf3>
 800af68:	4602      	mov	r2, r0
 800af6a:	460b      	mov	r3, r1
 800af6c:	4620      	mov	r0, r4
 800af6e:	4629      	mov	r1, r5
 800af70:	f7f5 f982 	bl	8000278 <__aeabi_dsub>
 800af74:	e7c4      	b.n	800af00 <__kernel_sin+0xd0>
 800af76:	bf00      	nop
 800af78:	55555549 	.word	0x55555549
 800af7c:	3fc55555 	.word	0x3fc55555
 800af80:	3fe00000 	.word	0x3fe00000
 800af84:	5acfd57c 	.word	0x5acfd57c
 800af88:	3de5d93a 	.word	0x3de5d93a
 800af8c:	8a2b9ceb 	.word	0x8a2b9ceb
 800af90:	3e5ae5e6 	.word	0x3e5ae5e6
 800af94:	57b1fe7d 	.word	0x57b1fe7d
 800af98:	3ec71de3 	.word	0x3ec71de3
 800af9c:	19c161d5 	.word	0x19c161d5
 800afa0:	3f2a01a0 	.word	0x3f2a01a0
 800afa4:	1110f8a6 	.word	0x1110f8a6
 800afa8:	3f811111 	.word	0x3f811111
 800afac:	00000000 	.word	0x00000000

0800afb0 <__ieee754_asin>:
 800afb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb4:	ed2d 8b04 	vpush	{d8-d9}
 800afb8:	ec55 4b10 	vmov	r4, r5, d0
 800afbc:	4bcc      	ldr	r3, [pc, #816]	; (800b2f0 <__ieee754_asin+0x340>)
 800afbe:	b083      	sub	sp, #12
 800afc0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800afc4:	4598      	cmp	r8, r3
 800afc6:	9501      	str	r5, [sp, #4]
 800afc8:	dd33      	ble.n	800b032 <__ieee754_asin+0x82>
 800afca:	f108 4840 	add.w	r8, r8, #3221225472	; 0xc0000000
 800afce:	f508 1880 	add.w	r8, r8, #1048576	; 0x100000
 800afd2:	ea58 0804 	orrs.w	r8, r8, r4
 800afd6:	d117      	bne.n	800b008 <__ieee754_asin+0x58>
 800afd8:	a3ab      	add	r3, pc, #684	; (adr r3, 800b288 <__ieee754_asin+0x2d8>)
 800afda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afde:	ee10 0a10 	vmov	r0, s0
 800afe2:	4629      	mov	r1, r5
 800afe4:	f7f5 fb00 	bl	80005e8 <__aeabi_dmul>
 800afe8:	a3a9      	add	r3, pc, #676	; (adr r3, 800b290 <__ieee754_asin+0x2e0>)
 800afea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afee:	4606      	mov	r6, r0
 800aff0:	460f      	mov	r7, r1
 800aff2:	4620      	mov	r0, r4
 800aff4:	4629      	mov	r1, r5
 800aff6:	f7f5 faf7 	bl	80005e8 <__aeabi_dmul>
 800affa:	4602      	mov	r2, r0
 800affc:	460b      	mov	r3, r1
 800affe:	4630      	mov	r0, r6
 800b000:	4639      	mov	r1, r7
 800b002:	f7f5 f93b 	bl	800027c <__adddf3>
 800b006:	e00b      	b.n	800b020 <__ieee754_asin+0x70>
 800b008:	ee10 2a10 	vmov	r2, s0
 800b00c:	462b      	mov	r3, r5
 800b00e:	ee10 0a10 	vmov	r0, s0
 800b012:	4629      	mov	r1, r5
 800b014:	f7f5 f930 	bl	8000278 <__aeabi_dsub>
 800b018:	4602      	mov	r2, r0
 800b01a:	460b      	mov	r3, r1
 800b01c:	f7f5 fc0e 	bl	800083c <__aeabi_ddiv>
 800b020:	4604      	mov	r4, r0
 800b022:	460d      	mov	r5, r1
 800b024:	ec45 4b10 	vmov	d0, r4, r5
 800b028:	b003      	add	sp, #12
 800b02a:	ecbd 8b04 	vpop	{d8-d9}
 800b02e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b032:	4bb0      	ldr	r3, [pc, #704]	; (800b2f4 <__ieee754_asin+0x344>)
 800b034:	4598      	cmp	r8, r3
 800b036:	dc11      	bgt.n	800b05c <__ieee754_asin+0xac>
 800b038:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800b03c:	f280 80ae 	bge.w	800b19c <__ieee754_asin+0x1ec>
 800b040:	a395      	add	r3, pc, #596	; (adr r3, 800b298 <__ieee754_asin+0x2e8>)
 800b042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b046:	ee10 0a10 	vmov	r0, s0
 800b04a:	4629      	mov	r1, r5
 800b04c:	f7f5 f916 	bl	800027c <__adddf3>
 800b050:	4ba9      	ldr	r3, [pc, #676]	; (800b2f8 <__ieee754_asin+0x348>)
 800b052:	2200      	movs	r2, #0
 800b054:	f7f5 fd58 	bl	8000b08 <__aeabi_dcmpgt>
 800b058:	2800      	cmp	r0, #0
 800b05a:	d1e3      	bne.n	800b024 <__ieee754_asin+0x74>
 800b05c:	ec45 4b10 	vmov	d0, r4, r5
 800b060:	f7ff fc1a 	bl	800a898 <fabs>
 800b064:	49a4      	ldr	r1, [pc, #656]	; (800b2f8 <__ieee754_asin+0x348>)
 800b066:	ec53 2b10 	vmov	r2, r3, d0
 800b06a:	2000      	movs	r0, #0
 800b06c:	f7f5 f904 	bl	8000278 <__aeabi_dsub>
 800b070:	4ba2      	ldr	r3, [pc, #648]	; (800b2fc <__ieee754_asin+0x34c>)
 800b072:	2200      	movs	r2, #0
 800b074:	f7f5 fab8 	bl	80005e8 <__aeabi_dmul>
 800b078:	a389      	add	r3, pc, #548	; (adr r3, 800b2a0 <__ieee754_asin+0x2f0>)
 800b07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b07e:	4604      	mov	r4, r0
 800b080:	460d      	mov	r5, r1
 800b082:	f7f5 fab1 	bl	80005e8 <__aeabi_dmul>
 800b086:	a388      	add	r3, pc, #544	; (adr r3, 800b2a8 <__ieee754_asin+0x2f8>)
 800b088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08c:	f7f5 f8f6 	bl	800027c <__adddf3>
 800b090:	4622      	mov	r2, r4
 800b092:	462b      	mov	r3, r5
 800b094:	f7f5 faa8 	bl	80005e8 <__aeabi_dmul>
 800b098:	a385      	add	r3, pc, #532	; (adr r3, 800b2b0 <__ieee754_asin+0x300>)
 800b09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09e:	f7f5 f8eb 	bl	8000278 <__aeabi_dsub>
 800b0a2:	4622      	mov	r2, r4
 800b0a4:	462b      	mov	r3, r5
 800b0a6:	f7f5 fa9f 	bl	80005e8 <__aeabi_dmul>
 800b0aa:	a383      	add	r3, pc, #524	; (adr r3, 800b2b8 <__ieee754_asin+0x308>)
 800b0ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b0:	f7f5 f8e4 	bl	800027c <__adddf3>
 800b0b4:	4622      	mov	r2, r4
 800b0b6:	462b      	mov	r3, r5
 800b0b8:	f7f5 fa96 	bl	80005e8 <__aeabi_dmul>
 800b0bc:	a380      	add	r3, pc, #512	; (adr r3, 800b2c0 <__ieee754_asin+0x310>)
 800b0be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0c2:	f7f5 f8d9 	bl	8000278 <__aeabi_dsub>
 800b0c6:	4622      	mov	r2, r4
 800b0c8:	462b      	mov	r3, r5
 800b0ca:	f7f5 fa8d 	bl	80005e8 <__aeabi_dmul>
 800b0ce:	a37e      	add	r3, pc, #504	; (adr r3, 800b2c8 <__ieee754_asin+0x318>)
 800b0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d4:	f7f5 f8d2 	bl	800027c <__adddf3>
 800b0d8:	4622      	mov	r2, r4
 800b0da:	462b      	mov	r3, r5
 800b0dc:	f7f5 fa84 	bl	80005e8 <__aeabi_dmul>
 800b0e0:	a37b      	add	r3, pc, #492	; (adr r3, 800b2d0 <__ieee754_asin+0x320>)
 800b0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0e6:	ec41 0b18 	vmov	d8, r0, r1
 800b0ea:	4620      	mov	r0, r4
 800b0ec:	4629      	mov	r1, r5
 800b0ee:	f7f5 fa7b 	bl	80005e8 <__aeabi_dmul>
 800b0f2:	a379      	add	r3, pc, #484	; (adr r3, 800b2d8 <__ieee754_asin+0x328>)
 800b0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f8:	f7f5 f8be 	bl	8000278 <__aeabi_dsub>
 800b0fc:	4622      	mov	r2, r4
 800b0fe:	462b      	mov	r3, r5
 800b100:	f7f5 fa72 	bl	80005e8 <__aeabi_dmul>
 800b104:	a376      	add	r3, pc, #472	; (adr r3, 800b2e0 <__ieee754_asin+0x330>)
 800b106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b10a:	f7f5 f8b7 	bl	800027c <__adddf3>
 800b10e:	4622      	mov	r2, r4
 800b110:	462b      	mov	r3, r5
 800b112:	f7f5 fa69 	bl	80005e8 <__aeabi_dmul>
 800b116:	a374      	add	r3, pc, #464	; (adr r3, 800b2e8 <__ieee754_asin+0x338>)
 800b118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b11c:	f7f5 f8ac 	bl	8000278 <__aeabi_dsub>
 800b120:	4622      	mov	r2, r4
 800b122:	462b      	mov	r3, r5
 800b124:	f7f5 fa60 	bl	80005e8 <__aeabi_dmul>
 800b128:	4b73      	ldr	r3, [pc, #460]	; (800b2f8 <__ieee754_asin+0x348>)
 800b12a:	2200      	movs	r2, #0
 800b12c:	f7f5 f8a6 	bl	800027c <__adddf3>
 800b130:	ec45 4b10 	vmov	d0, r4, r5
 800b134:	4606      	mov	r6, r0
 800b136:	460f      	mov	r7, r1
 800b138:	f7ff fcd2 	bl	800aae0 <__ieee754_sqrt>
 800b13c:	4b70      	ldr	r3, [pc, #448]	; (800b300 <__ieee754_asin+0x350>)
 800b13e:	4598      	cmp	r8, r3
 800b140:	ec5b ab10 	vmov	sl, fp, d0
 800b144:	f340 80de 	ble.w	800b304 <__ieee754_asin+0x354>
 800b148:	4632      	mov	r2, r6
 800b14a:	463b      	mov	r3, r7
 800b14c:	ec51 0b18 	vmov	r0, r1, d8
 800b150:	f7f5 fb74 	bl	800083c <__aeabi_ddiv>
 800b154:	4652      	mov	r2, sl
 800b156:	465b      	mov	r3, fp
 800b158:	f7f5 fa46 	bl	80005e8 <__aeabi_dmul>
 800b15c:	4652      	mov	r2, sl
 800b15e:	465b      	mov	r3, fp
 800b160:	f7f5 f88c 	bl	800027c <__adddf3>
 800b164:	4602      	mov	r2, r0
 800b166:	460b      	mov	r3, r1
 800b168:	f7f5 f888 	bl	800027c <__adddf3>
 800b16c:	a348      	add	r3, pc, #288	; (adr r3, 800b290 <__ieee754_asin+0x2e0>)
 800b16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b172:	f7f5 f881 	bl	8000278 <__aeabi_dsub>
 800b176:	4602      	mov	r2, r0
 800b178:	460b      	mov	r3, r1
 800b17a:	a143      	add	r1, pc, #268	; (adr r1, 800b288 <__ieee754_asin+0x2d8>)
 800b17c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b180:	f7f5 f87a 	bl	8000278 <__aeabi_dsub>
 800b184:	9b01      	ldr	r3, [sp, #4]
 800b186:	2b00      	cmp	r3, #0
 800b188:	bfdc      	itt	le
 800b18a:	4602      	movle	r2, r0
 800b18c:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800b190:	4604      	mov	r4, r0
 800b192:	460d      	mov	r5, r1
 800b194:	bfdc      	itt	le
 800b196:	4614      	movle	r4, r2
 800b198:	461d      	movle	r5, r3
 800b19a:	e743      	b.n	800b024 <__ieee754_asin+0x74>
 800b19c:	ee10 2a10 	vmov	r2, s0
 800b1a0:	ee10 0a10 	vmov	r0, s0
 800b1a4:	462b      	mov	r3, r5
 800b1a6:	4629      	mov	r1, r5
 800b1a8:	f7f5 fa1e 	bl	80005e8 <__aeabi_dmul>
 800b1ac:	a33c      	add	r3, pc, #240	; (adr r3, 800b2a0 <__ieee754_asin+0x2f0>)
 800b1ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b2:	4606      	mov	r6, r0
 800b1b4:	460f      	mov	r7, r1
 800b1b6:	f7f5 fa17 	bl	80005e8 <__aeabi_dmul>
 800b1ba:	a33b      	add	r3, pc, #236	; (adr r3, 800b2a8 <__ieee754_asin+0x2f8>)
 800b1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1c0:	f7f5 f85c 	bl	800027c <__adddf3>
 800b1c4:	4632      	mov	r2, r6
 800b1c6:	463b      	mov	r3, r7
 800b1c8:	f7f5 fa0e 	bl	80005e8 <__aeabi_dmul>
 800b1cc:	a338      	add	r3, pc, #224	; (adr r3, 800b2b0 <__ieee754_asin+0x300>)
 800b1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1d2:	f7f5 f851 	bl	8000278 <__aeabi_dsub>
 800b1d6:	4632      	mov	r2, r6
 800b1d8:	463b      	mov	r3, r7
 800b1da:	f7f5 fa05 	bl	80005e8 <__aeabi_dmul>
 800b1de:	a336      	add	r3, pc, #216	; (adr r3, 800b2b8 <__ieee754_asin+0x308>)
 800b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e4:	f7f5 f84a 	bl	800027c <__adddf3>
 800b1e8:	4632      	mov	r2, r6
 800b1ea:	463b      	mov	r3, r7
 800b1ec:	f7f5 f9fc 	bl	80005e8 <__aeabi_dmul>
 800b1f0:	a333      	add	r3, pc, #204	; (adr r3, 800b2c0 <__ieee754_asin+0x310>)
 800b1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1f6:	f7f5 f83f 	bl	8000278 <__aeabi_dsub>
 800b1fa:	4632      	mov	r2, r6
 800b1fc:	463b      	mov	r3, r7
 800b1fe:	f7f5 f9f3 	bl	80005e8 <__aeabi_dmul>
 800b202:	a331      	add	r3, pc, #196	; (adr r3, 800b2c8 <__ieee754_asin+0x318>)
 800b204:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b208:	f7f5 f838 	bl	800027c <__adddf3>
 800b20c:	4632      	mov	r2, r6
 800b20e:	463b      	mov	r3, r7
 800b210:	f7f5 f9ea 	bl	80005e8 <__aeabi_dmul>
 800b214:	a32e      	add	r3, pc, #184	; (adr r3, 800b2d0 <__ieee754_asin+0x320>)
 800b216:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21a:	4680      	mov	r8, r0
 800b21c:	4689      	mov	r9, r1
 800b21e:	4630      	mov	r0, r6
 800b220:	4639      	mov	r1, r7
 800b222:	f7f5 f9e1 	bl	80005e8 <__aeabi_dmul>
 800b226:	a32c      	add	r3, pc, #176	; (adr r3, 800b2d8 <__ieee754_asin+0x328>)
 800b228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b22c:	f7f5 f824 	bl	8000278 <__aeabi_dsub>
 800b230:	4632      	mov	r2, r6
 800b232:	463b      	mov	r3, r7
 800b234:	f7f5 f9d8 	bl	80005e8 <__aeabi_dmul>
 800b238:	a329      	add	r3, pc, #164	; (adr r3, 800b2e0 <__ieee754_asin+0x330>)
 800b23a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b23e:	f7f5 f81d 	bl	800027c <__adddf3>
 800b242:	4632      	mov	r2, r6
 800b244:	463b      	mov	r3, r7
 800b246:	f7f5 f9cf 	bl	80005e8 <__aeabi_dmul>
 800b24a:	a327      	add	r3, pc, #156	; (adr r3, 800b2e8 <__ieee754_asin+0x338>)
 800b24c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b250:	f7f5 f812 	bl	8000278 <__aeabi_dsub>
 800b254:	4632      	mov	r2, r6
 800b256:	463b      	mov	r3, r7
 800b258:	f7f5 f9c6 	bl	80005e8 <__aeabi_dmul>
 800b25c:	4b26      	ldr	r3, [pc, #152]	; (800b2f8 <__ieee754_asin+0x348>)
 800b25e:	2200      	movs	r2, #0
 800b260:	f7f5 f80c 	bl	800027c <__adddf3>
 800b264:	4602      	mov	r2, r0
 800b266:	460b      	mov	r3, r1
 800b268:	4640      	mov	r0, r8
 800b26a:	4649      	mov	r1, r9
 800b26c:	f7f5 fae6 	bl	800083c <__aeabi_ddiv>
 800b270:	4622      	mov	r2, r4
 800b272:	462b      	mov	r3, r5
 800b274:	f7f5 f9b8 	bl	80005e8 <__aeabi_dmul>
 800b278:	4602      	mov	r2, r0
 800b27a:	460b      	mov	r3, r1
 800b27c:	4620      	mov	r0, r4
 800b27e:	4629      	mov	r1, r5
 800b280:	e6bf      	b.n	800b002 <__ieee754_asin+0x52>
 800b282:	bf00      	nop
 800b284:	f3af 8000 	nop.w
 800b288:	54442d18 	.word	0x54442d18
 800b28c:	3ff921fb 	.word	0x3ff921fb
 800b290:	33145c07 	.word	0x33145c07
 800b294:	3c91a626 	.word	0x3c91a626
 800b298:	8800759c 	.word	0x8800759c
 800b29c:	7e37e43c 	.word	0x7e37e43c
 800b2a0:	0dfdf709 	.word	0x0dfdf709
 800b2a4:	3f023de1 	.word	0x3f023de1
 800b2a8:	7501b288 	.word	0x7501b288
 800b2ac:	3f49efe0 	.word	0x3f49efe0
 800b2b0:	b5688f3b 	.word	0xb5688f3b
 800b2b4:	3fa48228 	.word	0x3fa48228
 800b2b8:	0e884455 	.word	0x0e884455
 800b2bc:	3fc9c155 	.word	0x3fc9c155
 800b2c0:	03eb6f7d 	.word	0x03eb6f7d
 800b2c4:	3fd4d612 	.word	0x3fd4d612
 800b2c8:	55555555 	.word	0x55555555
 800b2cc:	3fc55555 	.word	0x3fc55555
 800b2d0:	b12e9282 	.word	0xb12e9282
 800b2d4:	3fb3b8c5 	.word	0x3fb3b8c5
 800b2d8:	1b8d0159 	.word	0x1b8d0159
 800b2dc:	3fe6066c 	.word	0x3fe6066c
 800b2e0:	9c598ac8 	.word	0x9c598ac8
 800b2e4:	40002ae5 	.word	0x40002ae5
 800b2e8:	1c8a2d4b 	.word	0x1c8a2d4b
 800b2ec:	40033a27 	.word	0x40033a27
 800b2f0:	3fefffff 	.word	0x3fefffff
 800b2f4:	3fdfffff 	.word	0x3fdfffff
 800b2f8:	3ff00000 	.word	0x3ff00000
 800b2fc:	3fe00000 	.word	0x3fe00000
 800b300:	3fef3332 	.word	0x3fef3332
 800b304:	ee10 2a10 	vmov	r2, s0
 800b308:	ee10 0a10 	vmov	r0, s0
 800b30c:	465b      	mov	r3, fp
 800b30e:	4659      	mov	r1, fp
 800b310:	f7f4 ffb4 	bl	800027c <__adddf3>
 800b314:	4632      	mov	r2, r6
 800b316:	463b      	mov	r3, r7
 800b318:	ec41 0b19 	vmov	d9, r0, r1
 800b31c:	ec51 0b18 	vmov	r0, r1, d8
 800b320:	f7f5 fa8c 	bl	800083c <__aeabi_ddiv>
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	ec51 0b19 	vmov	r0, r1, d9
 800b32c:	f7f5 f95c 	bl	80005e8 <__aeabi_dmul>
 800b330:	f04f 0800 	mov.w	r8, #0
 800b334:	4606      	mov	r6, r0
 800b336:	460f      	mov	r7, r1
 800b338:	4642      	mov	r2, r8
 800b33a:	465b      	mov	r3, fp
 800b33c:	4640      	mov	r0, r8
 800b33e:	4659      	mov	r1, fp
 800b340:	f7f5 f952 	bl	80005e8 <__aeabi_dmul>
 800b344:	4602      	mov	r2, r0
 800b346:	460b      	mov	r3, r1
 800b348:	4620      	mov	r0, r4
 800b34a:	4629      	mov	r1, r5
 800b34c:	f7f4 ff94 	bl	8000278 <__aeabi_dsub>
 800b350:	4642      	mov	r2, r8
 800b352:	4604      	mov	r4, r0
 800b354:	460d      	mov	r5, r1
 800b356:	465b      	mov	r3, fp
 800b358:	4650      	mov	r0, sl
 800b35a:	4659      	mov	r1, fp
 800b35c:	f7f4 ff8e 	bl	800027c <__adddf3>
 800b360:	4602      	mov	r2, r0
 800b362:	460b      	mov	r3, r1
 800b364:	4620      	mov	r0, r4
 800b366:	4629      	mov	r1, r5
 800b368:	f7f5 fa68 	bl	800083c <__aeabi_ddiv>
 800b36c:	4602      	mov	r2, r0
 800b36e:	460b      	mov	r3, r1
 800b370:	f7f4 ff84 	bl	800027c <__adddf3>
 800b374:	4602      	mov	r2, r0
 800b376:	460b      	mov	r3, r1
 800b378:	a113      	add	r1, pc, #76	; (adr r1, 800b3c8 <__ieee754_asin+0x418>)
 800b37a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b37e:	f7f4 ff7b 	bl	8000278 <__aeabi_dsub>
 800b382:	4602      	mov	r2, r0
 800b384:	460b      	mov	r3, r1
 800b386:	4630      	mov	r0, r6
 800b388:	4639      	mov	r1, r7
 800b38a:	f7f4 ff75 	bl	8000278 <__aeabi_dsub>
 800b38e:	4642      	mov	r2, r8
 800b390:	4604      	mov	r4, r0
 800b392:	460d      	mov	r5, r1
 800b394:	465b      	mov	r3, fp
 800b396:	4640      	mov	r0, r8
 800b398:	4659      	mov	r1, fp
 800b39a:	f7f4 ff6f 	bl	800027c <__adddf3>
 800b39e:	4602      	mov	r2, r0
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	a10b      	add	r1, pc, #44	; (adr r1, 800b3d0 <__ieee754_asin+0x420>)
 800b3a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3a8:	f7f4 ff66 	bl	8000278 <__aeabi_dsub>
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	4629      	mov	r1, r5
 800b3b4:	f7f4 ff60 	bl	8000278 <__aeabi_dsub>
 800b3b8:	4602      	mov	r2, r0
 800b3ba:	460b      	mov	r3, r1
 800b3bc:	a104      	add	r1, pc, #16	; (adr r1, 800b3d0 <__ieee754_asin+0x420>)
 800b3be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3c2:	e6dd      	b.n	800b180 <__ieee754_asin+0x1d0>
 800b3c4:	f3af 8000 	nop.w
 800b3c8:	33145c07 	.word	0x33145c07
 800b3cc:	3c91a626 	.word	0x3c91a626
 800b3d0:	54442d18 	.word	0x54442d18
 800b3d4:	3fe921fb 	.word	0x3fe921fb

0800b3d8 <__ieee754_atan2>:
 800b3d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3dc:	ec57 6b11 	vmov	r6, r7, d1
 800b3e0:	4273      	negs	r3, r6
 800b3e2:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800b560 <__ieee754_atan2+0x188>
 800b3e6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800b3ea:	4333      	orrs	r3, r6
 800b3ec:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800b3f0:	4543      	cmp	r3, r8
 800b3f2:	ec51 0b10 	vmov	r0, r1, d0
 800b3f6:	ee11 5a10 	vmov	r5, s2
 800b3fa:	d80a      	bhi.n	800b412 <__ieee754_atan2+0x3a>
 800b3fc:	4244      	negs	r4, r0
 800b3fe:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b402:	4304      	orrs	r4, r0
 800b404:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800b408:	4544      	cmp	r4, r8
 800b40a:	ee10 9a10 	vmov	r9, s0
 800b40e:	468e      	mov	lr, r1
 800b410:	d907      	bls.n	800b422 <__ieee754_atan2+0x4a>
 800b412:	4632      	mov	r2, r6
 800b414:	463b      	mov	r3, r7
 800b416:	f7f4 ff31 	bl	800027c <__adddf3>
 800b41a:	ec41 0b10 	vmov	d0, r0, r1
 800b41e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b422:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800b426:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b42a:	4334      	orrs	r4, r6
 800b42c:	d103      	bne.n	800b436 <__ieee754_atan2+0x5e>
 800b42e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b432:	f001 b8d9 	b.w	800c5e8 <atan>
 800b436:	17bc      	asrs	r4, r7, #30
 800b438:	f004 0402 	and.w	r4, r4, #2
 800b43c:	ea53 0909 	orrs.w	r9, r3, r9
 800b440:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800b444:	d107      	bne.n	800b456 <__ieee754_atan2+0x7e>
 800b446:	2c02      	cmp	r4, #2
 800b448:	d05f      	beq.n	800b50a <__ieee754_atan2+0x132>
 800b44a:	2c03      	cmp	r4, #3
 800b44c:	d1e5      	bne.n	800b41a <__ieee754_atan2+0x42>
 800b44e:	a140      	add	r1, pc, #256	; (adr r1, 800b550 <__ieee754_atan2+0x178>)
 800b450:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b454:	e7e1      	b.n	800b41a <__ieee754_atan2+0x42>
 800b456:	4315      	orrs	r5, r2
 800b458:	d106      	bne.n	800b468 <__ieee754_atan2+0x90>
 800b45a:	f1be 0f00 	cmp.w	lr, #0
 800b45e:	da5f      	bge.n	800b520 <__ieee754_atan2+0x148>
 800b460:	a13d      	add	r1, pc, #244	; (adr r1, 800b558 <__ieee754_atan2+0x180>)
 800b462:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b466:	e7d8      	b.n	800b41a <__ieee754_atan2+0x42>
 800b468:	4542      	cmp	r2, r8
 800b46a:	d10f      	bne.n	800b48c <__ieee754_atan2+0xb4>
 800b46c:	4293      	cmp	r3, r2
 800b46e:	f104 34ff 	add.w	r4, r4, #4294967295
 800b472:	d107      	bne.n	800b484 <__ieee754_atan2+0xac>
 800b474:	2c02      	cmp	r4, #2
 800b476:	d84c      	bhi.n	800b512 <__ieee754_atan2+0x13a>
 800b478:	4b33      	ldr	r3, [pc, #204]	; (800b548 <__ieee754_atan2+0x170>)
 800b47a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b47e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b482:	e7ca      	b.n	800b41a <__ieee754_atan2+0x42>
 800b484:	2c02      	cmp	r4, #2
 800b486:	d848      	bhi.n	800b51a <__ieee754_atan2+0x142>
 800b488:	4b30      	ldr	r3, [pc, #192]	; (800b54c <__ieee754_atan2+0x174>)
 800b48a:	e7f6      	b.n	800b47a <__ieee754_atan2+0xa2>
 800b48c:	4543      	cmp	r3, r8
 800b48e:	d0e4      	beq.n	800b45a <__ieee754_atan2+0x82>
 800b490:	1a9b      	subs	r3, r3, r2
 800b492:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b496:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b49a:	da1e      	bge.n	800b4da <__ieee754_atan2+0x102>
 800b49c:	2f00      	cmp	r7, #0
 800b49e:	da01      	bge.n	800b4a4 <__ieee754_atan2+0xcc>
 800b4a0:	323c      	adds	r2, #60	; 0x3c
 800b4a2:	db1e      	blt.n	800b4e2 <__ieee754_atan2+0x10a>
 800b4a4:	4632      	mov	r2, r6
 800b4a6:	463b      	mov	r3, r7
 800b4a8:	f7f5 f9c8 	bl	800083c <__aeabi_ddiv>
 800b4ac:	ec41 0b10 	vmov	d0, r0, r1
 800b4b0:	f7ff f9f2 	bl	800a898 <fabs>
 800b4b4:	f001 f898 	bl	800c5e8 <atan>
 800b4b8:	ec51 0b10 	vmov	r0, r1, d0
 800b4bc:	2c01      	cmp	r4, #1
 800b4be:	d013      	beq.n	800b4e8 <__ieee754_atan2+0x110>
 800b4c0:	2c02      	cmp	r4, #2
 800b4c2:	d015      	beq.n	800b4f0 <__ieee754_atan2+0x118>
 800b4c4:	2c00      	cmp	r4, #0
 800b4c6:	d0a8      	beq.n	800b41a <__ieee754_atan2+0x42>
 800b4c8:	a317      	add	r3, pc, #92	; (adr r3, 800b528 <__ieee754_atan2+0x150>)
 800b4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4ce:	f7f4 fed3 	bl	8000278 <__aeabi_dsub>
 800b4d2:	a317      	add	r3, pc, #92	; (adr r3, 800b530 <__ieee754_atan2+0x158>)
 800b4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4d8:	e014      	b.n	800b504 <__ieee754_atan2+0x12c>
 800b4da:	a117      	add	r1, pc, #92	; (adr r1, 800b538 <__ieee754_atan2+0x160>)
 800b4dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b4e0:	e7ec      	b.n	800b4bc <__ieee754_atan2+0xe4>
 800b4e2:	2000      	movs	r0, #0
 800b4e4:	2100      	movs	r1, #0
 800b4e6:	e7e9      	b.n	800b4bc <__ieee754_atan2+0xe4>
 800b4e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b4ec:	4619      	mov	r1, r3
 800b4ee:	e794      	b.n	800b41a <__ieee754_atan2+0x42>
 800b4f0:	a30d      	add	r3, pc, #52	; (adr r3, 800b528 <__ieee754_atan2+0x150>)
 800b4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f6:	f7f4 febf 	bl	8000278 <__aeabi_dsub>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	a10c      	add	r1, pc, #48	; (adr r1, 800b530 <__ieee754_atan2+0x158>)
 800b500:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b504:	f7f4 feb8 	bl	8000278 <__aeabi_dsub>
 800b508:	e787      	b.n	800b41a <__ieee754_atan2+0x42>
 800b50a:	a109      	add	r1, pc, #36	; (adr r1, 800b530 <__ieee754_atan2+0x158>)
 800b50c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b510:	e783      	b.n	800b41a <__ieee754_atan2+0x42>
 800b512:	a10b      	add	r1, pc, #44	; (adr r1, 800b540 <__ieee754_atan2+0x168>)
 800b514:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b518:	e77f      	b.n	800b41a <__ieee754_atan2+0x42>
 800b51a:	2000      	movs	r0, #0
 800b51c:	2100      	movs	r1, #0
 800b51e:	e77c      	b.n	800b41a <__ieee754_atan2+0x42>
 800b520:	a105      	add	r1, pc, #20	; (adr r1, 800b538 <__ieee754_atan2+0x160>)
 800b522:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b526:	e778      	b.n	800b41a <__ieee754_atan2+0x42>
 800b528:	33145c07 	.word	0x33145c07
 800b52c:	3ca1a626 	.word	0x3ca1a626
 800b530:	54442d18 	.word	0x54442d18
 800b534:	400921fb 	.word	0x400921fb
 800b538:	54442d18 	.word	0x54442d18
 800b53c:	3ff921fb 	.word	0x3ff921fb
 800b540:	54442d18 	.word	0x54442d18
 800b544:	3fe921fb 	.word	0x3fe921fb
 800b548:	08010bb0 	.word	0x08010bb0
 800b54c:	08010bc8 	.word	0x08010bc8
 800b550:	54442d18 	.word	0x54442d18
 800b554:	c00921fb 	.word	0xc00921fb
 800b558:	54442d18 	.word	0x54442d18
 800b55c:	bff921fb 	.word	0xbff921fb
 800b560:	7ff00000 	.word	0x7ff00000

0800b564 <__ieee754_fmod>:
 800b564:	ec53 2b11 	vmov	r2, r3, d1
 800b568:	f023 4c00 	bic.w	ip, r3, #2147483648	; 0x80000000
 800b56c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b570:	ea5c 0402 	orrs.w	r4, ip, r2
 800b574:	ec51 0b10 	vmov	r0, r1, d0
 800b578:	ee11 7a10 	vmov	r7, s2
 800b57c:	ee11 ea10 	vmov	lr, s2
 800b580:	461e      	mov	r6, r3
 800b582:	d00c      	beq.n	800b59e <__ieee754_fmod+0x3a>
 800b584:	4c78      	ldr	r4, [pc, #480]	; (800b768 <__ieee754_fmod+0x204>)
 800b586:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 800b58a:	45a0      	cmp	r8, r4
 800b58c:	4689      	mov	r9, r1
 800b58e:	dc06      	bgt.n	800b59e <__ieee754_fmod+0x3a>
 800b590:	4254      	negs	r4, r2
 800b592:	4d76      	ldr	r5, [pc, #472]	; (800b76c <__ieee754_fmod+0x208>)
 800b594:	4314      	orrs	r4, r2
 800b596:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800b59a:	42ac      	cmp	r4, r5
 800b59c:	d909      	bls.n	800b5b2 <__ieee754_fmod+0x4e>
 800b59e:	f7f5 f823 	bl	80005e8 <__aeabi_dmul>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	f7f5 f949 	bl	800083c <__aeabi_ddiv>
 800b5aa:	ec41 0b10 	vmov	d0, r0, r1
 800b5ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b2:	45e0      	cmp	r8, ip
 800b5b4:	ee10 aa10 	vmov	sl, s0
 800b5b8:	ee10 4a10 	vmov	r4, s0
 800b5bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800b5c0:	dc09      	bgt.n	800b5d6 <__ieee754_fmod+0x72>
 800b5c2:	dbf2      	blt.n	800b5aa <__ieee754_fmod+0x46>
 800b5c4:	4290      	cmp	r0, r2
 800b5c6:	d3f0      	bcc.n	800b5aa <__ieee754_fmod+0x46>
 800b5c8:	d105      	bne.n	800b5d6 <__ieee754_fmod+0x72>
 800b5ca:	4b69      	ldr	r3, [pc, #420]	; (800b770 <__ieee754_fmod+0x20c>)
 800b5cc:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800b5d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b5d4:	e7e9      	b.n	800b5aa <__ieee754_fmod+0x46>
 800b5d6:	4a65      	ldr	r2, [pc, #404]	; (800b76c <__ieee754_fmod+0x208>)
 800b5d8:	ea19 0f02 	tst.w	r9, r2
 800b5dc:	d148      	bne.n	800b670 <__ieee754_fmod+0x10c>
 800b5de:	f1b8 0f00 	cmp.w	r8, #0
 800b5e2:	d13d      	bne.n	800b660 <__ieee754_fmod+0xfc>
 800b5e4:	4963      	ldr	r1, [pc, #396]	; (800b774 <__ieee754_fmod+0x210>)
 800b5e6:	4653      	mov	r3, sl
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	dc36      	bgt.n	800b65a <__ieee754_fmod+0xf6>
 800b5ec:	4216      	tst	r6, r2
 800b5ee:	d14f      	bne.n	800b690 <__ieee754_fmod+0x12c>
 800b5f0:	f1bc 0f00 	cmp.w	ip, #0
 800b5f4:	d144      	bne.n	800b680 <__ieee754_fmod+0x11c>
 800b5f6:	4a5f      	ldr	r2, [pc, #380]	; (800b774 <__ieee754_fmod+0x210>)
 800b5f8:	463b      	mov	r3, r7
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	dc3d      	bgt.n	800b67a <__ieee754_fmod+0x116>
 800b5fe:	485e      	ldr	r0, [pc, #376]	; (800b778 <__ieee754_fmod+0x214>)
 800b600:	4281      	cmp	r1, r0
 800b602:	db4a      	blt.n	800b69a <__ieee754_fmod+0x136>
 800b604:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b60c:	485a      	ldr	r0, [pc, #360]	; (800b778 <__ieee754_fmod+0x214>)
 800b60e:	4282      	cmp	r2, r0
 800b610:	db57      	blt.n	800b6c2 <__ieee754_fmod+0x15e>
 800b612:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800b616:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 800b61a:	1a89      	subs	r1, r1, r2
 800b61c:	1b98      	subs	r0, r3, r6
 800b61e:	eba4 070e 	sub.w	r7, r4, lr
 800b622:	2900      	cmp	r1, #0
 800b624:	d162      	bne.n	800b6ec <__ieee754_fmod+0x188>
 800b626:	4574      	cmp	r4, lr
 800b628:	bf38      	it	cc
 800b62a:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800b62e:	2800      	cmp	r0, #0
 800b630:	bfa4      	itt	ge
 800b632:	463c      	movge	r4, r7
 800b634:	4603      	movge	r3, r0
 800b636:	ea53 0104 	orrs.w	r1, r3, r4
 800b63a:	d0c6      	beq.n	800b5ca <__ieee754_fmod+0x66>
 800b63c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b640:	db69      	blt.n	800b716 <__ieee754_fmod+0x1b2>
 800b642:	494d      	ldr	r1, [pc, #308]	; (800b778 <__ieee754_fmod+0x214>)
 800b644:	428a      	cmp	r2, r1
 800b646:	db6c      	blt.n	800b722 <__ieee754_fmod+0x1be>
 800b648:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b64c:	432b      	orrs	r3, r5
 800b64e:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 800b652:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800b656:	4620      	mov	r0, r4
 800b658:	e7a7      	b.n	800b5aa <__ieee754_fmod+0x46>
 800b65a:	3901      	subs	r1, #1
 800b65c:	005b      	lsls	r3, r3, #1
 800b65e:	e7c3      	b.n	800b5e8 <__ieee754_fmod+0x84>
 800b660:	4945      	ldr	r1, [pc, #276]	; (800b778 <__ieee754_fmod+0x214>)
 800b662:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800b666:	2b00      	cmp	r3, #0
 800b668:	ddc0      	ble.n	800b5ec <__ieee754_fmod+0x88>
 800b66a:	3901      	subs	r1, #1
 800b66c:	005b      	lsls	r3, r3, #1
 800b66e:	e7fa      	b.n	800b666 <__ieee754_fmod+0x102>
 800b670:	ea4f 5128 	mov.w	r1, r8, asr #20
 800b674:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800b678:	e7b8      	b.n	800b5ec <__ieee754_fmod+0x88>
 800b67a:	3a01      	subs	r2, #1
 800b67c:	005b      	lsls	r3, r3, #1
 800b67e:	e7bc      	b.n	800b5fa <__ieee754_fmod+0x96>
 800b680:	4a3d      	ldr	r2, [pc, #244]	; (800b778 <__ieee754_fmod+0x214>)
 800b682:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800b686:	2b00      	cmp	r3, #0
 800b688:	ddb9      	ble.n	800b5fe <__ieee754_fmod+0x9a>
 800b68a:	3a01      	subs	r2, #1
 800b68c:	005b      	lsls	r3, r3, #1
 800b68e:	e7fa      	b.n	800b686 <__ieee754_fmod+0x122>
 800b690:	ea4f 522c 	mov.w	r2, ip, asr #20
 800b694:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b698:	e7b1      	b.n	800b5fe <__ieee754_fmod+0x9a>
 800b69a:	1a40      	subs	r0, r0, r1
 800b69c:	281f      	cmp	r0, #31
 800b69e:	dc0a      	bgt.n	800b6b6 <__ieee754_fmod+0x152>
 800b6a0:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 800b6a4:	fa08 f800 	lsl.w	r8, r8, r0
 800b6a8:	fa2a f303 	lsr.w	r3, sl, r3
 800b6ac:	ea43 0308 	orr.w	r3, r3, r8
 800b6b0:	fa0a f400 	lsl.w	r4, sl, r0
 800b6b4:	e7aa      	b.n	800b60c <__ieee754_fmod+0xa8>
 800b6b6:	4b31      	ldr	r3, [pc, #196]	; (800b77c <__ieee754_fmod+0x218>)
 800b6b8:	1a5b      	subs	r3, r3, r1
 800b6ba:	fa0a f303 	lsl.w	r3, sl, r3
 800b6be:	2400      	movs	r4, #0
 800b6c0:	e7a4      	b.n	800b60c <__ieee754_fmod+0xa8>
 800b6c2:	1a80      	subs	r0, r0, r2
 800b6c4:	281f      	cmp	r0, #31
 800b6c6:	dc0a      	bgt.n	800b6de <__ieee754_fmod+0x17a>
 800b6c8:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 800b6cc:	fa0c fc00 	lsl.w	ip, ip, r0
 800b6d0:	fa27 f606 	lsr.w	r6, r7, r6
 800b6d4:	ea46 060c 	orr.w	r6, r6, ip
 800b6d8:	fa07 fe00 	lsl.w	lr, r7, r0
 800b6dc:	e79d      	b.n	800b61a <__ieee754_fmod+0xb6>
 800b6de:	4e27      	ldr	r6, [pc, #156]	; (800b77c <__ieee754_fmod+0x218>)
 800b6e0:	1ab6      	subs	r6, r6, r2
 800b6e2:	fa07 f606 	lsl.w	r6, r7, r6
 800b6e6:	f04f 0e00 	mov.w	lr, #0
 800b6ea:	e796      	b.n	800b61a <__ieee754_fmod+0xb6>
 800b6ec:	4574      	cmp	r4, lr
 800b6ee:	bf38      	it	cc
 800b6f0:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	da05      	bge.n	800b704 <__ieee754_fmod+0x1a0>
 800b6f8:	0fe0      	lsrs	r0, r4, #31
 800b6fa:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800b6fe:	0064      	lsls	r4, r4, #1
 800b700:	3901      	subs	r1, #1
 800b702:	e78b      	b.n	800b61c <__ieee754_fmod+0xb8>
 800b704:	ea50 0307 	orrs.w	r3, r0, r7
 800b708:	f43f af5f 	beq.w	800b5ca <__ieee754_fmod+0x66>
 800b70c:	0ffb      	lsrs	r3, r7, #31
 800b70e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800b712:	007c      	lsls	r4, r7, #1
 800b714:	e7f4      	b.n	800b700 <__ieee754_fmod+0x19c>
 800b716:	0fe1      	lsrs	r1, r4, #31
 800b718:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800b71c:	0064      	lsls	r4, r4, #1
 800b71e:	3a01      	subs	r2, #1
 800b720:	e78c      	b.n	800b63c <__ieee754_fmod+0xd8>
 800b722:	1a89      	subs	r1, r1, r2
 800b724:	2914      	cmp	r1, #20
 800b726:	dc0a      	bgt.n	800b73e <__ieee754_fmod+0x1da>
 800b728:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800b72c:	fa03 f202 	lsl.w	r2, r3, r2
 800b730:	40cc      	lsrs	r4, r1
 800b732:	4322      	orrs	r2, r4
 800b734:	410b      	asrs	r3, r1
 800b736:	ea43 0105 	orr.w	r1, r3, r5
 800b73a:	4610      	mov	r0, r2
 800b73c:	e735      	b.n	800b5aa <__ieee754_fmod+0x46>
 800b73e:	291f      	cmp	r1, #31
 800b740:	dc07      	bgt.n	800b752 <__ieee754_fmod+0x1ee>
 800b742:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 800b746:	40cc      	lsrs	r4, r1
 800b748:	fa03 f202 	lsl.w	r2, r3, r2
 800b74c:	4322      	orrs	r2, r4
 800b74e:	462b      	mov	r3, r5
 800b750:	e7f1      	b.n	800b736 <__ieee754_fmod+0x1d2>
 800b752:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 800b756:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b75a:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 800b75e:	32e2      	adds	r2, #226	; 0xe2
 800b760:	fa43 f202 	asr.w	r2, r3, r2
 800b764:	e7f3      	b.n	800b74e <__ieee754_fmod+0x1ea>
 800b766:	bf00      	nop
 800b768:	7fefffff 	.word	0x7fefffff
 800b76c:	7ff00000 	.word	0x7ff00000
 800b770:	08010be0 	.word	0x08010be0
 800b774:	fffffbed 	.word	0xfffffbed
 800b778:	fffffc02 	.word	0xfffffc02
 800b77c:	fffffbe2 	.word	0xfffffbe2

0800b780 <__ieee754_pow>:
 800b780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b784:	ed2d 8b06 	vpush	{d8-d10}
 800b788:	b089      	sub	sp, #36	; 0x24
 800b78a:	ed8d 1b00 	vstr	d1, [sp]
 800b78e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b792:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b796:	ea58 0102 	orrs.w	r1, r8, r2
 800b79a:	ec57 6b10 	vmov	r6, r7, d0
 800b79e:	d115      	bne.n	800b7cc <__ieee754_pow+0x4c>
 800b7a0:	19b3      	adds	r3, r6, r6
 800b7a2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b7a6:	4152      	adcs	r2, r2
 800b7a8:	4299      	cmp	r1, r3
 800b7aa:	4b89      	ldr	r3, [pc, #548]	; (800b9d0 <__ieee754_pow+0x250>)
 800b7ac:	4193      	sbcs	r3, r2
 800b7ae:	f080 84d1 	bcs.w	800c154 <__ieee754_pow+0x9d4>
 800b7b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7b6:	4630      	mov	r0, r6
 800b7b8:	4639      	mov	r1, r7
 800b7ba:	f7f4 fd5f 	bl	800027c <__adddf3>
 800b7be:	ec41 0b10 	vmov	d0, r0, r1
 800b7c2:	b009      	add	sp, #36	; 0x24
 800b7c4:	ecbd 8b06 	vpop	{d8-d10}
 800b7c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7cc:	4b81      	ldr	r3, [pc, #516]	; (800b9d4 <__ieee754_pow+0x254>)
 800b7ce:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b7d2:	429c      	cmp	r4, r3
 800b7d4:	ee10 aa10 	vmov	sl, s0
 800b7d8:	463d      	mov	r5, r7
 800b7da:	dc06      	bgt.n	800b7ea <__ieee754_pow+0x6a>
 800b7dc:	d101      	bne.n	800b7e2 <__ieee754_pow+0x62>
 800b7de:	2e00      	cmp	r6, #0
 800b7e0:	d1e7      	bne.n	800b7b2 <__ieee754_pow+0x32>
 800b7e2:	4598      	cmp	r8, r3
 800b7e4:	dc01      	bgt.n	800b7ea <__ieee754_pow+0x6a>
 800b7e6:	d10f      	bne.n	800b808 <__ieee754_pow+0x88>
 800b7e8:	b172      	cbz	r2, 800b808 <__ieee754_pow+0x88>
 800b7ea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b7ee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b7f2:	ea55 050a 	orrs.w	r5, r5, sl
 800b7f6:	d1dc      	bne.n	800b7b2 <__ieee754_pow+0x32>
 800b7f8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b7fc:	18db      	adds	r3, r3, r3
 800b7fe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b802:	4152      	adcs	r2, r2
 800b804:	429d      	cmp	r5, r3
 800b806:	e7d0      	b.n	800b7aa <__ieee754_pow+0x2a>
 800b808:	2d00      	cmp	r5, #0
 800b80a:	da3b      	bge.n	800b884 <__ieee754_pow+0x104>
 800b80c:	4b72      	ldr	r3, [pc, #456]	; (800b9d8 <__ieee754_pow+0x258>)
 800b80e:	4598      	cmp	r8, r3
 800b810:	dc51      	bgt.n	800b8b6 <__ieee754_pow+0x136>
 800b812:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b816:	4598      	cmp	r8, r3
 800b818:	f340 84ab 	ble.w	800c172 <__ieee754_pow+0x9f2>
 800b81c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b820:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b824:	2b14      	cmp	r3, #20
 800b826:	dd0f      	ble.n	800b848 <__ieee754_pow+0xc8>
 800b828:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b82c:	fa22 f103 	lsr.w	r1, r2, r3
 800b830:	fa01 f303 	lsl.w	r3, r1, r3
 800b834:	4293      	cmp	r3, r2
 800b836:	f040 849c 	bne.w	800c172 <__ieee754_pow+0x9f2>
 800b83a:	f001 0101 	and.w	r1, r1, #1
 800b83e:	f1c1 0302 	rsb	r3, r1, #2
 800b842:	9304      	str	r3, [sp, #16]
 800b844:	b182      	cbz	r2, 800b868 <__ieee754_pow+0xe8>
 800b846:	e05f      	b.n	800b908 <__ieee754_pow+0x188>
 800b848:	2a00      	cmp	r2, #0
 800b84a:	d15b      	bne.n	800b904 <__ieee754_pow+0x184>
 800b84c:	f1c3 0314 	rsb	r3, r3, #20
 800b850:	fa48 f103 	asr.w	r1, r8, r3
 800b854:	fa01 f303 	lsl.w	r3, r1, r3
 800b858:	4543      	cmp	r3, r8
 800b85a:	f040 8487 	bne.w	800c16c <__ieee754_pow+0x9ec>
 800b85e:	f001 0101 	and.w	r1, r1, #1
 800b862:	f1c1 0302 	rsb	r3, r1, #2
 800b866:	9304      	str	r3, [sp, #16]
 800b868:	4b5c      	ldr	r3, [pc, #368]	; (800b9dc <__ieee754_pow+0x25c>)
 800b86a:	4598      	cmp	r8, r3
 800b86c:	d132      	bne.n	800b8d4 <__ieee754_pow+0x154>
 800b86e:	f1b9 0f00 	cmp.w	r9, #0
 800b872:	f280 8477 	bge.w	800c164 <__ieee754_pow+0x9e4>
 800b876:	4959      	ldr	r1, [pc, #356]	; (800b9dc <__ieee754_pow+0x25c>)
 800b878:	4632      	mov	r2, r6
 800b87a:	463b      	mov	r3, r7
 800b87c:	2000      	movs	r0, #0
 800b87e:	f7f4 ffdd 	bl	800083c <__aeabi_ddiv>
 800b882:	e79c      	b.n	800b7be <__ieee754_pow+0x3e>
 800b884:	2300      	movs	r3, #0
 800b886:	9304      	str	r3, [sp, #16]
 800b888:	2a00      	cmp	r2, #0
 800b88a:	d13d      	bne.n	800b908 <__ieee754_pow+0x188>
 800b88c:	4b51      	ldr	r3, [pc, #324]	; (800b9d4 <__ieee754_pow+0x254>)
 800b88e:	4598      	cmp	r8, r3
 800b890:	d1ea      	bne.n	800b868 <__ieee754_pow+0xe8>
 800b892:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b896:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b89a:	ea53 030a 	orrs.w	r3, r3, sl
 800b89e:	f000 8459 	beq.w	800c154 <__ieee754_pow+0x9d4>
 800b8a2:	4b4f      	ldr	r3, [pc, #316]	; (800b9e0 <__ieee754_pow+0x260>)
 800b8a4:	429c      	cmp	r4, r3
 800b8a6:	dd08      	ble.n	800b8ba <__ieee754_pow+0x13a>
 800b8a8:	f1b9 0f00 	cmp.w	r9, #0
 800b8ac:	f2c0 8456 	blt.w	800c15c <__ieee754_pow+0x9dc>
 800b8b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b8b4:	e783      	b.n	800b7be <__ieee754_pow+0x3e>
 800b8b6:	2302      	movs	r3, #2
 800b8b8:	e7e5      	b.n	800b886 <__ieee754_pow+0x106>
 800b8ba:	f1b9 0f00 	cmp.w	r9, #0
 800b8be:	f04f 0000 	mov.w	r0, #0
 800b8c2:	f04f 0100 	mov.w	r1, #0
 800b8c6:	f6bf af7a 	bge.w	800b7be <__ieee754_pow+0x3e>
 800b8ca:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b8ce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b8d2:	e774      	b.n	800b7be <__ieee754_pow+0x3e>
 800b8d4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b8d8:	d106      	bne.n	800b8e8 <__ieee754_pow+0x168>
 800b8da:	4632      	mov	r2, r6
 800b8dc:	463b      	mov	r3, r7
 800b8de:	4630      	mov	r0, r6
 800b8e0:	4639      	mov	r1, r7
 800b8e2:	f7f4 fe81 	bl	80005e8 <__aeabi_dmul>
 800b8e6:	e76a      	b.n	800b7be <__ieee754_pow+0x3e>
 800b8e8:	4b3e      	ldr	r3, [pc, #248]	; (800b9e4 <__ieee754_pow+0x264>)
 800b8ea:	4599      	cmp	r9, r3
 800b8ec:	d10c      	bne.n	800b908 <__ieee754_pow+0x188>
 800b8ee:	2d00      	cmp	r5, #0
 800b8f0:	db0a      	blt.n	800b908 <__ieee754_pow+0x188>
 800b8f2:	ec47 6b10 	vmov	d0, r6, r7
 800b8f6:	b009      	add	sp, #36	; 0x24
 800b8f8:	ecbd 8b06 	vpop	{d8-d10}
 800b8fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b900:	f7ff b8ee 	b.w	800aae0 <__ieee754_sqrt>
 800b904:	2300      	movs	r3, #0
 800b906:	9304      	str	r3, [sp, #16]
 800b908:	ec47 6b10 	vmov	d0, r6, r7
 800b90c:	f7fe ffc4 	bl	800a898 <fabs>
 800b910:	ec51 0b10 	vmov	r0, r1, d0
 800b914:	f1ba 0f00 	cmp.w	sl, #0
 800b918:	d129      	bne.n	800b96e <__ieee754_pow+0x1ee>
 800b91a:	b124      	cbz	r4, 800b926 <__ieee754_pow+0x1a6>
 800b91c:	4b2f      	ldr	r3, [pc, #188]	; (800b9dc <__ieee754_pow+0x25c>)
 800b91e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b922:	429a      	cmp	r2, r3
 800b924:	d123      	bne.n	800b96e <__ieee754_pow+0x1ee>
 800b926:	f1b9 0f00 	cmp.w	r9, #0
 800b92a:	da05      	bge.n	800b938 <__ieee754_pow+0x1b8>
 800b92c:	4602      	mov	r2, r0
 800b92e:	460b      	mov	r3, r1
 800b930:	2000      	movs	r0, #0
 800b932:	492a      	ldr	r1, [pc, #168]	; (800b9dc <__ieee754_pow+0x25c>)
 800b934:	f7f4 ff82 	bl	800083c <__aeabi_ddiv>
 800b938:	2d00      	cmp	r5, #0
 800b93a:	f6bf af40 	bge.w	800b7be <__ieee754_pow+0x3e>
 800b93e:	9b04      	ldr	r3, [sp, #16]
 800b940:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b944:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b948:	431c      	orrs	r4, r3
 800b94a:	d108      	bne.n	800b95e <__ieee754_pow+0x1de>
 800b94c:	4602      	mov	r2, r0
 800b94e:	460b      	mov	r3, r1
 800b950:	4610      	mov	r0, r2
 800b952:	4619      	mov	r1, r3
 800b954:	f7f4 fc90 	bl	8000278 <__aeabi_dsub>
 800b958:	4602      	mov	r2, r0
 800b95a:	460b      	mov	r3, r1
 800b95c:	e78f      	b.n	800b87e <__ieee754_pow+0xfe>
 800b95e:	9b04      	ldr	r3, [sp, #16]
 800b960:	2b01      	cmp	r3, #1
 800b962:	f47f af2c 	bne.w	800b7be <__ieee754_pow+0x3e>
 800b966:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b96a:	4619      	mov	r1, r3
 800b96c:	e727      	b.n	800b7be <__ieee754_pow+0x3e>
 800b96e:	0feb      	lsrs	r3, r5, #31
 800b970:	3b01      	subs	r3, #1
 800b972:	9306      	str	r3, [sp, #24]
 800b974:	9a06      	ldr	r2, [sp, #24]
 800b976:	9b04      	ldr	r3, [sp, #16]
 800b978:	4313      	orrs	r3, r2
 800b97a:	d102      	bne.n	800b982 <__ieee754_pow+0x202>
 800b97c:	4632      	mov	r2, r6
 800b97e:	463b      	mov	r3, r7
 800b980:	e7e6      	b.n	800b950 <__ieee754_pow+0x1d0>
 800b982:	4b19      	ldr	r3, [pc, #100]	; (800b9e8 <__ieee754_pow+0x268>)
 800b984:	4598      	cmp	r8, r3
 800b986:	f340 80fb 	ble.w	800bb80 <__ieee754_pow+0x400>
 800b98a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b98e:	4598      	cmp	r8, r3
 800b990:	4b13      	ldr	r3, [pc, #76]	; (800b9e0 <__ieee754_pow+0x260>)
 800b992:	dd0c      	ble.n	800b9ae <__ieee754_pow+0x22e>
 800b994:	429c      	cmp	r4, r3
 800b996:	dc0f      	bgt.n	800b9b8 <__ieee754_pow+0x238>
 800b998:	f1b9 0f00 	cmp.w	r9, #0
 800b99c:	da0f      	bge.n	800b9be <__ieee754_pow+0x23e>
 800b99e:	2000      	movs	r0, #0
 800b9a0:	b009      	add	sp, #36	; 0x24
 800b9a2:	ecbd 8b06 	vpop	{d8-d10}
 800b9a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9aa:	f001 bbb2 	b.w	800d112 <__math_oflow>
 800b9ae:	429c      	cmp	r4, r3
 800b9b0:	dbf2      	blt.n	800b998 <__ieee754_pow+0x218>
 800b9b2:	4b0a      	ldr	r3, [pc, #40]	; (800b9dc <__ieee754_pow+0x25c>)
 800b9b4:	429c      	cmp	r4, r3
 800b9b6:	dd19      	ble.n	800b9ec <__ieee754_pow+0x26c>
 800b9b8:	f1b9 0f00 	cmp.w	r9, #0
 800b9bc:	dcef      	bgt.n	800b99e <__ieee754_pow+0x21e>
 800b9be:	2000      	movs	r0, #0
 800b9c0:	b009      	add	sp, #36	; 0x24
 800b9c2:	ecbd 8b06 	vpop	{d8-d10}
 800b9c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ca:	f001 bb99 	b.w	800d100 <__math_uflow>
 800b9ce:	bf00      	nop
 800b9d0:	fff00000 	.word	0xfff00000
 800b9d4:	7ff00000 	.word	0x7ff00000
 800b9d8:	433fffff 	.word	0x433fffff
 800b9dc:	3ff00000 	.word	0x3ff00000
 800b9e0:	3fefffff 	.word	0x3fefffff
 800b9e4:	3fe00000 	.word	0x3fe00000
 800b9e8:	41e00000 	.word	0x41e00000
 800b9ec:	4b60      	ldr	r3, [pc, #384]	; (800bb70 <__ieee754_pow+0x3f0>)
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	f7f4 fc42 	bl	8000278 <__aeabi_dsub>
 800b9f4:	a354      	add	r3, pc, #336	; (adr r3, 800bb48 <__ieee754_pow+0x3c8>)
 800b9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9fa:	4604      	mov	r4, r0
 800b9fc:	460d      	mov	r5, r1
 800b9fe:	f7f4 fdf3 	bl	80005e8 <__aeabi_dmul>
 800ba02:	a353      	add	r3, pc, #332	; (adr r3, 800bb50 <__ieee754_pow+0x3d0>)
 800ba04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba08:	4606      	mov	r6, r0
 800ba0a:	460f      	mov	r7, r1
 800ba0c:	4620      	mov	r0, r4
 800ba0e:	4629      	mov	r1, r5
 800ba10:	f7f4 fdea 	bl	80005e8 <__aeabi_dmul>
 800ba14:	4b57      	ldr	r3, [pc, #348]	; (800bb74 <__ieee754_pow+0x3f4>)
 800ba16:	4682      	mov	sl, r0
 800ba18:	468b      	mov	fp, r1
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	4620      	mov	r0, r4
 800ba1e:	4629      	mov	r1, r5
 800ba20:	f7f4 fde2 	bl	80005e8 <__aeabi_dmul>
 800ba24:	4602      	mov	r2, r0
 800ba26:	460b      	mov	r3, r1
 800ba28:	a14b      	add	r1, pc, #300	; (adr r1, 800bb58 <__ieee754_pow+0x3d8>)
 800ba2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba2e:	f7f4 fc23 	bl	8000278 <__aeabi_dsub>
 800ba32:	4622      	mov	r2, r4
 800ba34:	462b      	mov	r3, r5
 800ba36:	f7f4 fdd7 	bl	80005e8 <__aeabi_dmul>
 800ba3a:	4602      	mov	r2, r0
 800ba3c:	460b      	mov	r3, r1
 800ba3e:	2000      	movs	r0, #0
 800ba40:	494d      	ldr	r1, [pc, #308]	; (800bb78 <__ieee754_pow+0x3f8>)
 800ba42:	f7f4 fc19 	bl	8000278 <__aeabi_dsub>
 800ba46:	4622      	mov	r2, r4
 800ba48:	4680      	mov	r8, r0
 800ba4a:	4689      	mov	r9, r1
 800ba4c:	462b      	mov	r3, r5
 800ba4e:	4620      	mov	r0, r4
 800ba50:	4629      	mov	r1, r5
 800ba52:	f7f4 fdc9 	bl	80005e8 <__aeabi_dmul>
 800ba56:	4602      	mov	r2, r0
 800ba58:	460b      	mov	r3, r1
 800ba5a:	4640      	mov	r0, r8
 800ba5c:	4649      	mov	r1, r9
 800ba5e:	f7f4 fdc3 	bl	80005e8 <__aeabi_dmul>
 800ba62:	a33f      	add	r3, pc, #252	; (adr r3, 800bb60 <__ieee754_pow+0x3e0>)
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	f7f4 fdbe 	bl	80005e8 <__aeabi_dmul>
 800ba6c:	4602      	mov	r2, r0
 800ba6e:	460b      	mov	r3, r1
 800ba70:	4650      	mov	r0, sl
 800ba72:	4659      	mov	r1, fp
 800ba74:	f7f4 fc00 	bl	8000278 <__aeabi_dsub>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	4680      	mov	r8, r0
 800ba7e:	4689      	mov	r9, r1
 800ba80:	4630      	mov	r0, r6
 800ba82:	4639      	mov	r1, r7
 800ba84:	f7f4 fbfa 	bl	800027c <__adddf3>
 800ba88:	2000      	movs	r0, #0
 800ba8a:	4632      	mov	r2, r6
 800ba8c:	463b      	mov	r3, r7
 800ba8e:	4604      	mov	r4, r0
 800ba90:	460d      	mov	r5, r1
 800ba92:	f7f4 fbf1 	bl	8000278 <__aeabi_dsub>
 800ba96:	4602      	mov	r2, r0
 800ba98:	460b      	mov	r3, r1
 800ba9a:	4640      	mov	r0, r8
 800ba9c:	4649      	mov	r1, r9
 800ba9e:	f7f4 fbeb 	bl	8000278 <__aeabi_dsub>
 800baa2:	9b04      	ldr	r3, [sp, #16]
 800baa4:	9a06      	ldr	r2, [sp, #24]
 800baa6:	3b01      	subs	r3, #1
 800baa8:	4313      	orrs	r3, r2
 800baaa:	4682      	mov	sl, r0
 800baac:	468b      	mov	fp, r1
 800baae:	f040 81e7 	bne.w	800be80 <__ieee754_pow+0x700>
 800bab2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800bb68 <__ieee754_pow+0x3e8>
 800bab6:	eeb0 8a47 	vmov.f32	s16, s14
 800baba:	eef0 8a67 	vmov.f32	s17, s15
 800babe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bac2:	2600      	movs	r6, #0
 800bac4:	4632      	mov	r2, r6
 800bac6:	463b      	mov	r3, r7
 800bac8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bacc:	f7f4 fbd4 	bl	8000278 <__aeabi_dsub>
 800bad0:	4622      	mov	r2, r4
 800bad2:	462b      	mov	r3, r5
 800bad4:	f7f4 fd88 	bl	80005e8 <__aeabi_dmul>
 800bad8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800badc:	4680      	mov	r8, r0
 800bade:	4689      	mov	r9, r1
 800bae0:	4650      	mov	r0, sl
 800bae2:	4659      	mov	r1, fp
 800bae4:	f7f4 fd80 	bl	80005e8 <__aeabi_dmul>
 800bae8:	4602      	mov	r2, r0
 800baea:	460b      	mov	r3, r1
 800baec:	4640      	mov	r0, r8
 800baee:	4649      	mov	r1, r9
 800baf0:	f7f4 fbc4 	bl	800027c <__adddf3>
 800baf4:	4632      	mov	r2, r6
 800baf6:	463b      	mov	r3, r7
 800baf8:	4680      	mov	r8, r0
 800bafa:	4689      	mov	r9, r1
 800bafc:	4620      	mov	r0, r4
 800bafe:	4629      	mov	r1, r5
 800bb00:	f7f4 fd72 	bl	80005e8 <__aeabi_dmul>
 800bb04:	460b      	mov	r3, r1
 800bb06:	4604      	mov	r4, r0
 800bb08:	460d      	mov	r5, r1
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	4649      	mov	r1, r9
 800bb0e:	4640      	mov	r0, r8
 800bb10:	f7f4 fbb4 	bl	800027c <__adddf3>
 800bb14:	4b19      	ldr	r3, [pc, #100]	; (800bb7c <__ieee754_pow+0x3fc>)
 800bb16:	4299      	cmp	r1, r3
 800bb18:	ec45 4b19 	vmov	d9, r4, r5
 800bb1c:	4606      	mov	r6, r0
 800bb1e:	460f      	mov	r7, r1
 800bb20:	468b      	mov	fp, r1
 800bb22:	f340 82f0 	ble.w	800c106 <__ieee754_pow+0x986>
 800bb26:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800bb2a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800bb2e:	4303      	orrs	r3, r0
 800bb30:	f000 81e4 	beq.w	800befc <__ieee754_pow+0x77c>
 800bb34:	ec51 0b18 	vmov	r0, r1, d8
 800bb38:	2200      	movs	r2, #0
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	f7f4 ffc6 	bl	8000acc <__aeabi_dcmplt>
 800bb40:	3800      	subs	r0, #0
 800bb42:	bf18      	it	ne
 800bb44:	2001      	movne	r0, #1
 800bb46:	e72b      	b.n	800b9a0 <__ieee754_pow+0x220>
 800bb48:	60000000 	.word	0x60000000
 800bb4c:	3ff71547 	.word	0x3ff71547
 800bb50:	f85ddf44 	.word	0xf85ddf44
 800bb54:	3e54ae0b 	.word	0x3e54ae0b
 800bb58:	55555555 	.word	0x55555555
 800bb5c:	3fd55555 	.word	0x3fd55555
 800bb60:	652b82fe 	.word	0x652b82fe
 800bb64:	3ff71547 	.word	0x3ff71547
 800bb68:	00000000 	.word	0x00000000
 800bb6c:	bff00000 	.word	0xbff00000
 800bb70:	3ff00000 	.word	0x3ff00000
 800bb74:	3fd00000 	.word	0x3fd00000
 800bb78:	3fe00000 	.word	0x3fe00000
 800bb7c:	408fffff 	.word	0x408fffff
 800bb80:	4bd5      	ldr	r3, [pc, #852]	; (800bed8 <__ieee754_pow+0x758>)
 800bb82:	402b      	ands	r3, r5
 800bb84:	2200      	movs	r2, #0
 800bb86:	b92b      	cbnz	r3, 800bb94 <__ieee754_pow+0x414>
 800bb88:	4bd4      	ldr	r3, [pc, #848]	; (800bedc <__ieee754_pow+0x75c>)
 800bb8a:	f7f4 fd2d 	bl	80005e8 <__aeabi_dmul>
 800bb8e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800bb92:	460c      	mov	r4, r1
 800bb94:	1523      	asrs	r3, r4, #20
 800bb96:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bb9a:	4413      	add	r3, r2
 800bb9c:	9305      	str	r3, [sp, #20]
 800bb9e:	4bd0      	ldr	r3, [pc, #832]	; (800bee0 <__ieee754_pow+0x760>)
 800bba0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800bba4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800bba8:	429c      	cmp	r4, r3
 800bbaa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800bbae:	dd08      	ble.n	800bbc2 <__ieee754_pow+0x442>
 800bbb0:	4bcc      	ldr	r3, [pc, #816]	; (800bee4 <__ieee754_pow+0x764>)
 800bbb2:	429c      	cmp	r4, r3
 800bbb4:	f340 8162 	ble.w	800be7c <__ieee754_pow+0x6fc>
 800bbb8:	9b05      	ldr	r3, [sp, #20]
 800bbba:	3301      	adds	r3, #1
 800bbbc:	9305      	str	r3, [sp, #20]
 800bbbe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800bbc2:	2400      	movs	r4, #0
 800bbc4:	00e3      	lsls	r3, r4, #3
 800bbc6:	9307      	str	r3, [sp, #28]
 800bbc8:	4bc7      	ldr	r3, [pc, #796]	; (800bee8 <__ieee754_pow+0x768>)
 800bbca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bbce:	ed93 7b00 	vldr	d7, [r3]
 800bbd2:	4629      	mov	r1, r5
 800bbd4:	ec53 2b17 	vmov	r2, r3, d7
 800bbd8:	eeb0 9a47 	vmov.f32	s18, s14
 800bbdc:	eef0 9a67 	vmov.f32	s19, s15
 800bbe0:	4682      	mov	sl, r0
 800bbe2:	f7f4 fb49 	bl	8000278 <__aeabi_dsub>
 800bbe6:	4652      	mov	r2, sl
 800bbe8:	4606      	mov	r6, r0
 800bbea:	460f      	mov	r7, r1
 800bbec:	462b      	mov	r3, r5
 800bbee:	ec51 0b19 	vmov	r0, r1, d9
 800bbf2:	f7f4 fb43 	bl	800027c <__adddf3>
 800bbf6:	4602      	mov	r2, r0
 800bbf8:	460b      	mov	r3, r1
 800bbfa:	2000      	movs	r0, #0
 800bbfc:	49bb      	ldr	r1, [pc, #748]	; (800beec <__ieee754_pow+0x76c>)
 800bbfe:	f7f4 fe1d 	bl	800083c <__aeabi_ddiv>
 800bc02:	ec41 0b1a 	vmov	d10, r0, r1
 800bc06:	4602      	mov	r2, r0
 800bc08:	460b      	mov	r3, r1
 800bc0a:	4630      	mov	r0, r6
 800bc0c:	4639      	mov	r1, r7
 800bc0e:	f7f4 fceb 	bl	80005e8 <__aeabi_dmul>
 800bc12:	2300      	movs	r3, #0
 800bc14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc18:	9302      	str	r3, [sp, #8]
 800bc1a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800bc1e:	46ab      	mov	fp, r5
 800bc20:	106d      	asrs	r5, r5, #1
 800bc22:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800bc26:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800bc2a:	ec41 0b18 	vmov	d8, r0, r1
 800bc2e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800bc32:	2200      	movs	r2, #0
 800bc34:	4640      	mov	r0, r8
 800bc36:	4649      	mov	r1, r9
 800bc38:	4614      	mov	r4, r2
 800bc3a:	461d      	mov	r5, r3
 800bc3c:	f7f4 fcd4 	bl	80005e8 <__aeabi_dmul>
 800bc40:	4602      	mov	r2, r0
 800bc42:	460b      	mov	r3, r1
 800bc44:	4630      	mov	r0, r6
 800bc46:	4639      	mov	r1, r7
 800bc48:	f7f4 fb16 	bl	8000278 <__aeabi_dsub>
 800bc4c:	ec53 2b19 	vmov	r2, r3, d9
 800bc50:	4606      	mov	r6, r0
 800bc52:	460f      	mov	r7, r1
 800bc54:	4620      	mov	r0, r4
 800bc56:	4629      	mov	r1, r5
 800bc58:	f7f4 fb0e 	bl	8000278 <__aeabi_dsub>
 800bc5c:	4602      	mov	r2, r0
 800bc5e:	460b      	mov	r3, r1
 800bc60:	4650      	mov	r0, sl
 800bc62:	4659      	mov	r1, fp
 800bc64:	f7f4 fb08 	bl	8000278 <__aeabi_dsub>
 800bc68:	4642      	mov	r2, r8
 800bc6a:	464b      	mov	r3, r9
 800bc6c:	f7f4 fcbc 	bl	80005e8 <__aeabi_dmul>
 800bc70:	4602      	mov	r2, r0
 800bc72:	460b      	mov	r3, r1
 800bc74:	4630      	mov	r0, r6
 800bc76:	4639      	mov	r1, r7
 800bc78:	f7f4 fafe 	bl	8000278 <__aeabi_dsub>
 800bc7c:	ec53 2b1a 	vmov	r2, r3, d10
 800bc80:	f7f4 fcb2 	bl	80005e8 <__aeabi_dmul>
 800bc84:	ec53 2b18 	vmov	r2, r3, d8
 800bc88:	ec41 0b19 	vmov	d9, r0, r1
 800bc8c:	ec51 0b18 	vmov	r0, r1, d8
 800bc90:	f7f4 fcaa 	bl	80005e8 <__aeabi_dmul>
 800bc94:	a37c      	add	r3, pc, #496	; (adr r3, 800be88 <__ieee754_pow+0x708>)
 800bc96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc9a:	4604      	mov	r4, r0
 800bc9c:	460d      	mov	r5, r1
 800bc9e:	f7f4 fca3 	bl	80005e8 <__aeabi_dmul>
 800bca2:	a37b      	add	r3, pc, #492	; (adr r3, 800be90 <__ieee754_pow+0x710>)
 800bca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bca8:	f7f4 fae8 	bl	800027c <__adddf3>
 800bcac:	4622      	mov	r2, r4
 800bcae:	462b      	mov	r3, r5
 800bcb0:	f7f4 fc9a 	bl	80005e8 <__aeabi_dmul>
 800bcb4:	a378      	add	r3, pc, #480	; (adr r3, 800be98 <__ieee754_pow+0x718>)
 800bcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcba:	f7f4 fadf 	bl	800027c <__adddf3>
 800bcbe:	4622      	mov	r2, r4
 800bcc0:	462b      	mov	r3, r5
 800bcc2:	f7f4 fc91 	bl	80005e8 <__aeabi_dmul>
 800bcc6:	a376      	add	r3, pc, #472	; (adr r3, 800bea0 <__ieee754_pow+0x720>)
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	f7f4 fad6 	bl	800027c <__adddf3>
 800bcd0:	4622      	mov	r2, r4
 800bcd2:	462b      	mov	r3, r5
 800bcd4:	f7f4 fc88 	bl	80005e8 <__aeabi_dmul>
 800bcd8:	a373      	add	r3, pc, #460	; (adr r3, 800bea8 <__ieee754_pow+0x728>)
 800bcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcde:	f7f4 facd 	bl	800027c <__adddf3>
 800bce2:	4622      	mov	r2, r4
 800bce4:	462b      	mov	r3, r5
 800bce6:	f7f4 fc7f 	bl	80005e8 <__aeabi_dmul>
 800bcea:	a371      	add	r3, pc, #452	; (adr r3, 800beb0 <__ieee754_pow+0x730>)
 800bcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf0:	f7f4 fac4 	bl	800027c <__adddf3>
 800bcf4:	4622      	mov	r2, r4
 800bcf6:	4606      	mov	r6, r0
 800bcf8:	460f      	mov	r7, r1
 800bcfa:	462b      	mov	r3, r5
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	4629      	mov	r1, r5
 800bd00:	f7f4 fc72 	bl	80005e8 <__aeabi_dmul>
 800bd04:	4602      	mov	r2, r0
 800bd06:	460b      	mov	r3, r1
 800bd08:	4630      	mov	r0, r6
 800bd0a:	4639      	mov	r1, r7
 800bd0c:	f7f4 fc6c 	bl	80005e8 <__aeabi_dmul>
 800bd10:	4642      	mov	r2, r8
 800bd12:	4604      	mov	r4, r0
 800bd14:	460d      	mov	r5, r1
 800bd16:	464b      	mov	r3, r9
 800bd18:	ec51 0b18 	vmov	r0, r1, d8
 800bd1c:	f7f4 faae 	bl	800027c <__adddf3>
 800bd20:	ec53 2b19 	vmov	r2, r3, d9
 800bd24:	f7f4 fc60 	bl	80005e8 <__aeabi_dmul>
 800bd28:	4622      	mov	r2, r4
 800bd2a:	462b      	mov	r3, r5
 800bd2c:	f7f4 faa6 	bl	800027c <__adddf3>
 800bd30:	4642      	mov	r2, r8
 800bd32:	4682      	mov	sl, r0
 800bd34:	468b      	mov	fp, r1
 800bd36:	464b      	mov	r3, r9
 800bd38:	4640      	mov	r0, r8
 800bd3a:	4649      	mov	r1, r9
 800bd3c:	f7f4 fc54 	bl	80005e8 <__aeabi_dmul>
 800bd40:	4b6b      	ldr	r3, [pc, #428]	; (800bef0 <__ieee754_pow+0x770>)
 800bd42:	2200      	movs	r2, #0
 800bd44:	4606      	mov	r6, r0
 800bd46:	460f      	mov	r7, r1
 800bd48:	f7f4 fa98 	bl	800027c <__adddf3>
 800bd4c:	4652      	mov	r2, sl
 800bd4e:	465b      	mov	r3, fp
 800bd50:	f7f4 fa94 	bl	800027c <__adddf3>
 800bd54:	2000      	movs	r0, #0
 800bd56:	4604      	mov	r4, r0
 800bd58:	460d      	mov	r5, r1
 800bd5a:	4602      	mov	r2, r0
 800bd5c:	460b      	mov	r3, r1
 800bd5e:	4640      	mov	r0, r8
 800bd60:	4649      	mov	r1, r9
 800bd62:	f7f4 fc41 	bl	80005e8 <__aeabi_dmul>
 800bd66:	4b62      	ldr	r3, [pc, #392]	; (800bef0 <__ieee754_pow+0x770>)
 800bd68:	4680      	mov	r8, r0
 800bd6a:	4689      	mov	r9, r1
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	4620      	mov	r0, r4
 800bd70:	4629      	mov	r1, r5
 800bd72:	f7f4 fa81 	bl	8000278 <__aeabi_dsub>
 800bd76:	4632      	mov	r2, r6
 800bd78:	463b      	mov	r3, r7
 800bd7a:	f7f4 fa7d 	bl	8000278 <__aeabi_dsub>
 800bd7e:	4602      	mov	r2, r0
 800bd80:	460b      	mov	r3, r1
 800bd82:	4650      	mov	r0, sl
 800bd84:	4659      	mov	r1, fp
 800bd86:	f7f4 fa77 	bl	8000278 <__aeabi_dsub>
 800bd8a:	ec53 2b18 	vmov	r2, r3, d8
 800bd8e:	f7f4 fc2b 	bl	80005e8 <__aeabi_dmul>
 800bd92:	4622      	mov	r2, r4
 800bd94:	4606      	mov	r6, r0
 800bd96:	460f      	mov	r7, r1
 800bd98:	462b      	mov	r3, r5
 800bd9a:	ec51 0b19 	vmov	r0, r1, d9
 800bd9e:	f7f4 fc23 	bl	80005e8 <__aeabi_dmul>
 800bda2:	4602      	mov	r2, r0
 800bda4:	460b      	mov	r3, r1
 800bda6:	4630      	mov	r0, r6
 800bda8:	4639      	mov	r1, r7
 800bdaa:	f7f4 fa67 	bl	800027c <__adddf3>
 800bdae:	4606      	mov	r6, r0
 800bdb0:	460f      	mov	r7, r1
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	460b      	mov	r3, r1
 800bdb6:	4640      	mov	r0, r8
 800bdb8:	4649      	mov	r1, r9
 800bdba:	f7f4 fa5f 	bl	800027c <__adddf3>
 800bdbe:	a33e      	add	r3, pc, #248	; (adr r3, 800beb8 <__ieee754_pow+0x738>)
 800bdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc4:	2000      	movs	r0, #0
 800bdc6:	4604      	mov	r4, r0
 800bdc8:	460d      	mov	r5, r1
 800bdca:	f7f4 fc0d 	bl	80005e8 <__aeabi_dmul>
 800bdce:	4642      	mov	r2, r8
 800bdd0:	ec41 0b18 	vmov	d8, r0, r1
 800bdd4:	464b      	mov	r3, r9
 800bdd6:	4620      	mov	r0, r4
 800bdd8:	4629      	mov	r1, r5
 800bdda:	f7f4 fa4d 	bl	8000278 <__aeabi_dsub>
 800bdde:	4602      	mov	r2, r0
 800bde0:	460b      	mov	r3, r1
 800bde2:	4630      	mov	r0, r6
 800bde4:	4639      	mov	r1, r7
 800bde6:	f7f4 fa47 	bl	8000278 <__aeabi_dsub>
 800bdea:	a335      	add	r3, pc, #212	; (adr r3, 800bec0 <__ieee754_pow+0x740>)
 800bdec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf0:	f7f4 fbfa 	bl	80005e8 <__aeabi_dmul>
 800bdf4:	a334      	add	r3, pc, #208	; (adr r3, 800bec8 <__ieee754_pow+0x748>)
 800bdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	460f      	mov	r7, r1
 800bdfe:	4620      	mov	r0, r4
 800be00:	4629      	mov	r1, r5
 800be02:	f7f4 fbf1 	bl	80005e8 <__aeabi_dmul>
 800be06:	4602      	mov	r2, r0
 800be08:	460b      	mov	r3, r1
 800be0a:	4630      	mov	r0, r6
 800be0c:	4639      	mov	r1, r7
 800be0e:	f7f4 fa35 	bl	800027c <__adddf3>
 800be12:	9a07      	ldr	r2, [sp, #28]
 800be14:	4b37      	ldr	r3, [pc, #220]	; (800bef4 <__ieee754_pow+0x774>)
 800be16:	4413      	add	r3, r2
 800be18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1c:	f7f4 fa2e 	bl	800027c <__adddf3>
 800be20:	4682      	mov	sl, r0
 800be22:	9805      	ldr	r0, [sp, #20]
 800be24:	468b      	mov	fp, r1
 800be26:	f7f4 fb75 	bl	8000514 <__aeabi_i2d>
 800be2a:	9a07      	ldr	r2, [sp, #28]
 800be2c:	4b32      	ldr	r3, [pc, #200]	; (800bef8 <__ieee754_pow+0x778>)
 800be2e:	4413      	add	r3, r2
 800be30:	e9d3 8900 	ldrd	r8, r9, [r3]
 800be34:	4606      	mov	r6, r0
 800be36:	460f      	mov	r7, r1
 800be38:	4652      	mov	r2, sl
 800be3a:	465b      	mov	r3, fp
 800be3c:	ec51 0b18 	vmov	r0, r1, d8
 800be40:	f7f4 fa1c 	bl	800027c <__adddf3>
 800be44:	4642      	mov	r2, r8
 800be46:	464b      	mov	r3, r9
 800be48:	f7f4 fa18 	bl	800027c <__adddf3>
 800be4c:	4632      	mov	r2, r6
 800be4e:	463b      	mov	r3, r7
 800be50:	f7f4 fa14 	bl	800027c <__adddf3>
 800be54:	2000      	movs	r0, #0
 800be56:	4632      	mov	r2, r6
 800be58:	463b      	mov	r3, r7
 800be5a:	4604      	mov	r4, r0
 800be5c:	460d      	mov	r5, r1
 800be5e:	f7f4 fa0b 	bl	8000278 <__aeabi_dsub>
 800be62:	4642      	mov	r2, r8
 800be64:	464b      	mov	r3, r9
 800be66:	f7f4 fa07 	bl	8000278 <__aeabi_dsub>
 800be6a:	ec53 2b18 	vmov	r2, r3, d8
 800be6e:	f7f4 fa03 	bl	8000278 <__aeabi_dsub>
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	4650      	mov	r0, sl
 800be78:	4659      	mov	r1, fp
 800be7a:	e610      	b.n	800ba9e <__ieee754_pow+0x31e>
 800be7c:	2401      	movs	r4, #1
 800be7e:	e6a1      	b.n	800bbc4 <__ieee754_pow+0x444>
 800be80:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800bed0 <__ieee754_pow+0x750>
 800be84:	e617      	b.n	800bab6 <__ieee754_pow+0x336>
 800be86:	bf00      	nop
 800be88:	4a454eef 	.word	0x4a454eef
 800be8c:	3fca7e28 	.word	0x3fca7e28
 800be90:	93c9db65 	.word	0x93c9db65
 800be94:	3fcd864a 	.word	0x3fcd864a
 800be98:	a91d4101 	.word	0xa91d4101
 800be9c:	3fd17460 	.word	0x3fd17460
 800bea0:	518f264d 	.word	0x518f264d
 800bea4:	3fd55555 	.word	0x3fd55555
 800bea8:	db6fabff 	.word	0xdb6fabff
 800beac:	3fdb6db6 	.word	0x3fdb6db6
 800beb0:	33333303 	.word	0x33333303
 800beb4:	3fe33333 	.word	0x3fe33333
 800beb8:	e0000000 	.word	0xe0000000
 800bebc:	3feec709 	.word	0x3feec709
 800bec0:	dc3a03fd 	.word	0xdc3a03fd
 800bec4:	3feec709 	.word	0x3feec709
 800bec8:	145b01f5 	.word	0x145b01f5
 800becc:	be3e2fe0 	.word	0xbe3e2fe0
 800bed0:	00000000 	.word	0x00000000
 800bed4:	3ff00000 	.word	0x3ff00000
 800bed8:	7ff00000 	.word	0x7ff00000
 800bedc:	43400000 	.word	0x43400000
 800bee0:	0003988e 	.word	0x0003988e
 800bee4:	000bb679 	.word	0x000bb679
 800bee8:	08010bf0 	.word	0x08010bf0
 800beec:	3ff00000 	.word	0x3ff00000
 800bef0:	40080000 	.word	0x40080000
 800bef4:	08010c10 	.word	0x08010c10
 800bef8:	08010c00 	.word	0x08010c00
 800befc:	a3b3      	add	r3, pc, #716	; (adr r3, 800c1cc <__ieee754_pow+0xa4c>)
 800befe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf02:	4640      	mov	r0, r8
 800bf04:	4649      	mov	r1, r9
 800bf06:	f7f4 f9b9 	bl	800027c <__adddf3>
 800bf0a:	4622      	mov	r2, r4
 800bf0c:	ec41 0b1a 	vmov	d10, r0, r1
 800bf10:	462b      	mov	r3, r5
 800bf12:	4630      	mov	r0, r6
 800bf14:	4639      	mov	r1, r7
 800bf16:	f7f4 f9af 	bl	8000278 <__aeabi_dsub>
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	460b      	mov	r3, r1
 800bf1e:	ec51 0b1a 	vmov	r0, r1, d10
 800bf22:	f7f4 fdf1 	bl	8000b08 <__aeabi_dcmpgt>
 800bf26:	2800      	cmp	r0, #0
 800bf28:	f47f ae04 	bne.w	800bb34 <__ieee754_pow+0x3b4>
 800bf2c:	4aa2      	ldr	r2, [pc, #648]	; (800c1b8 <__ieee754_pow+0xa38>)
 800bf2e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bf32:	4293      	cmp	r3, r2
 800bf34:	f340 8107 	ble.w	800c146 <__ieee754_pow+0x9c6>
 800bf38:	151b      	asrs	r3, r3, #20
 800bf3a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800bf3e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800bf42:	fa4a fa03 	asr.w	sl, sl, r3
 800bf46:	44da      	add	sl, fp
 800bf48:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bf4c:	489b      	ldr	r0, [pc, #620]	; (800c1bc <__ieee754_pow+0xa3c>)
 800bf4e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800bf52:	4108      	asrs	r0, r1
 800bf54:	ea00 030a 	and.w	r3, r0, sl
 800bf58:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bf5c:	f1c1 0114 	rsb	r1, r1, #20
 800bf60:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800bf64:	fa4a fa01 	asr.w	sl, sl, r1
 800bf68:	f1bb 0f00 	cmp.w	fp, #0
 800bf6c:	f04f 0200 	mov.w	r2, #0
 800bf70:	4620      	mov	r0, r4
 800bf72:	4629      	mov	r1, r5
 800bf74:	bfb8      	it	lt
 800bf76:	f1ca 0a00 	rsblt	sl, sl, #0
 800bf7a:	f7f4 f97d 	bl	8000278 <__aeabi_dsub>
 800bf7e:	ec41 0b19 	vmov	d9, r0, r1
 800bf82:	4642      	mov	r2, r8
 800bf84:	464b      	mov	r3, r9
 800bf86:	ec51 0b19 	vmov	r0, r1, d9
 800bf8a:	f7f4 f977 	bl	800027c <__adddf3>
 800bf8e:	a37a      	add	r3, pc, #488	; (adr r3, 800c178 <__ieee754_pow+0x9f8>)
 800bf90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf94:	2000      	movs	r0, #0
 800bf96:	4604      	mov	r4, r0
 800bf98:	460d      	mov	r5, r1
 800bf9a:	f7f4 fb25 	bl	80005e8 <__aeabi_dmul>
 800bf9e:	ec53 2b19 	vmov	r2, r3, d9
 800bfa2:	4606      	mov	r6, r0
 800bfa4:	460f      	mov	r7, r1
 800bfa6:	4620      	mov	r0, r4
 800bfa8:	4629      	mov	r1, r5
 800bfaa:	f7f4 f965 	bl	8000278 <__aeabi_dsub>
 800bfae:	4602      	mov	r2, r0
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	4640      	mov	r0, r8
 800bfb4:	4649      	mov	r1, r9
 800bfb6:	f7f4 f95f 	bl	8000278 <__aeabi_dsub>
 800bfba:	a371      	add	r3, pc, #452	; (adr r3, 800c180 <__ieee754_pow+0xa00>)
 800bfbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfc0:	f7f4 fb12 	bl	80005e8 <__aeabi_dmul>
 800bfc4:	a370      	add	r3, pc, #448	; (adr r3, 800c188 <__ieee754_pow+0xa08>)
 800bfc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfca:	4680      	mov	r8, r0
 800bfcc:	4689      	mov	r9, r1
 800bfce:	4620      	mov	r0, r4
 800bfd0:	4629      	mov	r1, r5
 800bfd2:	f7f4 fb09 	bl	80005e8 <__aeabi_dmul>
 800bfd6:	4602      	mov	r2, r0
 800bfd8:	460b      	mov	r3, r1
 800bfda:	4640      	mov	r0, r8
 800bfdc:	4649      	mov	r1, r9
 800bfde:	f7f4 f94d 	bl	800027c <__adddf3>
 800bfe2:	4604      	mov	r4, r0
 800bfe4:	460d      	mov	r5, r1
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	460b      	mov	r3, r1
 800bfea:	4630      	mov	r0, r6
 800bfec:	4639      	mov	r1, r7
 800bfee:	f7f4 f945 	bl	800027c <__adddf3>
 800bff2:	4632      	mov	r2, r6
 800bff4:	463b      	mov	r3, r7
 800bff6:	4680      	mov	r8, r0
 800bff8:	4689      	mov	r9, r1
 800bffa:	f7f4 f93d 	bl	8000278 <__aeabi_dsub>
 800bffe:	4602      	mov	r2, r0
 800c000:	460b      	mov	r3, r1
 800c002:	4620      	mov	r0, r4
 800c004:	4629      	mov	r1, r5
 800c006:	f7f4 f937 	bl	8000278 <__aeabi_dsub>
 800c00a:	4642      	mov	r2, r8
 800c00c:	4606      	mov	r6, r0
 800c00e:	460f      	mov	r7, r1
 800c010:	464b      	mov	r3, r9
 800c012:	4640      	mov	r0, r8
 800c014:	4649      	mov	r1, r9
 800c016:	f7f4 fae7 	bl	80005e8 <__aeabi_dmul>
 800c01a:	a35d      	add	r3, pc, #372	; (adr r3, 800c190 <__ieee754_pow+0xa10>)
 800c01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c020:	4604      	mov	r4, r0
 800c022:	460d      	mov	r5, r1
 800c024:	f7f4 fae0 	bl	80005e8 <__aeabi_dmul>
 800c028:	a35b      	add	r3, pc, #364	; (adr r3, 800c198 <__ieee754_pow+0xa18>)
 800c02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02e:	f7f4 f923 	bl	8000278 <__aeabi_dsub>
 800c032:	4622      	mov	r2, r4
 800c034:	462b      	mov	r3, r5
 800c036:	f7f4 fad7 	bl	80005e8 <__aeabi_dmul>
 800c03a:	a359      	add	r3, pc, #356	; (adr r3, 800c1a0 <__ieee754_pow+0xa20>)
 800c03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c040:	f7f4 f91c 	bl	800027c <__adddf3>
 800c044:	4622      	mov	r2, r4
 800c046:	462b      	mov	r3, r5
 800c048:	f7f4 face 	bl	80005e8 <__aeabi_dmul>
 800c04c:	a356      	add	r3, pc, #344	; (adr r3, 800c1a8 <__ieee754_pow+0xa28>)
 800c04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c052:	f7f4 f911 	bl	8000278 <__aeabi_dsub>
 800c056:	4622      	mov	r2, r4
 800c058:	462b      	mov	r3, r5
 800c05a:	f7f4 fac5 	bl	80005e8 <__aeabi_dmul>
 800c05e:	a354      	add	r3, pc, #336	; (adr r3, 800c1b0 <__ieee754_pow+0xa30>)
 800c060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c064:	f7f4 f90a 	bl	800027c <__adddf3>
 800c068:	4622      	mov	r2, r4
 800c06a:	462b      	mov	r3, r5
 800c06c:	f7f4 fabc 	bl	80005e8 <__aeabi_dmul>
 800c070:	4602      	mov	r2, r0
 800c072:	460b      	mov	r3, r1
 800c074:	4640      	mov	r0, r8
 800c076:	4649      	mov	r1, r9
 800c078:	f7f4 f8fe 	bl	8000278 <__aeabi_dsub>
 800c07c:	4604      	mov	r4, r0
 800c07e:	460d      	mov	r5, r1
 800c080:	4602      	mov	r2, r0
 800c082:	460b      	mov	r3, r1
 800c084:	4640      	mov	r0, r8
 800c086:	4649      	mov	r1, r9
 800c088:	f7f4 faae 	bl	80005e8 <__aeabi_dmul>
 800c08c:	2200      	movs	r2, #0
 800c08e:	ec41 0b19 	vmov	d9, r0, r1
 800c092:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c096:	4620      	mov	r0, r4
 800c098:	4629      	mov	r1, r5
 800c09a:	f7f4 f8ed 	bl	8000278 <__aeabi_dsub>
 800c09e:	4602      	mov	r2, r0
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	ec51 0b19 	vmov	r0, r1, d9
 800c0a6:	f7f4 fbc9 	bl	800083c <__aeabi_ddiv>
 800c0aa:	4632      	mov	r2, r6
 800c0ac:	4604      	mov	r4, r0
 800c0ae:	460d      	mov	r5, r1
 800c0b0:	463b      	mov	r3, r7
 800c0b2:	4640      	mov	r0, r8
 800c0b4:	4649      	mov	r1, r9
 800c0b6:	f7f4 fa97 	bl	80005e8 <__aeabi_dmul>
 800c0ba:	4632      	mov	r2, r6
 800c0bc:	463b      	mov	r3, r7
 800c0be:	f7f4 f8dd 	bl	800027c <__adddf3>
 800c0c2:	4602      	mov	r2, r0
 800c0c4:	460b      	mov	r3, r1
 800c0c6:	4620      	mov	r0, r4
 800c0c8:	4629      	mov	r1, r5
 800c0ca:	f7f4 f8d5 	bl	8000278 <__aeabi_dsub>
 800c0ce:	4642      	mov	r2, r8
 800c0d0:	464b      	mov	r3, r9
 800c0d2:	f7f4 f8d1 	bl	8000278 <__aeabi_dsub>
 800c0d6:	460b      	mov	r3, r1
 800c0d8:	4602      	mov	r2, r0
 800c0da:	4939      	ldr	r1, [pc, #228]	; (800c1c0 <__ieee754_pow+0xa40>)
 800c0dc:	2000      	movs	r0, #0
 800c0de:	f7f4 f8cb 	bl	8000278 <__aeabi_dsub>
 800c0e2:	ec41 0b10 	vmov	d0, r0, r1
 800c0e6:	ee10 3a90 	vmov	r3, s1
 800c0ea:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c0ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c0f2:	da2b      	bge.n	800c14c <__ieee754_pow+0x9cc>
 800c0f4:	4650      	mov	r0, sl
 800c0f6:	f000 ff67 	bl	800cfc8 <scalbn>
 800c0fa:	ec51 0b10 	vmov	r0, r1, d0
 800c0fe:	ec53 2b18 	vmov	r2, r3, d8
 800c102:	f7ff bbee 	b.w	800b8e2 <__ieee754_pow+0x162>
 800c106:	4b2f      	ldr	r3, [pc, #188]	; (800c1c4 <__ieee754_pow+0xa44>)
 800c108:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c10c:	429e      	cmp	r6, r3
 800c10e:	f77f af0d 	ble.w	800bf2c <__ieee754_pow+0x7ac>
 800c112:	4b2d      	ldr	r3, [pc, #180]	; (800c1c8 <__ieee754_pow+0xa48>)
 800c114:	440b      	add	r3, r1
 800c116:	4303      	orrs	r3, r0
 800c118:	d009      	beq.n	800c12e <__ieee754_pow+0x9ae>
 800c11a:	ec51 0b18 	vmov	r0, r1, d8
 800c11e:	2200      	movs	r2, #0
 800c120:	2300      	movs	r3, #0
 800c122:	f7f4 fcd3 	bl	8000acc <__aeabi_dcmplt>
 800c126:	3800      	subs	r0, #0
 800c128:	bf18      	it	ne
 800c12a:	2001      	movne	r0, #1
 800c12c:	e448      	b.n	800b9c0 <__ieee754_pow+0x240>
 800c12e:	4622      	mov	r2, r4
 800c130:	462b      	mov	r3, r5
 800c132:	f7f4 f8a1 	bl	8000278 <__aeabi_dsub>
 800c136:	4642      	mov	r2, r8
 800c138:	464b      	mov	r3, r9
 800c13a:	f7f4 fcdb 	bl	8000af4 <__aeabi_dcmpge>
 800c13e:	2800      	cmp	r0, #0
 800c140:	f43f aef4 	beq.w	800bf2c <__ieee754_pow+0x7ac>
 800c144:	e7e9      	b.n	800c11a <__ieee754_pow+0x99a>
 800c146:	f04f 0a00 	mov.w	sl, #0
 800c14a:	e71a      	b.n	800bf82 <__ieee754_pow+0x802>
 800c14c:	ec51 0b10 	vmov	r0, r1, d0
 800c150:	4619      	mov	r1, r3
 800c152:	e7d4      	b.n	800c0fe <__ieee754_pow+0x97e>
 800c154:	491a      	ldr	r1, [pc, #104]	; (800c1c0 <__ieee754_pow+0xa40>)
 800c156:	2000      	movs	r0, #0
 800c158:	f7ff bb31 	b.w	800b7be <__ieee754_pow+0x3e>
 800c15c:	2000      	movs	r0, #0
 800c15e:	2100      	movs	r1, #0
 800c160:	f7ff bb2d 	b.w	800b7be <__ieee754_pow+0x3e>
 800c164:	4630      	mov	r0, r6
 800c166:	4639      	mov	r1, r7
 800c168:	f7ff bb29 	b.w	800b7be <__ieee754_pow+0x3e>
 800c16c:	9204      	str	r2, [sp, #16]
 800c16e:	f7ff bb7b 	b.w	800b868 <__ieee754_pow+0xe8>
 800c172:	2300      	movs	r3, #0
 800c174:	f7ff bb65 	b.w	800b842 <__ieee754_pow+0xc2>
 800c178:	00000000 	.word	0x00000000
 800c17c:	3fe62e43 	.word	0x3fe62e43
 800c180:	fefa39ef 	.word	0xfefa39ef
 800c184:	3fe62e42 	.word	0x3fe62e42
 800c188:	0ca86c39 	.word	0x0ca86c39
 800c18c:	be205c61 	.word	0xbe205c61
 800c190:	72bea4d0 	.word	0x72bea4d0
 800c194:	3e663769 	.word	0x3e663769
 800c198:	c5d26bf1 	.word	0xc5d26bf1
 800c19c:	3ebbbd41 	.word	0x3ebbbd41
 800c1a0:	af25de2c 	.word	0xaf25de2c
 800c1a4:	3f11566a 	.word	0x3f11566a
 800c1a8:	16bebd93 	.word	0x16bebd93
 800c1ac:	3f66c16c 	.word	0x3f66c16c
 800c1b0:	5555553e 	.word	0x5555553e
 800c1b4:	3fc55555 	.word	0x3fc55555
 800c1b8:	3fe00000 	.word	0x3fe00000
 800c1bc:	fff00000 	.word	0xfff00000
 800c1c0:	3ff00000 	.word	0x3ff00000
 800c1c4:	4090cbff 	.word	0x4090cbff
 800c1c8:	3f6f3400 	.word	0x3f6f3400
 800c1cc:	652b82fe 	.word	0x652b82fe
 800c1d0:	3c971547 	.word	0x3c971547
 800c1d4:	00000000 	.word	0x00000000

0800c1d8 <__ieee754_rem_pio2>:
 800c1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1dc:	ed2d 8b02 	vpush	{d8}
 800c1e0:	ec55 4b10 	vmov	r4, r5, d0
 800c1e4:	4bca      	ldr	r3, [pc, #808]	; (800c510 <__ieee754_rem_pio2+0x338>)
 800c1e6:	b08b      	sub	sp, #44	; 0x2c
 800c1e8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800c1ec:	4598      	cmp	r8, r3
 800c1ee:	4682      	mov	sl, r0
 800c1f0:	9502      	str	r5, [sp, #8]
 800c1f2:	dc08      	bgt.n	800c206 <__ieee754_rem_pio2+0x2e>
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	2300      	movs	r3, #0
 800c1f8:	ed80 0b00 	vstr	d0, [r0]
 800c1fc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c200:	f04f 0b00 	mov.w	fp, #0
 800c204:	e028      	b.n	800c258 <__ieee754_rem_pio2+0x80>
 800c206:	4bc3      	ldr	r3, [pc, #780]	; (800c514 <__ieee754_rem_pio2+0x33c>)
 800c208:	4598      	cmp	r8, r3
 800c20a:	dc78      	bgt.n	800c2fe <__ieee754_rem_pio2+0x126>
 800c20c:	9b02      	ldr	r3, [sp, #8]
 800c20e:	4ec2      	ldr	r6, [pc, #776]	; (800c518 <__ieee754_rem_pio2+0x340>)
 800c210:	2b00      	cmp	r3, #0
 800c212:	ee10 0a10 	vmov	r0, s0
 800c216:	a3b0      	add	r3, pc, #704	; (adr r3, 800c4d8 <__ieee754_rem_pio2+0x300>)
 800c218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21c:	4629      	mov	r1, r5
 800c21e:	dd39      	ble.n	800c294 <__ieee754_rem_pio2+0xbc>
 800c220:	f7f4 f82a 	bl	8000278 <__aeabi_dsub>
 800c224:	45b0      	cmp	r8, r6
 800c226:	4604      	mov	r4, r0
 800c228:	460d      	mov	r5, r1
 800c22a:	d01b      	beq.n	800c264 <__ieee754_rem_pio2+0x8c>
 800c22c:	a3ac      	add	r3, pc, #688	; (adr r3, 800c4e0 <__ieee754_rem_pio2+0x308>)
 800c22e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c232:	f7f4 f821 	bl	8000278 <__aeabi_dsub>
 800c236:	4602      	mov	r2, r0
 800c238:	460b      	mov	r3, r1
 800c23a:	e9ca 2300 	strd	r2, r3, [sl]
 800c23e:	4620      	mov	r0, r4
 800c240:	4629      	mov	r1, r5
 800c242:	f7f4 f819 	bl	8000278 <__aeabi_dsub>
 800c246:	a3a6      	add	r3, pc, #664	; (adr r3, 800c4e0 <__ieee754_rem_pio2+0x308>)
 800c248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c24c:	f7f4 f814 	bl	8000278 <__aeabi_dsub>
 800c250:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c254:	f04f 0b01 	mov.w	fp, #1
 800c258:	4658      	mov	r0, fp
 800c25a:	b00b      	add	sp, #44	; 0x2c
 800c25c:	ecbd 8b02 	vpop	{d8}
 800c260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c264:	a3a0      	add	r3, pc, #640	; (adr r3, 800c4e8 <__ieee754_rem_pio2+0x310>)
 800c266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c26a:	f7f4 f805 	bl	8000278 <__aeabi_dsub>
 800c26e:	a3a0      	add	r3, pc, #640	; (adr r3, 800c4f0 <__ieee754_rem_pio2+0x318>)
 800c270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c274:	4604      	mov	r4, r0
 800c276:	460d      	mov	r5, r1
 800c278:	f7f3 fffe 	bl	8000278 <__aeabi_dsub>
 800c27c:	4602      	mov	r2, r0
 800c27e:	460b      	mov	r3, r1
 800c280:	e9ca 2300 	strd	r2, r3, [sl]
 800c284:	4620      	mov	r0, r4
 800c286:	4629      	mov	r1, r5
 800c288:	f7f3 fff6 	bl	8000278 <__aeabi_dsub>
 800c28c:	a398      	add	r3, pc, #608	; (adr r3, 800c4f0 <__ieee754_rem_pio2+0x318>)
 800c28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c292:	e7db      	b.n	800c24c <__ieee754_rem_pio2+0x74>
 800c294:	f7f3 fff2 	bl	800027c <__adddf3>
 800c298:	45b0      	cmp	r8, r6
 800c29a:	4604      	mov	r4, r0
 800c29c:	460d      	mov	r5, r1
 800c29e:	d016      	beq.n	800c2ce <__ieee754_rem_pio2+0xf6>
 800c2a0:	a38f      	add	r3, pc, #572	; (adr r3, 800c4e0 <__ieee754_rem_pio2+0x308>)
 800c2a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2a6:	f7f3 ffe9 	bl	800027c <__adddf3>
 800c2aa:	4602      	mov	r2, r0
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	e9ca 2300 	strd	r2, r3, [sl]
 800c2b2:	4620      	mov	r0, r4
 800c2b4:	4629      	mov	r1, r5
 800c2b6:	f7f3 ffdf 	bl	8000278 <__aeabi_dsub>
 800c2ba:	a389      	add	r3, pc, #548	; (adr r3, 800c4e0 <__ieee754_rem_pio2+0x308>)
 800c2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2c0:	f7f3 ffdc 	bl	800027c <__adddf3>
 800c2c4:	f04f 3bff 	mov.w	fp, #4294967295
 800c2c8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c2cc:	e7c4      	b.n	800c258 <__ieee754_rem_pio2+0x80>
 800c2ce:	a386      	add	r3, pc, #536	; (adr r3, 800c4e8 <__ieee754_rem_pio2+0x310>)
 800c2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d4:	f7f3 ffd2 	bl	800027c <__adddf3>
 800c2d8:	a385      	add	r3, pc, #532	; (adr r3, 800c4f0 <__ieee754_rem_pio2+0x318>)
 800c2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2de:	4604      	mov	r4, r0
 800c2e0:	460d      	mov	r5, r1
 800c2e2:	f7f3 ffcb 	bl	800027c <__adddf3>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	e9ca 2300 	strd	r2, r3, [sl]
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	f7f3 ffc1 	bl	8000278 <__aeabi_dsub>
 800c2f6:	a37e      	add	r3, pc, #504	; (adr r3, 800c4f0 <__ieee754_rem_pio2+0x318>)
 800c2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fc:	e7e0      	b.n	800c2c0 <__ieee754_rem_pio2+0xe8>
 800c2fe:	4b87      	ldr	r3, [pc, #540]	; (800c51c <__ieee754_rem_pio2+0x344>)
 800c300:	4598      	cmp	r8, r3
 800c302:	f300 80d8 	bgt.w	800c4b6 <__ieee754_rem_pio2+0x2de>
 800c306:	f7fe fac7 	bl	800a898 <fabs>
 800c30a:	ec55 4b10 	vmov	r4, r5, d0
 800c30e:	ee10 0a10 	vmov	r0, s0
 800c312:	a379      	add	r3, pc, #484	; (adr r3, 800c4f8 <__ieee754_rem_pio2+0x320>)
 800c314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c318:	4629      	mov	r1, r5
 800c31a:	f7f4 f965 	bl	80005e8 <__aeabi_dmul>
 800c31e:	4b80      	ldr	r3, [pc, #512]	; (800c520 <__ieee754_rem_pio2+0x348>)
 800c320:	2200      	movs	r2, #0
 800c322:	f7f3 ffab 	bl	800027c <__adddf3>
 800c326:	f7f4 fc0f 	bl	8000b48 <__aeabi_d2iz>
 800c32a:	4683      	mov	fp, r0
 800c32c:	f7f4 f8f2 	bl	8000514 <__aeabi_i2d>
 800c330:	4602      	mov	r2, r0
 800c332:	460b      	mov	r3, r1
 800c334:	ec43 2b18 	vmov	d8, r2, r3
 800c338:	a367      	add	r3, pc, #412	; (adr r3, 800c4d8 <__ieee754_rem_pio2+0x300>)
 800c33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33e:	f7f4 f953 	bl	80005e8 <__aeabi_dmul>
 800c342:	4602      	mov	r2, r0
 800c344:	460b      	mov	r3, r1
 800c346:	4620      	mov	r0, r4
 800c348:	4629      	mov	r1, r5
 800c34a:	f7f3 ff95 	bl	8000278 <__aeabi_dsub>
 800c34e:	a364      	add	r3, pc, #400	; (adr r3, 800c4e0 <__ieee754_rem_pio2+0x308>)
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	4606      	mov	r6, r0
 800c356:	460f      	mov	r7, r1
 800c358:	ec51 0b18 	vmov	r0, r1, d8
 800c35c:	f7f4 f944 	bl	80005e8 <__aeabi_dmul>
 800c360:	f1bb 0f1f 	cmp.w	fp, #31
 800c364:	4604      	mov	r4, r0
 800c366:	460d      	mov	r5, r1
 800c368:	dc0d      	bgt.n	800c386 <__ieee754_rem_pio2+0x1ae>
 800c36a:	4b6e      	ldr	r3, [pc, #440]	; (800c524 <__ieee754_rem_pio2+0x34c>)
 800c36c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800c370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c374:	4543      	cmp	r3, r8
 800c376:	d006      	beq.n	800c386 <__ieee754_rem_pio2+0x1ae>
 800c378:	4622      	mov	r2, r4
 800c37a:	462b      	mov	r3, r5
 800c37c:	4630      	mov	r0, r6
 800c37e:	4639      	mov	r1, r7
 800c380:	f7f3 ff7a 	bl	8000278 <__aeabi_dsub>
 800c384:	e00e      	b.n	800c3a4 <__ieee754_rem_pio2+0x1cc>
 800c386:	462b      	mov	r3, r5
 800c388:	4622      	mov	r2, r4
 800c38a:	4630      	mov	r0, r6
 800c38c:	4639      	mov	r1, r7
 800c38e:	f7f3 ff73 	bl	8000278 <__aeabi_dsub>
 800c392:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c396:	9303      	str	r3, [sp, #12]
 800c398:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c39c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800c3a0:	2b10      	cmp	r3, #16
 800c3a2:	dc02      	bgt.n	800c3aa <__ieee754_rem_pio2+0x1d2>
 800c3a4:	e9ca 0100 	strd	r0, r1, [sl]
 800c3a8:	e039      	b.n	800c41e <__ieee754_rem_pio2+0x246>
 800c3aa:	a34f      	add	r3, pc, #316	; (adr r3, 800c4e8 <__ieee754_rem_pio2+0x310>)
 800c3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b0:	ec51 0b18 	vmov	r0, r1, d8
 800c3b4:	f7f4 f918 	bl	80005e8 <__aeabi_dmul>
 800c3b8:	4604      	mov	r4, r0
 800c3ba:	460d      	mov	r5, r1
 800c3bc:	4602      	mov	r2, r0
 800c3be:	460b      	mov	r3, r1
 800c3c0:	4630      	mov	r0, r6
 800c3c2:	4639      	mov	r1, r7
 800c3c4:	f7f3 ff58 	bl	8000278 <__aeabi_dsub>
 800c3c8:	4602      	mov	r2, r0
 800c3ca:	460b      	mov	r3, r1
 800c3cc:	4680      	mov	r8, r0
 800c3ce:	4689      	mov	r9, r1
 800c3d0:	4630      	mov	r0, r6
 800c3d2:	4639      	mov	r1, r7
 800c3d4:	f7f3 ff50 	bl	8000278 <__aeabi_dsub>
 800c3d8:	4622      	mov	r2, r4
 800c3da:	462b      	mov	r3, r5
 800c3dc:	f7f3 ff4c 	bl	8000278 <__aeabi_dsub>
 800c3e0:	a343      	add	r3, pc, #268	; (adr r3, 800c4f0 <__ieee754_rem_pio2+0x318>)
 800c3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e6:	4604      	mov	r4, r0
 800c3e8:	460d      	mov	r5, r1
 800c3ea:	ec51 0b18 	vmov	r0, r1, d8
 800c3ee:	f7f4 f8fb 	bl	80005e8 <__aeabi_dmul>
 800c3f2:	4622      	mov	r2, r4
 800c3f4:	462b      	mov	r3, r5
 800c3f6:	f7f3 ff3f 	bl	8000278 <__aeabi_dsub>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4604      	mov	r4, r0
 800c400:	460d      	mov	r5, r1
 800c402:	4640      	mov	r0, r8
 800c404:	4649      	mov	r1, r9
 800c406:	f7f3 ff37 	bl	8000278 <__aeabi_dsub>
 800c40a:	9a03      	ldr	r2, [sp, #12]
 800c40c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c410:	1ad3      	subs	r3, r2, r3
 800c412:	2b31      	cmp	r3, #49	; 0x31
 800c414:	dc24      	bgt.n	800c460 <__ieee754_rem_pio2+0x288>
 800c416:	e9ca 0100 	strd	r0, r1, [sl]
 800c41a:	4646      	mov	r6, r8
 800c41c:	464f      	mov	r7, r9
 800c41e:	e9da 8900 	ldrd	r8, r9, [sl]
 800c422:	4630      	mov	r0, r6
 800c424:	4642      	mov	r2, r8
 800c426:	464b      	mov	r3, r9
 800c428:	4639      	mov	r1, r7
 800c42a:	f7f3 ff25 	bl	8000278 <__aeabi_dsub>
 800c42e:	462b      	mov	r3, r5
 800c430:	4622      	mov	r2, r4
 800c432:	f7f3 ff21 	bl	8000278 <__aeabi_dsub>
 800c436:	9b02      	ldr	r3, [sp, #8]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c43e:	f6bf af0b 	bge.w	800c258 <__ieee754_rem_pio2+0x80>
 800c442:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c446:	f8ca 3004 	str.w	r3, [sl, #4]
 800c44a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c44e:	f8ca 8000 	str.w	r8, [sl]
 800c452:	f8ca 0008 	str.w	r0, [sl, #8]
 800c456:	f8ca 300c 	str.w	r3, [sl, #12]
 800c45a:	f1cb 0b00 	rsb	fp, fp, #0
 800c45e:	e6fb      	b.n	800c258 <__ieee754_rem_pio2+0x80>
 800c460:	a327      	add	r3, pc, #156	; (adr r3, 800c500 <__ieee754_rem_pio2+0x328>)
 800c462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c466:	ec51 0b18 	vmov	r0, r1, d8
 800c46a:	f7f4 f8bd 	bl	80005e8 <__aeabi_dmul>
 800c46e:	4604      	mov	r4, r0
 800c470:	460d      	mov	r5, r1
 800c472:	4602      	mov	r2, r0
 800c474:	460b      	mov	r3, r1
 800c476:	4640      	mov	r0, r8
 800c478:	4649      	mov	r1, r9
 800c47a:	f7f3 fefd 	bl	8000278 <__aeabi_dsub>
 800c47e:	4602      	mov	r2, r0
 800c480:	460b      	mov	r3, r1
 800c482:	4606      	mov	r6, r0
 800c484:	460f      	mov	r7, r1
 800c486:	4640      	mov	r0, r8
 800c488:	4649      	mov	r1, r9
 800c48a:	f7f3 fef5 	bl	8000278 <__aeabi_dsub>
 800c48e:	4622      	mov	r2, r4
 800c490:	462b      	mov	r3, r5
 800c492:	f7f3 fef1 	bl	8000278 <__aeabi_dsub>
 800c496:	a31c      	add	r3, pc, #112	; (adr r3, 800c508 <__ieee754_rem_pio2+0x330>)
 800c498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49c:	4604      	mov	r4, r0
 800c49e:	460d      	mov	r5, r1
 800c4a0:	ec51 0b18 	vmov	r0, r1, d8
 800c4a4:	f7f4 f8a0 	bl	80005e8 <__aeabi_dmul>
 800c4a8:	4622      	mov	r2, r4
 800c4aa:	462b      	mov	r3, r5
 800c4ac:	f7f3 fee4 	bl	8000278 <__aeabi_dsub>
 800c4b0:	4604      	mov	r4, r0
 800c4b2:	460d      	mov	r5, r1
 800c4b4:	e760      	b.n	800c378 <__ieee754_rem_pio2+0x1a0>
 800c4b6:	4b1c      	ldr	r3, [pc, #112]	; (800c528 <__ieee754_rem_pio2+0x350>)
 800c4b8:	4598      	cmp	r8, r3
 800c4ba:	dd37      	ble.n	800c52c <__ieee754_rem_pio2+0x354>
 800c4bc:	ee10 2a10 	vmov	r2, s0
 800c4c0:	462b      	mov	r3, r5
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	4629      	mov	r1, r5
 800c4c6:	f7f3 fed7 	bl	8000278 <__aeabi_dsub>
 800c4ca:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c4ce:	e9ca 0100 	strd	r0, r1, [sl]
 800c4d2:	e695      	b.n	800c200 <__ieee754_rem_pio2+0x28>
 800c4d4:	f3af 8000 	nop.w
 800c4d8:	54400000 	.word	0x54400000
 800c4dc:	3ff921fb 	.word	0x3ff921fb
 800c4e0:	1a626331 	.word	0x1a626331
 800c4e4:	3dd0b461 	.word	0x3dd0b461
 800c4e8:	1a600000 	.word	0x1a600000
 800c4ec:	3dd0b461 	.word	0x3dd0b461
 800c4f0:	2e037073 	.word	0x2e037073
 800c4f4:	3ba3198a 	.word	0x3ba3198a
 800c4f8:	6dc9c883 	.word	0x6dc9c883
 800c4fc:	3fe45f30 	.word	0x3fe45f30
 800c500:	2e000000 	.word	0x2e000000
 800c504:	3ba3198a 	.word	0x3ba3198a
 800c508:	252049c1 	.word	0x252049c1
 800c50c:	397b839a 	.word	0x397b839a
 800c510:	3fe921fb 	.word	0x3fe921fb
 800c514:	4002d97b 	.word	0x4002d97b
 800c518:	3ff921fb 	.word	0x3ff921fb
 800c51c:	413921fb 	.word	0x413921fb
 800c520:	3fe00000 	.word	0x3fe00000
 800c524:	08010c20 	.word	0x08010c20
 800c528:	7fefffff 	.word	0x7fefffff
 800c52c:	ea4f 5628 	mov.w	r6, r8, asr #20
 800c530:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 800c534:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 800c538:	4620      	mov	r0, r4
 800c53a:	460d      	mov	r5, r1
 800c53c:	f7f4 fb04 	bl	8000b48 <__aeabi_d2iz>
 800c540:	f7f3 ffe8 	bl	8000514 <__aeabi_i2d>
 800c544:	4602      	mov	r2, r0
 800c546:	460b      	mov	r3, r1
 800c548:	4620      	mov	r0, r4
 800c54a:	4629      	mov	r1, r5
 800c54c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c550:	f7f3 fe92 	bl	8000278 <__aeabi_dsub>
 800c554:	4b21      	ldr	r3, [pc, #132]	; (800c5dc <__ieee754_rem_pio2+0x404>)
 800c556:	2200      	movs	r2, #0
 800c558:	f7f4 f846 	bl	80005e8 <__aeabi_dmul>
 800c55c:	460d      	mov	r5, r1
 800c55e:	4604      	mov	r4, r0
 800c560:	f7f4 faf2 	bl	8000b48 <__aeabi_d2iz>
 800c564:	f7f3 ffd6 	bl	8000514 <__aeabi_i2d>
 800c568:	4602      	mov	r2, r0
 800c56a:	460b      	mov	r3, r1
 800c56c:	4620      	mov	r0, r4
 800c56e:	4629      	mov	r1, r5
 800c570:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c574:	f7f3 fe80 	bl	8000278 <__aeabi_dsub>
 800c578:	4b18      	ldr	r3, [pc, #96]	; (800c5dc <__ieee754_rem_pio2+0x404>)
 800c57a:	2200      	movs	r2, #0
 800c57c:	f7f4 f834 	bl	80005e8 <__aeabi_dmul>
 800c580:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c584:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 800c588:	2703      	movs	r7, #3
 800c58a:	2400      	movs	r4, #0
 800c58c:	2500      	movs	r5, #0
 800c58e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 800c592:	4622      	mov	r2, r4
 800c594:	462b      	mov	r3, r5
 800c596:	46b9      	mov	r9, r7
 800c598:	3f01      	subs	r7, #1
 800c59a:	f7f4 fa8d 	bl	8000ab8 <__aeabi_dcmpeq>
 800c59e:	2800      	cmp	r0, #0
 800c5a0:	d1f5      	bne.n	800c58e <__ieee754_rem_pio2+0x3b6>
 800c5a2:	4b0f      	ldr	r3, [pc, #60]	; (800c5e0 <__ieee754_rem_pio2+0x408>)
 800c5a4:	9301      	str	r3, [sp, #4]
 800c5a6:	2302      	movs	r3, #2
 800c5a8:	9300      	str	r3, [sp, #0]
 800c5aa:	4632      	mov	r2, r6
 800c5ac:	464b      	mov	r3, r9
 800c5ae:	4651      	mov	r1, sl
 800c5b0:	a804      	add	r0, sp, #16
 800c5b2:	f000 fdb9 	bl	800d128 <__kernel_rem_pio2>
 800c5b6:	9b02      	ldr	r3, [sp, #8]
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	4683      	mov	fp, r0
 800c5bc:	f6bf ae4c 	bge.w	800c258 <__ieee754_rem_pio2+0x80>
 800c5c0:	e9da 2100 	ldrd	r2, r1, [sl]
 800c5c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c5c8:	e9ca 2300 	strd	r2, r3, [sl]
 800c5cc:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800c5d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c5d4:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800c5d8:	e73f      	b.n	800c45a <__ieee754_rem_pio2+0x282>
 800c5da:	bf00      	nop
 800c5dc:	41700000 	.word	0x41700000
 800c5e0:	08010ca0 	.word	0x08010ca0
 800c5e4:	00000000 	.word	0x00000000

0800c5e8 <atan>:
 800c5e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ec:	ec55 4b10 	vmov	r4, r5, d0
 800c5f0:	4bc3      	ldr	r3, [pc, #780]	; (800c900 <atan+0x318>)
 800c5f2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c5f6:	429e      	cmp	r6, r3
 800c5f8:	46ab      	mov	fp, r5
 800c5fa:	dd18      	ble.n	800c62e <atan+0x46>
 800c5fc:	4bc1      	ldr	r3, [pc, #772]	; (800c904 <atan+0x31c>)
 800c5fe:	429e      	cmp	r6, r3
 800c600:	dc01      	bgt.n	800c606 <atan+0x1e>
 800c602:	d109      	bne.n	800c618 <atan+0x30>
 800c604:	b144      	cbz	r4, 800c618 <atan+0x30>
 800c606:	4622      	mov	r2, r4
 800c608:	462b      	mov	r3, r5
 800c60a:	4620      	mov	r0, r4
 800c60c:	4629      	mov	r1, r5
 800c60e:	f7f3 fe35 	bl	800027c <__adddf3>
 800c612:	4604      	mov	r4, r0
 800c614:	460d      	mov	r5, r1
 800c616:	e006      	b.n	800c626 <atan+0x3e>
 800c618:	f1bb 0f00 	cmp.w	fp, #0
 800c61c:	f300 8131 	bgt.w	800c882 <atan+0x29a>
 800c620:	a59b      	add	r5, pc, #620	; (adr r5, 800c890 <atan+0x2a8>)
 800c622:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c626:	ec45 4b10 	vmov	d0, r4, r5
 800c62a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c62e:	4bb6      	ldr	r3, [pc, #728]	; (800c908 <atan+0x320>)
 800c630:	429e      	cmp	r6, r3
 800c632:	dc14      	bgt.n	800c65e <atan+0x76>
 800c634:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c638:	429e      	cmp	r6, r3
 800c63a:	dc0d      	bgt.n	800c658 <atan+0x70>
 800c63c:	a396      	add	r3, pc, #600	; (adr r3, 800c898 <atan+0x2b0>)
 800c63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c642:	ee10 0a10 	vmov	r0, s0
 800c646:	4629      	mov	r1, r5
 800c648:	f7f3 fe18 	bl	800027c <__adddf3>
 800c64c:	4baf      	ldr	r3, [pc, #700]	; (800c90c <atan+0x324>)
 800c64e:	2200      	movs	r2, #0
 800c650:	f7f4 fa5a 	bl	8000b08 <__aeabi_dcmpgt>
 800c654:	2800      	cmp	r0, #0
 800c656:	d1e6      	bne.n	800c626 <atan+0x3e>
 800c658:	f04f 3aff 	mov.w	sl, #4294967295
 800c65c:	e02b      	b.n	800c6b6 <atan+0xce>
 800c65e:	f7fe f91b 	bl	800a898 <fabs>
 800c662:	4bab      	ldr	r3, [pc, #684]	; (800c910 <atan+0x328>)
 800c664:	429e      	cmp	r6, r3
 800c666:	ec55 4b10 	vmov	r4, r5, d0
 800c66a:	f300 80bf 	bgt.w	800c7ec <atan+0x204>
 800c66e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c672:	429e      	cmp	r6, r3
 800c674:	f300 80a0 	bgt.w	800c7b8 <atan+0x1d0>
 800c678:	ee10 2a10 	vmov	r2, s0
 800c67c:	ee10 0a10 	vmov	r0, s0
 800c680:	462b      	mov	r3, r5
 800c682:	4629      	mov	r1, r5
 800c684:	f7f3 fdfa 	bl	800027c <__adddf3>
 800c688:	4ba0      	ldr	r3, [pc, #640]	; (800c90c <atan+0x324>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	f7f3 fdf4 	bl	8000278 <__aeabi_dsub>
 800c690:	2200      	movs	r2, #0
 800c692:	4606      	mov	r6, r0
 800c694:	460f      	mov	r7, r1
 800c696:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c69a:	4620      	mov	r0, r4
 800c69c:	4629      	mov	r1, r5
 800c69e:	f7f3 fded 	bl	800027c <__adddf3>
 800c6a2:	4602      	mov	r2, r0
 800c6a4:	460b      	mov	r3, r1
 800c6a6:	4630      	mov	r0, r6
 800c6a8:	4639      	mov	r1, r7
 800c6aa:	f7f4 f8c7 	bl	800083c <__aeabi_ddiv>
 800c6ae:	f04f 0a00 	mov.w	sl, #0
 800c6b2:	4604      	mov	r4, r0
 800c6b4:	460d      	mov	r5, r1
 800c6b6:	4622      	mov	r2, r4
 800c6b8:	462b      	mov	r3, r5
 800c6ba:	4620      	mov	r0, r4
 800c6bc:	4629      	mov	r1, r5
 800c6be:	f7f3 ff93 	bl	80005e8 <__aeabi_dmul>
 800c6c2:	4602      	mov	r2, r0
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	4680      	mov	r8, r0
 800c6c8:	4689      	mov	r9, r1
 800c6ca:	f7f3 ff8d 	bl	80005e8 <__aeabi_dmul>
 800c6ce:	a374      	add	r3, pc, #464	; (adr r3, 800c8a0 <atan+0x2b8>)
 800c6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d4:	4606      	mov	r6, r0
 800c6d6:	460f      	mov	r7, r1
 800c6d8:	f7f3 ff86 	bl	80005e8 <__aeabi_dmul>
 800c6dc:	a372      	add	r3, pc, #456	; (adr r3, 800c8a8 <atan+0x2c0>)
 800c6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e2:	f7f3 fdcb 	bl	800027c <__adddf3>
 800c6e6:	4632      	mov	r2, r6
 800c6e8:	463b      	mov	r3, r7
 800c6ea:	f7f3 ff7d 	bl	80005e8 <__aeabi_dmul>
 800c6ee:	a370      	add	r3, pc, #448	; (adr r3, 800c8b0 <atan+0x2c8>)
 800c6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6f4:	f7f3 fdc2 	bl	800027c <__adddf3>
 800c6f8:	4632      	mov	r2, r6
 800c6fa:	463b      	mov	r3, r7
 800c6fc:	f7f3 ff74 	bl	80005e8 <__aeabi_dmul>
 800c700:	a36d      	add	r3, pc, #436	; (adr r3, 800c8b8 <atan+0x2d0>)
 800c702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c706:	f7f3 fdb9 	bl	800027c <__adddf3>
 800c70a:	4632      	mov	r2, r6
 800c70c:	463b      	mov	r3, r7
 800c70e:	f7f3 ff6b 	bl	80005e8 <__aeabi_dmul>
 800c712:	a36b      	add	r3, pc, #428	; (adr r3, 800c8c0 <atan+0x2d8>)
 800c714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c718:	f7f3 fdb0 	bl	800027c <__adddf3>
 800c71c:	4632      	mov	r2, r6
 800c71e:	463b      	mov	r3, r7
 800c720:	f7f3 ff62 	bl	80005e8 <__aeabi_dmul>
 800c724:	a368      	add	r3, pc, #416	; (adr r3, 800c8c8 <atan+0x2e0>)
 800c726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c72a:	f7f3 fda7 	bl	800027c <__adddf3>
 800c72e:	4642      	mov	r2, r8
 800c730:	464b      	mov	r3, r9
 800c732:	f7f3 ff59 	bl	80005e8 <__aeabi_dmul>
 800c736:	a366      	add	r3, pc, #408	; (adr r3, 800c8d0 <atan+0x2e8>)
 800c738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73c:	4680      	mov	r8, r0
 800c73e:	4689      	mov	r9, r1
 800c740:	4630      	mov	r0, r6
 800c742:	4639      	mov	r1, r7
 800c744:	f7f3 ff50 	bl	80005e8 <__aeabi_dmul>
 800c748:	a363      	add	r3, pc, #396	; (adr r3, 800c8d8 <atan+0x2f0>)
 800c74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c74e:	f7f3 fd93 	bl	8000278 <__aeabi_dsub>
 800c752:	4632      	mov	r2, r6
 800c754:	463b      	mov	r3, r7
 800c756:	f7f3 ff47 	bl	80005e8 <__aeabi_dmul>
 800c75a:	a361      	add	r3, pc, #388	; (adr r3, 800c8e0 <atan+0x2f8>)
 800c75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c760:	f7f3 fd8a 	bl	8000278 <__aeabi_dsub>
 800c764:	4632      	mov	r2, r6
 800c766:	463b      	mov	r3, r7
 800c768:	f7f3 ff3e 	bl	80005e8 <__aeabi_dmul>
 800c76c:	a35e      	add	r3, pc, #376	; (adr r3, 800c8e8 <atan+0x300>)
 800c76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c772:	f7f3 fd81 	bl	8000278 <__aeabi_dsub>
 800c776:	4632      	mov	r2, r6
 800c778:	463b      	mov	r3, r7
 800c77a:	f7f3 ff35 	bl	80005e8 <__aeabi_dmul>
 800c77e:	a35c      	add	r3, pc, #368	; (adr r3, 800c8f0 <atan+0x308>)
 800c780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c784:	f7f3 fd78 	bl	8000278 <__aeabi_dsub>
 800c788:	4632      	mov	r2, r6
 800c78a:	463b      	mov	r3, r7
 800c78c:	f7f3 ff2c 	bl	80005e8 <__aeabi_dmul>
 800c790:	4602      	mov	r2, r0
 800c792:	460b      	mov	r3, r1
 800c794:	4640      	mov	r0, r8
 800c796:	4649      	mov	r1, r9
 800c798:	f7f3 fd70 	bl	800027c <__adddf3>
 800c79c:	4622      	mov	r2, r4
 800c79e:	462b      	mov	r3, r5
 800c7a0:	f7f3 ff22 	bl	80005e8 <__aeabi_dmul>
 800c7a4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	460b      	mov	r3, r1
 800c7ac:	d14b      	bne.n	800c846 <atan+0x25e>
 800c7ae:	4620      	mov	r0, r4
 800c7b0:	4629      	mov	r1, r5
 800c7b2:	f7f3 fd61 	bl	8000278 <__aeabi_dsub>
 800c7b6:	e72c      	b.n	800c612 <atan+0x2a>
 800c7b8:	ee10 0a10 	vmov	r0, s0
 800c7bc:	4b53      	ldr	r3, [pc, #332]	; (800c90c <atan+0x324>)
 800c7be:	2200      	movs	r2, #0
 800c7c0:	4629      	mov	r1, r5
 800c7c2:	f7f3 fd59 	bl	8000278 <__aeabi_dsub>
 800c7c6:	4b51      	ldr	r3, [pc, #324]	; (800c90c <atan+0x324>)
 800c7c8:	4606      	mov	r6, r0
 800c7ca:	460f      	mov	r7, r1
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	4620      	mov	r0, r4
 800c7d0:	4629      	mov	r1, r5
 800c7d2:	f7f3 fd53 	bl	800027c <__adddf3>
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	460b      	mov	r3, r1
 800c7da:	4630      	mov	r0, r6
 800c7dc:	4639      	mov	r1, r7
 800c7de:	f7f4 f82d 	bl	800083c <__aeabi_ddiv>
 800c7e2:	f04f 0a01 	mov.w	sl, #1
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	460d      	mov	r5, r1
 800c7ea:	e764      	b.n	800c6b6 <atan+0xce>
 800c7ec:	4b49      	ldr	r3, [pc, #292]	; (800c914 <atan+0x32c>)
 800c7ee:	429e      	cmp	r6, r3
 800c7f0:	da1d      	bge.n	800c82e <atan+0x246>
 800c7f2:	ee10 0a10 	vmov	r0, s0
 800c7f6:	4b48      	ldr	r3, [pc, #288]	; (800c918 <atan+0x330>)
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	4629      	mov	r1, r5
 800c7fc:	f7f3 fd3c 	bl	8000278 <__aeabi_dsub>
 800c800:	4b45      	ldr	r3, [pc, #276]	; (800c918 <atan+0x330>)
 800c802:	4606      	mov	r6, r0
 800c804:	460f      	mov	r7, r1
 800c806:	2200      	movs	r2, #0
 800c808:	4620      	mov	r0, r4
 800c80a:	4629      	mov	r1, r5
 800c80c:	f7f3 feec 	bl	80005e8 <__aeabi_dmul>
 800c810:	4b3e      	ldr	r3, [pc, #248]	; (800c90c <atan+0x324>)
 800c812:	2200      	movs	r2, #0
 800c814:	f7f3 fd32 	bl	800027c <__adddf3>
 800c818:	4602      	mov	r2, r0
 800c81a:	460b      	mov	r3, r1
 800c81c:	4630      	mov	r0, r6
 800c81e:	4639      	mov	r1, r7
 800c820:	f7f4 f80c 	bl	800083c <__aeabi_ddiv>
 800c824:	f04f 0a02 	mov.w	sl, #2
 800c828:	4604      	mov	r4, r0
 800c82a:	460d      	mov	r5, r1
 800c82c:	e743      	b.n	800c6b6 <atan+0xce>
 800c82e:	462b      	mov	r3, r5
 800c830:	ee10 2a10 	vmov	r2, s0
 800c834:	4939      	ldr	r1, [pc, #228]	; (800c91c <atan+0x334>)
 800c836:	2000      	movs	r0, #0
 800c838:	f7f4 f800 	bl	800083c <__aeabi_ddiv>
 800c83c:	f04f 0a03 	mov.w	sl, #3
 800c840:	4604      	mov	r4, r0
 800c842:	460d      	mov	r5, r1
 800c844:	e737      	b.n	800c6b6 <atan+0xce>
 800c846:	4b36      	ldr	r3, [pc, #216]	; (800c920 <atan+0x338>)
 800c848:	4e36      	ldr	r6, [pc, #216]	; (800c924 <atan+0x33c>)
 800c84a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c852:	f7f3 fd11 	bl	8000278 <__aeabi_dsub>
 800c856:	4622      	mov	r2, r4
 800c858:	462b      	mov	r3, r5
 800c85a:	f7f3 fd0d 	bl	8000278 <__aeabi_dsub>
 800c85e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c862:	4602      	mov	r2, r0
 800c864:	460b      	mov	r3, r1
 800c866:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c86a:	f7f3 fd05 	bl	8000278 <__aeabi_dsub>
 800c86e:	f1bb 0f00 	cmp.w	fp, #0
 800c872:	4604      	mov	r4, r0
 800c874:	460d      	mov	r5, r1
 800c876:	f6bf aed6 	bge.w	800c626 <atan+0x3e>
 800c87a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c87e:	461d      	mov	r5, r3
 800c880:	e6d1      	b.n	800c626 <atan+0x3e>
 800c882:	a51d      	add	r5, pc, #116	; (adr r5, 800c8f8 <atan+0x310>)
 800c884:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c888:	e6cd      	b.n	800c626 <atan+0x3e>
 800c88a:	bf00      	nop
 800c88c:	f3af 8000 	nop.w
 800c890:	54442d18 	.word	0x54442d18
 800c894:	bff921fb 	.word	0xbff921fb
 800c898:	8800759c 	.word	0x8800759c
 800c89c:	7e37e43c 	.word	0x7e37e43c
 800c8a0:	e322da11 	.word	0xe322da11
 800c8a4:	3f90ad3a 	.word	0x3f90ad3a
 800c8a8:	24760deb 	.word	0x24760deb
 800c8ac:	3fa97b4b 	.word	0x3fa97b4b
 800c8b0:	a0d03d51 	.word	0xa0d03d51
 800c8b4:	3fb10d66 	.word	0x3fb10d66
 800c8b8:	c54c206e 	.word	0xc54c206e
 800c8bc:	3fb745cd 	.word	0x3fb745cd
 800c8c0:	920083ff 	.word	0x920083ff
 800c8c4:	3fc24924 	.word	0x3fc24924
 800c8c8:	5555550d 	.word	0x5555550d
 800c8cc:	3fd55555 	.word	0x3fd55555
 800c8d0:	2c6a6c2f 	.word	0x2c6a6c2f
 800c8d4:	bfa2b444 	.word	0xbfa2b444
 800c8d8:	52defd9a 	.word	0x52defd9a
 800c8dc:	3fadde2d 	.word	0x3fadde2d
 800c8e0:	af749a6d 	.word	0xaf749a6d
 800c8e4:	3fb3b0f2 	.word	0x3fb3b0f2
 800c8e8:	fe231671 	.word	0xfe231671
 800c8ec:	3fbc71c6 	.word	0x3fbc71c6
 800c8f0:	9998ebc4 	.word	0x9998ebc4
 800c8f4:	3fc99999 	.word	0x3fc99999
 800c8f8:	54442d18 	.word	0x54442d18
 800c8fc:	3ff921fb 	.word	0x3ff921fb
 800c900:	440fffff 	.word	0x440fffff
 800c904:	7ff00000 	.word	0x7ff00000
 800c908:	3fdbffff 	.word	0x3fdbffff
 800c90c:	3ff00000 	.word	0x3ff00000
 800c910:	3ff2ffff 	.word	0x3ff2ffff
 800c914:	40038000 	.word	0x40038000
 800c918:	3ff80000 	.word	0x3ff80000
 800c91c:	bff00000 	.word	0xbff00000
 800c920:	08010dc8 	.word	0x08010dc8
 800c924:	08010da8 	.word	0x08010da8

0800c928 <__kernel_cosf>:
 800c928:	ee10 3a10 	vmov	r3, s0
 800c92c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c930:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800c934:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c938:	da05      	bge.n	800c946 <__kernel_cosf+0x1e>
 800c93a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c93e:	ee17 2a90 	vmov	r2, s15
 800c942:	2a00      	cmp	r2, #0
 800c944:	d03b      	beq.n	800c9be <__kernel_cosf+0x96>
 800c946:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c94a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800c9c4 <__kernel_cosf+0x9c>
 800c94e:	ed9f 6a1e 	vldr	s12, [pc, #120]	; 800c9c8 <__kernel_cosf+0xa0>
 800c952:	4a1e      	ldr	r2, [pc, #120]	; (800c9cc <__kernel_cosf+0xa4>)
 800c954:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c958:	4293      	cmp	r3, r2
 800c95a:	eddf 7a1d 	vldr	s15, [pc, #116]	; 800c9d0 <__kernel_cosf+0xa8>
 800c95e:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c962:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 800c9d4 <__kernel_cosf+0xac>
 800c966:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c96a:	eddf 7a1b 	vldr	s15, [pc, #108]	; 800c9d8 <__kernel_cosf+0xb0>
 800c96e:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c972:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 800c9dc <__kernel_cosf+0xb4>
 800c976:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c97a:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800c97e:	ee26 6a07 	vmul.f32	s12, s12, s14
 800c982:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c986:	eee7 0a06 	vfma.f32	s1, s14, s12
 800c98a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c98e:	dc04      	bgt.n	800c99a <__kernel_cosf+0x72>
 800c990:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c994:	ee36 0ae7 	vsub.f32	s0, s13, s15
 800c998:	4770      	bx	lr
 800c99a:	4a11      	ldr	r2, [pc, #68]	; (800c9e0 <__kernel_cosf+0xb8>)
 800c99c:	4293      	cmp	r3, r2
 800c99e:	bfda      	itte	le
 800c9a0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800c9a4:	ee07 3a10 	vmovle	s14, r3
 800c9a8:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800c9ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c9b0:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800c9b4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800c9b8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c9bc:	4770      	bx	lr
 800c9be:	eeb0 0a66 	vmov.f32	s0, s13
 800c9c2:	4770      	bx	lr
 800c9c4:	ad47d74e 	.word	0xad47d74e
 800c9c8:	310f74f6 	.word	0x310f74f6
 800c9cc:	3e999999 	.word	0x3e999999
 800c9d0:	b493f27c 	.word	0xb493f27c
 800c9d4:	37d00d01 	.word	0x37d00d01
 800c9d8:	bab60b61 	.word	0xbab60b61
 800c9dc:	3d2aaaab 	.word	0x3d2aaaab
 800c9e0:	3f480000 	.word	0x3f480000

0800c9e4 <__kernel_sinf>:
 800c9e4:	ee10 3a10 	vmov	r3, s0
 800c9e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c9ec:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800c9f0:	da04      	bge.n	800c9fc <__kernel_sinf+0x18>
 800c9f2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c9f6:	ee17 3a90 	vmov	r3, s15
 800c9fa:	b35b      	cbz	r3, 800ca54 <__kernel_sinf+0x70>
 800c9fc:	ee20 7a00 	vmul.f32	s14, s0, s0
 800ca00:	eddf 7a15 	vldr	s15, [pc, #84]	; 800ca58 <__kernel_sinf+0x74>
 800ca04:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800ca5c <__kernel_sinf+0x78>
 800ca08:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ca0c:	eddf 7a14 	vldr	s15, [pc, #80]	; 800ca60 <__kernel_sinf+0x7c>
 800ca10:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ca14:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800ca64 <__kernel_sinf+0x80>
 800ca18:	eea7 6a87 	vfma.f32	s12, s15, s14
 800ca1c:	eddf 7a12 	vldr	s15, [pc, #72]	; 800ca68 <__kernel_sinf+0x84>
 800ca20:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ca24:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ca28:	b930      	cbnz	r0, 800ca38 <__kernel_sinf+0x54>
 800ca2a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800ca6c <__kernel_sinf+0x88>
 800ca2e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ca32:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ca36:	4770      	bx	lr
 800ca38:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ca3c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800ca40:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ca44:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ca48:	eddf 7a09 	vldr	s15, [pc, #36]	; 800ca70 <__kernel_sinf+0x8c>
 800ca4c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ca50:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ca54:	4770      	bx	lr
 800ca56:	bf00      	nop
 800ca58:	2f2ec9d3 	.word	0x2f2ec9d3
 800ca5c:	b2d72f34 	.word	0xb2d72f34
 800ca60:	3638ef1b 	.word	0x3638ef1b
 800ca64:	b9500d01 	.word	0xb9500d01
 800ca68:	3c088889 	.word	0x3c088889
 800ca6c:	be2aaaab 	.word	0xbe2aaaab
 800ca70:	3e2aaaab 	.word	0x3e2aaaab

0800ca74 <__ieee754_atan2f>:
 800ca74:	ee10 2a90 	vmov	r2, s1
 800ca78:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800ca7c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800ca80:	b510      	push	{r4, lr}
 800ca82:	eef0 7a40 	vmov.f32	s15, s0
 800ca86:	dc06      	bgt.n	800ca96 <__ieee754_atan2f+0x22>
 800ca88:	ee10 0a10 	vmov	r0, s0
 800ca8c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ca90:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ca94:	dd04      	ble.n	800caa0 <__ieee754_atan2f+0x2c>
 800ca96:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ca9a:	eeb0 0a67 	vmov.f32	s0, s15
 800ca9e:	bd10      	pop	{r4, pc}
 800caa0:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800caa4:	d103      	bne.n	800caae <__ieee754_atan2f+0x3a>
 800caa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caaa:	f000 b9af 	b.w	800ce0c <atanf>
 800caae:	1794      	asrs	r4, r2, #30
 800cab0:	f004 0402 	and.w	r4, r4, #2
 800cab4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800cab8:	b943      	cbnz	r3, 800cacc <__ieee754_atan2f+0x58>
 800caba:	2c02      	cmp	r4, #2
 800cabc:	d05e      	beq.n	800cb7c <__ieee754_atan2f+0x108>
 800cabe:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800cb90 <__ieee754_atan2f+0x11c>
 800cac2:	2c03      	cmp	r4, #3
 800cac4:	bf08      	it	eq
 800cac6:	eef0 7a47 	vmoveq.f32	s15, s14
 800caca:	e7e6      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cacc:	b941      	cbnz	r1, 800cae0 <__ieee754_atan2f+0x6c>
 800cace:	eddf 7a31 	vldr	s15, [pc, #196]	; 800cb94 <__ieee754_atan2f+0x120>
 800cad2:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800cb98 <__ieee754_atan2f+0x124>
 800cad6:	2800      	cmp	r0, #0
 800cad8:	bfb8      	it	lt
 800cada:	eef0 7a47 	vmovlt.f32	s15, s14
 800cade:	e7dc      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cae0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800cae4:	d110      	bne.n	800cb08 <__ieee754_atan2f+0x94>
 800cae6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800caea:	f104 34ff 	add.w	r4, r4, #4294967295
 800caee:	d107      	bne.n	800cb00 <__ieee754_atan2f+0x8c>
 800caf0:	2c02      	cmp	r4, #2
 800caf2:	d846      	bhi.n	800cb82 <__ieee754_atan2f+0x10e>
 800caf4:	4b29      	ldr	r3, [pc, #164]	; (800cb9c <__ieee754_atan2f+0x128>)
 800caf6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800cafa:	edd3 7a00 	vldr	s15, [r3]
 800cafe:	e7cc      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cb00:	2c02      	cmp	r4, #2
 800cb02:	d841      	bhi.n	800cb88 <__ieee754_atan2f+0x114>
 800cb04:	4b26      	ldr	r3, [pc, #152]	; (800cba0 <__ieee754_atan2f+0x12c>)
 800cb06:	e7f6      	b.n	800caf6 <__ieee754_atan2f+0x82>
 800cb08:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800cb0c:	d0df      	beq.n	800cace <__ieee754_atan2f+0x5a>
 800cb0e:	1a5b      	subs	r3, r3, r1
 800cb10:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 800cb14:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800cb18:	da1a      	bge.n	800cb50 <__ieee754_atan2f+0xdc>
 800cb1a:	2a00      	cmp	r2, #0
 800cb1c:	da01      	bge.n	800cb22 <__ieee754_atan2f+0xae>
 800cb1e:	313c      	adds	r1, #60	; 0x3c
 800cb20:	db19      	blt.n	800cb56 <__ieee754_atan2f+0xe2>
 800cb22:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800cb26:	f000 fa45 	bl	800cfb4 <fabsf>
 800cb2a:	f000 f96f 	bl	800ce0c <atanf>
 800cb2e:	eef0 7a40 	vmov.f32	s15, s0
 800cb32:	2c01      	cmp	r4, #1
 800cb34:	d012      	beq.n	800cb5c <__ieee754_atan2f+0xe8>
 800cb36:	2c02      	cmp	r4, #2
 800cb38:	d017      	beq.n	800cb6a <__ieee754_atan2f+0xf6>
 800cb3a:	2c00      	cmp	r4, #0
 800cb3c:	d0ad      	beq.n	800ca9a <__ieee754_atan2f+0x26>
 800cb3e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800cba4 <__ieee754_atan2f+0x130>
 800cb42:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb46:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800cba8 <__ieee754_atan2f+0x134>
 800cb4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb4e:	e7a4      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cb50:	eddf 7a10 	vldr	s15, [pc, #64]	; 800cb94 <__ieee754_atan2f+0x120>
 800cb54:	e7ed      	b.n	800cb32 <__ieee754_atan2f+0xbe>
 800cb56:	eddf 7a15 	vldr	s15, [pc, #84]	; 800cbac <__ieee754_atan2f+0x138>
 800cb5a:	e7ea      	b.n	800cb32 <__ieee754_atan2f+0xbe>
 800cb5c:	ee17 3a90 	vmov	r3, s15
 800cb60:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cb64:	ee07 3a90 	vmov	s15, r3
 800cb68:	e797      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cb6a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800cba4 <__ieee754_atan2f+0x130>
 800cb6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cb72:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800cba8 <__ieee754_atan2f+0x134>
 800cb76:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cb7a:	e78e      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cb7c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 800cba8 <__ieee754_atan2f+0x134>
 800cb80:	e78b      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cb82:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800cbb0 <__ieee754_atan2f+0x13c>
 800cb86:	e788      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cb88:	eddf 7a08 	vldr	s15, [pc, #32]	; 800cbac <__ieee754_atan2f+0x138>
 800cb8c:	e785      	b.n	800ca9a <__ieee754_atan2f+0x26>
 800cb8e:	bf00      	nop
 800cb90:	c0490fdb 	.word	0xc0490fdb
 800cb94:	3fc90fdb 	.word	0x3fc90fdb
 800cb98:	bfc90fdb 	.word	0xbfc90fdb
 800cb9c:	08010de8 	.word	0x08010de8
 800cba0:	08010df4 	.word	0x08010df4
 800cba4:	33bbbd2e 	.word	0x33bbbd2e
 800cba8:	40490fdb 	.word	0x40490fdb
 800cbac:	00000000 	.word	0x00000000
 800cbb0:	3f490fdb 	.word	0x3f490fdb

0800cbb4 <__ieee754_rem_pio2f>:
 800cbb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbb6:	ee10 6a10 	vmov	r6, s0
 800cbba:	4b86      	ldr	r3, [pc, #536]	; (800cdd4 <__ieee754_rem_pio2f+0x220>)
 800cbbc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800cbc0:	429d      	cmp	r5, r3
 800cbc2:	b087      	sub	sp, #28
 800cbc4:	4604      	mov	r4, r0
 800cbc6:	dc05      	bgt.n	800cbd4 <__ieee754_rem_pio2f+0x20>
 800cbc8:	2300      	movs	r3, #0
 800cbca:	ed80 0a00 	vstr	s0, [r0]
 800cbce:	6043      	str	r3, [r0, #4]
 800cbd0:	2000      	movs	r0, #0
 800cbd2:	e020      	b.n	800cc16 <__ieee754_rem_pio2f+0x62>
 800cbd4:	4b80      	ldr	r3, [pc, #512]	; (800cdd8 <__ieee754_rem_pio2f+0x224>)
 800cbd6:	429d      	cmp	r5, r3
 800cbd8:	dc38      	bgt.n	800cc4c <__ieee754_rem_pio2f+0x98>
 800cbda:	2e00      	cmp	r6, #0
 800cbdc:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 800cddc <__ieee754_rem_pio2f+0x228>
 800cbe0:	4b7f      	ldr	r3, [pc, #508]	; (800cde0 <__ieee754_rem_pio2f+0x22c>)
 800cbe2:	f025 050f 	bic.w	r5, r5, #15
 800cbe6:	dd18      	ble.n	800cc1a <__ieee754_rem_pio2f+0x66>
 800cbe8:	429d      	cmp	r5, r3
 800cbea:	ee70 7a47 	vsub.f32	s15, s0, s14
 800cbee:	bf09      	itett	eq
 800cbf0:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800cde4 <__ieee754_rem_pio2f+0x230>
 800cbf4:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800cde8 <__ieee754_rem_pio2f+0x234>
 800cbf8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800cbfc:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800cdec <__ieee754_rem_pio2f+0x238>
 800cc00:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800cc04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cc08:	edc0 6a00 	vstr	s13, [r0]
 800cc0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc10:	edc0 7a01 	vstr	s15, [r0, #4]
 800cc14:	2001      	movs	r0, #1
 800cc16:	b007      	add	sp, #28
 800cc18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc1a:	429d      	cmp	r5, r3
 800cc1c:	ee70 7a07 	vadd.f32	s15, s0, s14
 800cc20:	bf09      	itett	eq
 800cc22:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800cde4 <__ieee754_rem_pio2f+0x230>
 800cc26:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800cde8 <__ieee754_rem_pio2f+0x234>
 800cc2a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800cc2e:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800cdec <__ieee754_rem_pio2f+0x238>
 800cc32:	ee77 6a87 	vadd.f32	s13, s15, s14
 800cc36:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cc3a:	edc0 6a00 	vstr	s13, [r0]
 800cc3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc42:	edc0 7a01 	vstr	s15, [r0, #4]
 800cc46:	f04f 30ff 	mov.w	r0, #4294967295
 800cc4a:	e7e4      	b.n	800cc16 <__ieee754_rem_pio2f+0x62>
 800cc4c:	4b68      	ldr	r3, [pc, #416]	; (800cdf0 <__ieee754_rem_pio2f+0x23c>)
 800cc4e:	429d      	cmp	r5, r3
 800cc50:	dc71      	bgt.n	800cd36 <__ieee754_rem_pio2f+0x182>
 800cc52:	f000 f9af 	bl	800cfb4 <fabsf>
 800cc56:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800cdf4 <__ieee754_rem_pio2f+0x240>
 800cc5a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800cc5e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cc62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cc66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cc6a:	ee17 0a90 	vmov	r0, s15
 800cc6e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800cddc <__ieee754_rem_pio2f+0x228>
 800cc72:	eea7 0a67 	vfms.f32	s0, s14, s15
 800cc76:	281f      	cmp	r0, #31
 800cc78:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800cde8 <__ieee754_rem_pio2f+0x234>
 800cc7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc80:	eeb1 6a47 	vneg.f32	s12, s14
 800cc84:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cc88:	ee16 2a90 	vmov	r2, s13
 800cc8c:	dc1c      	bgt.n	800ccc8 <__ieee754_rem_pio2f+0x114>
 800cc8e:	495a      	ldr	r1, [pc, #360]	; (800cdf8 <__ieee754_rem_pio2f+0x244>)
 800cc90:	1e47      	subs	r7, r0, #1
 800cc92:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800cc96:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800cc9a:	428b      	cmp	r3, r1
 800cc9c:	d014      	beq.n	800ccc8 <__ieee754_rem_pio2f+0x114>
 800cc9e:	6022      	str	r2, [r4, #0]
 800cca0:	ed94 7a00 	vldr	s14, [r4]
 800cca4:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cca8:	2e00      	cmp	r6, #0
 800ccaa:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ccae:	ed84 0a01 	vstr	s0, [r4, #4]
 800ccb2:	dab0      	bge.n	800cc16 <__ieee754_rem_pio2f+0x62>
 800ccb4:	eeb1 7a47 	vneg.f32	s14, s14
 800ccb8:	eeb1 0a40 	vneg.f32	s0, s0
 800ccbc:	ed84 7a00 	vstr	s14, [r4]
 800ccc0:	ed84 0a01 	vstr	s0, [r4, #4]
 800ccc4:	4240      	negs	r0, r0
 800ccc6:	e7a6      	b.n	800cc16 <__ieee754_rem_pio2f+0x62>
 800ccc8:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800cccc:	ebc1 51d5 	rsb	r1, r1, r5, lsr #23
 800ccd0:	2908      	cmp	r1, #8
 800ccd2:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800ccd6:	dde2      	ble.n	800cc9e <__ieee754_rem_pio2f+0xea>
 800ccd8:	eddf 5a42 	vldr	s11, [pc, #264]	; 800cde4 <__ieee754_rem_pio2f+0x230>
 800ccdc:	eef0 6a40 	vmov.f32	s13, s0
 800cce0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800cce4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800cce8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ccec:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800cdec <__ieee754_rem_pio2f+0x238>
 800ccf0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800ccf4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800ccf8:	ee15 2a90 	vmov	r2, s11
 800ccfc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800cd00:	1a5b      	subs	r3, r3, r1
 800cd02:	2b19      	cmp	r3, #25
 800cd04:	dc04      	bgt.n	800cd10 <__ieee754_rem_pio2f+0x15c>
 800cd06:	edc4 5a00 	vstr	s11, [r4]
 800cd0a:	eeb0 0a66 	vmov.f32	s0, s13
 800cd0e:	e7c7      	b.n	800cca0 <__ieee754_rem_pio2f+0xec>
 800cd10:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800cdfc <__ieee754_rem_pio2f+0x248>
 800cd14:	eeb0 0a66 	vmov.f32	s0, s13
 800cd18:	eea6 0a25 	vfma.f32	s0, s12, s11
 800cd1c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800cd20:	eddf 6a37 	vldr	s13, [pc, #220]	; 800ce00 <__ieee754_rem_pio2f+0x24c>
 800cd24:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cd28:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800cd2c:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cd30:	ed84 7a00 	vstr	s14, [r4]
 800cd34:	e7b4      	b.n	800cca0 <__ieee754_rem_pio2f+0xec>
 800cd36:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800cd3a:	db06      	blt.n	800cd4a <__ieee754_rem_pio2f+0x196>
 800cd3c:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cd40:	edc0 7a01 	vstr	s15, [r0, #4]
 800cd44:	edc0 7a00 	vstr	s15, [r0]
 800cd48:	e742      	b.n	800cbd0 <__ieee754_rem_pio2f+0x1c>
 800cd4a:	15ea      	asrs	r2, r5, #23
 800cd4c:	3a86      	subs	r2, #134	; 0x86
 800cd4e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800cd52:	ee07 3a90 	vmov	s15, r3
 800cd56:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cd5a:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800ce04 <__ieee754_rem_pio2f+0x250>
 800cd5e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd62:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd66:	ed8d 7a03 	vstr	s14, [sp, #12]
 800cd6a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cd6e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800cd72:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cd76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd7a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800cd7e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800cd82:	eef5 7a40 	vcmp.f32	s15, #0.0
 800cd86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd8a:	edcd 7a05 	vstr	s15, [sp, #20]
 800cd8e:	d11e      	bne.n	800cdce <__ieee754_rem_pio2f+0x21a>
 800cd90:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800cd94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd98:	bf14      	ite	ne
 800cd9a:	2302      	movne	r3, #2
 800cd9c:	2301      	moveq	r3, #1
 800cd9e:	491a      	ldr	r1, [pc, #104]	; (800ce08 <__ieee754_rem_pio2f+0x254>)
 800cda0:	9101      	str	r1, [sp, #4]
 800cda2:	2102      	movs	r1, #2
 800cda4:	9100      	str	r1, [sp, #0]
 800cda6:	a803      	add	r0, sp, #12
 800cda8:	4621      	mov	r1, r4
 800cdaa:	f000 fd0b 	bl	800d7c4 <__kernel_rem_pio2f>
 800cdae:	2e00      	cmp	r6, #0
 800cdb0:	f6bf af31 	bge.w	800cc16 <__ieee754_rem_pio2f+0x62>
 800cdb4:	edd4 7a00 	vldr	s15, [r4]
 800cdb8:	eef1 7a67 	vneg.f32	s15, s15
 800cdbc:	edc4 7a00 	vstr	s15, [r4]
 800cdc0:	edd4 7a01 	vldr	s15, [r4, #4]
 800cdc4:	eef1 7a67 	vneg.f32	s15, s15
 800cdc8:	edc4 7a01 	vstr	s15, [r4, #4]
 800cdcc:	e77a      	b.n	800ccc4 <__ieee754_rem_pio2f+0x110>
 800cdce:	2303      	movs	r3, #3
 800cdd0:	e7e5      	b.n	800cd9e <__ieee754_rem_pio2f+0x1ea>
 800cdd2:	bf00      	nop
 800cdd4:	3f490fd8 	.word	0x3f490fd8
 800cdd8:	4016cbe3 	.word	0x4016cbe3
 800cddc:	3fc90f80 	.word	0x3fc90f80
 800cde0:	3fc90fd0 	.word	0x3fc90fd0
 800cde4:	37354400 	.word	0x37354400
 800cde8:	37354443 	.word	0x37354443
 800cdec:	2e85a308 	.word	0x2e85a308
 800cdf0:	43490f80 	.word	0x43490f80
 800cdf4:	3f22f984 	.word	0x3f22f984
 800cdf8:	08010e00 	.word	0x08010e00
 800cdfc:	2e85a300 	.word	0x2e85a300
 800ce00:	248d3132 	.word	0x248d3132
 800ce04:	43800000 	.word	0x43800000
 800ce08:	08010e80 	.word	0x08010e80

0800ce0c <atanf>:
 800ce0c:	b538      	push	{r3, r4, r5, lr}
 800ce0e:	ee10 5a10 	vmov	r5, s0
 800ce12:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800ce16:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800ce1a:	eef0 7a40 	vmov.f32	s15, s0
 800ce1e:	db10      	blt.n	800ce42 <atanf+0x36>
 800ce20:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800ce24:	dd04      	ble.n	800ce30 <atanf+0x24>
 800ce26:	ee70 7a00 	vadd.f32	s15, s0, s0
 800ce2a:	eeb0 0a67 	vmov.f32	s0, s15
 800ce2e:	bd38      	pop	{r3, r4, r5, pc}
 800ce30:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800cf68 <atanf+0x15c>
 800ce34:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800cf6c <atanf+0x160>
 800ce38:	2d00      	cmp	r5, #0
 800ce3a:	bfd8      	it	le
 800ce3c:	eef0 7a47 	vmovle.f32	s15, s14
 800ce40:	e7f3      	b.n	800ce2a <atanf+0x1e>
 800ce42:	4b4b      	ldr	r3, [pc, #300]	; (800cf70 <atanf+0x164>)
 800ce44:	429c      	cmp	r4, r3
 800ce46:	dc10      	bgt.n	800ce6a <atanf+0x5e>
 800ce48:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800ce4c:	da0a      	bge.n	800ce64 <atanf+0x58>
 800ce4e:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800cf74 <atanf+0x168>
 800ce52:	ee30 7a07 	vadd.f32	s14, s0, s14
 800ce56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce5a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800ce5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce62:	dce2      	bgt.n	800ce2a <atanf+0x1e>
 800ce64:	f04f 33ff 	mov.w	r3, #4294967295
 800ce68:	e013      	b.n	800ce92 <atanf+0x86>
 800ce6a:	f000 f8a3 	bl	800cfb4 <fabsf>
 800ce6e:	4b42      	ldr	r3, [pc, #264]	; (800cf78 <atanf+0x16c>)
 800ce70:	429c      	cmp	r4, r3
 800ce72:	dc4f      	bgt.n	800cf14 <atanf+0x108>
 800ce74:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800ce78:	429c      	cmp	r4, r3
 800ce7a:	dc41      	bgt.n	800cf00 <atanf+0xf4>
 800ce7c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800ce80:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800ce84:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ce88:	2300      	movs	r3, #0
 800ce8a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ce8e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ce92:	1c5a      	adds	r2, r3, #1
 800ce94:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ce98:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800cf7c <atanf+0x170>
 800ce9c:	eddf 5a38 	vldr	s11, [pc, #224]	; 800cf80 <atanf+0x174>
 800cea0:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800cf84 <atanf+0x178>
 800cea4:	ee66 6a06 	vmul.f32	s13, s12, s12
 800cea8:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ceac:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800cf88 <atanf+0x17c>
 800ceb0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ceb4:	eddf 5a35 	vldr	s11, [pc, #212]	; 800cf8c <atanf+0x180>
 800ceb8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cebc:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800cf90 <atanf+0x184>
 800cec0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800cec4:	eddf 5a33 	vldr	s11, [pc, #204]	; 800cf94 <atanf+0x188>
 800cec8:	eee7 5a26 	vfma.f32	s11, s14, s13
 800cecc:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800cf98 <atanf+0x18c>
 800ced0:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ced4:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800cf9c <atanf+0x190>
 800ced8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800cedc:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800cfa0 <atanf+0x194>
 800cee0:	eea7 5a26 	vfma.f32	s10, s14, s13
 800cee4:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800cfa4 <atanf+0x198>
 800cee8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ceec:	ee27 7a26 	vmul.f32	s14, s14, s13
 800cef0:	eea5 7a86 	vfma.f32	s14, s11, s12
 800cef4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800cef8:	d121      	bne.n	800cf3e <atanf+0x132>
 800cefa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cefe:	e794      	b.n	800ce2a <atanf+0x1e>
 800cf00:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800cf04:	ee30 7a67 	vsub.f32	s14, s0, s15
 800cf08:	ee30 0a27 	vadd.f32	s0, s0, s15
 800cf0c:	2301      	movs	r3, #1
 800cf0e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cf12:	e7be      	b.n	800ce92 <atanf+0x86>
 800cf14:	4b24      	ldr	r3, [pc, #144]	; (800cfa8 <atanf+0x19c>)
 800cf16:	429c      	cmp	r4, r3
 800cf18:	dc0b      	bgt.n	800cf32 <atanf+0x126>
 800cf1a:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800cf1e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf22:	eea0 7a27 	vfma.f32	s14, s0, s15
 800cf26:	2302      	movs	r3, #2
 800cf28:	ee70 6a67 	vsub.f32	s13, s0, s15
 800cf2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf30:	e7af      	b.n	800ce92 <atanf+0x86>
 800cf32:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800cf36:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800cf3a:	2303      	movs	r3, #3
 800cf3c:	e7a9      	b.n	800ce92 <atanf+0x86>
 800cf3e:	4a1b      	ldr	r2, [pc, #108]	; (800cfac <atanf+0x1a0>)
 800cf40:	491b      	ldr	r1, [pc, #108]	; (800cfb0 <atanf+0x1a4>)
 800cf42:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800cf46:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800cf4a:	edd3 6a00 	vldr	s13, [r3]
 800cf4e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800cf52:	2d00      	cmp	r5, #0
 800cf54:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cf58:	edd2 7a00 	vldr	s15, [r2]
 800cf5c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf60:	bfb8      	it	lt
 800cf62:	eef1 7a67 	vneglt.f32	s15, s15
 800cf66:	e760      	b.n	800ce2a <atanf+0x1e>
 800cf68:	3fc90fdb 	.word	0x3fc90fdb
 800cf6c:	bfc90fdb 	.word	0xbfc90fdb
 800cf70:	3edfffff 	.word	0x3edfffff
 800cf74:	7149f2ca 	.word	0x7149f2ca
 800cf78:	3f97ffff 	.word	0x3f97ffff
 800cf7c:	3c8569d7 	.word	0x3c8569d7
 800cf80:	3d4bda59 	.word	0x3d4bda59
 800cf84:	bd6ef16b 	.word	0xbd6ef16b
 800cf88:	3d886b35 	.word	0x3d886b35
 800cf8c:	3dba2e6e 	.word	0x3dba2e6e
 800cf90:	3e124925 	.word	0x3e124925
 800cf94:	3eaaaaab 	.word	0x3eaaaaab
 800cf98:	bd15a221 	.word	0xbd15a221
 800cf9c:	bd9d8795 	.word	0xbd9d8795
 800cfa0:	bde38e38 	.word	0xbde38e38
 800cfa4:	be4ccccd 	.word	0xbe4ccccd
 800cfa8:	401bffff 	.word	0x401bffff
 800cfac:	08011198 	.word	0x08011198
 800cfb0:	080111a8 	.word	0x080111a8

0800cfb4 <fabsf>:
 800cfb4:	ee10 3a10 	vmov	r3, s0
 800cfb8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cfbc:	ee00 3a10 	vmov	s0, r3
 800cfc0:	4770      	bx	lr
 800cfc2:	0000      	movs	r0, r0
 800cfc4:	0000      	movs	r0, r0
	...

0800cfc8 <scalbn>:
 800cfc8:	b570      	push	{r4, r5, r6, lr}
 800cfca:	ec55 4b10 	vmov	r4, r5, d0
 800cfce:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800cfd2:	4606      	mov	r6, r0
 800cfd4:	462b      	mov	r3, r5
 800cfd6:	b999      	cbnz	r1, 800d000 <scalbn+0x38>
 800cfd8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cfdc:	4323      	orrs	r3, r4
 800cfde:	d03f      	beq.n	800d060 <scalbn+0x98>
 800cfe0:	4b35      	ldr	r3, [pc, #212]	; (800d0b8 <scalbn+0xf0>)
 800cfe2:	4629      	mov	r1, r5
 800cfe4:	ee10 0a10 	vmov	r0, s0
 800cfe8:	2200      	movs	r2, #0
 800cfea:	f7f3 fafd 	bl	80005e8 <__aeabi_dmul>
 800cfee:	4b33      	ldr	r3, [pc, #204]	; (800d0bc <scalbn+0xf4>)
 800cff0:	429e      	cmp	r6, r3
 800cff2:	4604      	mov	r4, r0
 800cff4:	460d      	mov	r5, r1
 800cff6:	da10      	bge.n	800d01a <scalbn+0x52>
 800cff8:	a327      	add	r3, pc, #156	; (adr r3, 800d098 <scalbn+0xd0>)
 800cffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffe:	e01f      	b.n	800d040 <scalbn+0x78>
 800d000:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d004:	4291      	cmp	r1, r2
 800d006:	d10c      	bne.n	800d022 <scalbn+0x5a>
 800d008:	ee10 2a10 	vmov	r2, s0
 800d00c:	4620      	mov	r0, r4
 800d00e:	4629      	mov	r1, r5
 800d010:	f7f3 f934 	bl	800027c <__adddf3>
 800d014:	4604      	mov	r4, r0
 800d016:	460d      	mov	r5, r1
 800d018:	e022      	b.n	800d060 <scalbn+0x98>
 800d01a:	460b      	mov	r3, r1
 800d01c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800d020:	3936      	subs	r1, #54	; 0x36
 800d022:	f24c 3250 	movw	r2, #50000	; 0xc350
 800d026:	4296      	cmp	r6, r2
 800d028:	dd0d      	ble.n	800d046 <scalbn+0x7e>
 800d02a:	2d00      	cmp	r5, #0
 800d02c:	a11c      	add	r1, pc, #112	; (adr r1, 800d0a0 <scalbn+0xd8>)
 800d02e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d032:	da02      	bge.n	800d03a <scalbn+0x72>
 800d034:	a11c      	add	r1, pc, #112	; (adr r1, 800d0a8 <scalbn+0xe0>)
 800d036:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d03a:	a319      	add	r3, pc, #100	; (adr r3, 800d0a0 <scalbn+0xd8>)
 800d03c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d040:	f7f3 fad2 	bl	80005e8 <__aeabi_dmul>
 800d044:	e7e6      	b.n	800d014 <scalbn+0x4c>
 800d046:	1872      	adds	r2, r6, r1
 800d048:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800d04c:	428a      	cmp	r2, r1
 800d04e:	dcec      	bgt.n	800d02a <scalbn+0x62>
 800d050:	2a00      	cmp	r2, #0
 800d052:	dd08      	ble.n	800d066 <scalbn+0x9e>
 800d054:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d058:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d05c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800d060:	ec45 4b10 	vmov	d0, r4, r5
 800d064:	bd70      	pop	{r4, r5, r6, pc}
 800d066:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800d06a:	da08      	bge.n	800d07e <scalbn+0xb6>
 800d06c:	2d00      	cmp	r5, #0
 800d06e:	a10a      	add	r1, pc, #40	; (adr r1, 800d098 <scalbn+0xd0>)
 800d070:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d074:	dac0      	bge.n	800cff8 <scalbn+0x30>
 800d076:	a10e      	add	r1, pc, #56	; (adr r1, 800d0b0 <scalbn+0xe8>)
 800d078:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d07c:	e7bc      	b.n	800cff8 <scalbn+0x30>
 800d07e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d082:	3236      	adds	r2, #54	; 0x36
 800d084:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d088:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d08c:	4620      	mov	r0, r4
 800d08e:	4b0c      	ldr	r3, [pc, #48]	; (800d0c0 <scalbn+0xf8>)
 800d090:	2200      	movs	r2, #0
 800d092:	e7d5      	b.n	800d040 <scalbn+0x78>
 800d094:	f3af 8000 	nop.w
 800d098:	c2f8f359 	.word	0xc2f8f359
 800d09c:	01a56e1f 	.word	0x01a56e1f
 800d0a0:	8800759c 	.word	0x8800759c
 800d0a4:	7e37e43c 	.word	0x7e37e43c
 800d0a8:	8800759c 	.word	0x8800759c
 800d0ac:	fe37e43c 	.word	0xfe37e43c
 800d0b0:	c2f8f359 	.word	0xc2f8f359
 800d0b4:	81a56e1f 	.word	0x81a56e1f
 800d0b8:	43500000 	.word	0x43500000
 800d0bc:	ffff3cb0 	.word	0xffff3cb0
 800d0c0:	3c900000 	.word	0x3c900000

0800d0c4 <with_errno>:
 800d0c4:	b570      	push	{r4, r5, r6, lr}
 800d0c6:	4604      	mov	r4, r0
 800d0c8:	460d      	mov	r5, r1
 800d0ca:	4616      	mov	r6, r2
 800d0cc:	f001 fe96 	bl	800edfc <__errno>
 800d0d0:	4629      	mov	r1, r5
 800d0d2:	6006      	str	r6, [r0, #0]
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	bd70      	pop	{r4, r5, r6, pc}

0800d0d8 <xflow>:
 800d0d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d0da:	4614      	mov	r4, r2
 800d0dc:	461d      	mov	r5, r3
 800d0de:	b108      	cbz	r0, 800d0e4 <xflow+0xc>
 800d0e0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d0e4:	e9cd 2300 	strd	r2, r3, [sp]
 800d0e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0ec:	4620      	mov	r0, r4
 800d0ee:	4629      	mov	r1, r5
 800d0f0:	f7f3 fa7a 	bl	80005e8 <__aeabi_dmul>
 800d0f4:	2222      	movs	r2, #34	; 0x22
 800d0f6:	b003      	add	sp, #12
 800d0f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d0fc:	f7ff bfe2 	b.w	800d0c4 <with_errno>

0800d100 <__math_uflow>:
 800d100:	b508      	push	{r3, lr}
 800d102:	2200      	movs	r2, #0
 800d104:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800d108:	f7ff ffe6 	bl	800d0d8 <xflow>
 800d10c:	ec41 0b10 	vmov	d0, r0, r1
 800d110:	bd08      	pop	{r3, pc}

0800d112 <__math_oflow>:
 800d112:	b508      	push	{r3, lr}
 800d114:	2200      	movs	r2, #0
 800d116:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800d11a:	f7ff ffdd 	bl	800d0d8 <xflow>
 800d11e:	ec41 0b10 	vmov	d0, r0, r1
 800d122:	bd08      	pop	{r3, pc}
 800d124:	0000      	movs	r0, r0
	...

0800d128 <__kernel_rem_pio2>:
 800d128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d12c:	ed2d 8b02 	vpush	{d8}
 800d130:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800d134:	f112 0f14 	cmn.w	r2, #20
 800d138:	9306      	str	r3, [sp, #24]
 800d13a:	9104      	str	r1, [sp, #16]
 800d13c:	4bc2      	ldr	r3, [pc, #776]	; (800d448 <__kernel_rem_pio2+0x320>)
 800d13e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800d140:	9009      	str	r0, [sp, #36]	; 0x24
 800d142:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d146:	9300      	str	r3, [sp, #0]
 800d148:	9b06      	ldr	r3, [sp, #24]
 800d14a:	f103 33ff 	add.w	r3, r3, #4294967295
 800d14e:	bfa8      	it	ge
 800d150:	1ed4      	subge	r4, r2, #3
 800d152:	9305      	str	r3, [sp, #20]
 800d154:	bfb2      	itee	lt
 800d156:	2400      	movlt	r4, #0
 800d158:	2318      	movge	r3, #24
 800d15a:	fb94 f4f3 	sdivge	r4, r4, r3
 800d15e:	f06f 0317 	mvn.w	r3, #23
 800d162:	fb04 3303 	mla	r3, r4, r3, r3
 800d166:	eb03 0a02 	add.w	sl, r3, r2
 800d16a:	9b00      	ldr	r3, [sp, #0]
 800d16c:	9a05      	ldr	r2, [sp, #20]
 800d16e:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 800d438 <__kernel_rem_pio2+0x310>
 800d172:	eb03 0802 	add.w	r8, r3, r2
 800d176:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d178:	1aa7      	subs	r7, r4, r2
 800d17a:	ae20      	add	r6, sp, #128	; 0x80
 800d17c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d180:	2500      	movs	r5, #0
 800d182:	4545      	cmp	r5, r8
 800d184:	dd13      	ble.n	800d1ae <__kernel_rem_pio2+0x86>
 800d186:	9b06      	ldr	r3, [sp, #24]
 800d188:	aa20      	add	r2, sp, #128	; 0x80
 800d18a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d18e:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800d192:	f04f 0800 	mov.w	r8, #0
 800d196:	9b00      	ldr	r3, [sp, #0]
 800d198:	4598      	cmp	r8, r3
 800d19a:	dc31      	bgt.n	800d200 <__kernel_rem_pio2+0xd8>
 800d19c:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 800d438 <__kernel_rem_pio2+0x310>
 800d1a0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800d1a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d1a8:	462f      	mov	r7, r5
 800d1aa:	2600      	movs	r6, #0
 800d1ac:	e01b      	b.n	800d1e6 <__kernel_rem_pio2+0xbe>
 800d1ae:	42ef      	cmn	r7, r5
 800d1b0:	d407      	bmi.n	800d1c2 <__kernel_rem_pio2+0x9a>
 800d1b2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d1b6:	f7f3 f9ad 	bl	8000514 <__aeabi_i2d>
 800d1ba:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d1be:	3501      	adds	r5, #1
 800d1c0:	e7df      	b.n	800d182 <__kernel_rem_pio2+0x5a>
 800d1c2:	ec51 0b18 	vmov	r0, r1, d8
 800d1c6:	e7f8      	b.n	800d1ba <__kernel_rem_pio2+0x92>
 800d1c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1cc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d1d0:	f7f3 fa0a 	bl	80005e8 <__aeabi_dmul>
 800d1d4:	4602      	mov	r2, r0
 800d1d6:	460b      	mov	r3, r1
 800d1d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d1dc:	f7f3 f84e 	bl	800027c <__adddf3>
 800d1e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d1e4:	3601      	adds	r6, #1
 800d1e6:	9b05      	ldr	r3, [sp, #20]
 800d1e8:	429e      	cmp	r6, r3
 800d1ea:	f1a7 0708 	sub.w	r7, r7, #8
 800d1ee:	ddeb      	ble.n	800d1c8 <__kernel_rem_pio2+0xa0>
 800d1f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d1f4:	f108 0801 	add.w	r8, r8, #1
 800d1f8:	ecab 7b02 	vstmia	fp!, {d7}
 800d1fc:	3508      	adds	r5, #8
 800d1fe:	e7ca      	b.n	800d196 <__kernel_rem_pio2+0x6e>
 800d200:	9b00      	ldr	r3, [sp, #0]
 800d202:	aa0c      	add	r2, sp, #48	; 0x30
 800d204:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d208:	930b      	str	r3, [sp, #44]	; 0x2c
 800d20a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800d20c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d210:	9c00      	ldr	r4, [sp, #0]
 800d212:	930a      	str	r3, [sp, #40]	; 0x28
 800d214:	00e3      	lsls	r3, r4, #3
 800d216:	9308      	str	r3, [sp, #32]
 800d218:	ab98      	add	r3, sp, #608	; 0x260
 800d21a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d21e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800d222:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 800d226:	ab70      	add	r3, sp, #448	; 0x1c0
 800d228:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800d22c:	46c3      	mov	fp, r8
 800d22e:	46a1      	mov	r9, r4
 800d230:	f1b9 0f00 	cmp.w	r9, #0
 800d234:	f1a5 0508 	sub.w	r5, r5, #8
 800d238:	dc77      	bgt.n	800d32a <__kernel_rem_pio2+0x202>
 800d23a:	ec47 6b10 	vmov	d0, r6, r7
 800d23e:	4650      	mov	r0, sl
 800d240:	f7ff fec2 	bl	800cfc8 <scalbn>
 800d244:	ec57 6b10 	vmov	r6, r7, d0
 800d248:	2200      	movs	r2, #0
 800d24a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800d24e:	ee10 0a10 	vmov	r0, s0
 800d252:	4639      	mov	r1, r7
 800d254:	f7f3 f9c8 	bl	80005e8 <__aeabi_dmul>
 800d258:	ec41 0b10 	vmov	d0, r0, r1
 800d25c:	f000 fd8c 	bl	800dd78 <floor>
 800d260:	4b7a      	ldr	r3, [pc, #488]	; (800d44c <__kernel_rem_pio2+0x324>)
 800d262:	ec51 0b10 	vmov	r0, r1, d0
 800d266:	2200      	movs	r2, #0
 800d268:	f7f3 f9be 	bl	80005e8 <__aeabi_dmul>
 800d26c:	4602      	mov	r2, r0
 800d26e:	460b      	mov	r3, r1
 800d270:	4630      	mov	r0, r6
 800d272:	4639      	mov	r1, r7
 800d274:	f7f3 f800 	bl	8000278 <__aeabi_dsub>
 800d278:	460f      	mov	r7, r1
 800d27a:	4606      	mov	r6, r0
 800d27c:	f7f3 fc64 	bl	8000b48 <__aeabi_d2iz>
 800d280:	9002      	str	r0, [sp, #8]
 800d282:	f7f3 f947 	bl	8000514 <__aeabi_i2d>
 800d286:	4602      	mov	r2, r0
 800d288:	460b      	mov	r3, r1
 800d28a:	4630      	mov	r0, r6
 800d28c:	4639      	mov	r1, r7
 800d28e:	f7f2 fff3 	bl	8000278 <__aeabi_dsub>
 800d292:	f1ba 0f00 	cmp.w	sl, #0
 800d296:	4606      	mov	r6, r0
 800d298:	460f      	mov	r7, r1
 800d29a:	dd6d      	ble.n	800d378 <__kernel_rem_pio2+0x250>
 800d29c:	1e61      	subs	r1, r4, #1
 800d29e:	ab0c      	add	r3, sp, #48	; 0x30
 800d2a0:	9d02      	ldr	r5, [sp, #8]
 800d2a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d2a6:	f1ca 0018 	rsb	r0, sl, #24
 800d2aa:	fa43 f200 	asr.w	r2, r3, r0
 800d2ae:	4415      	add	r5, r2
 800d2b0:	4082      	lsls	r2, r0
 800d2b2:	1a9b      	subs	r3, r3, r2
 800d2b4:	aa0c      	add	r2, sp, #48	; 0x30
 800d2b6:	9502      	str	r5, [sp, #8]
 800d2b8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d2bc:	f1ca 0217 	rsb	r2, sl, #23
 800d2c0:	fa43 fb02 	asr.w	fp, r3, r2
 800d2c4:	f1bb 0f00 	cmp.w	fp, #0
 800d2c8:	dd65      	ble.n	800d396 <__kernel_rem_pio2+0x26e>
 800d2ca:	9b02      	ldr	r3, [sp, #8]
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	3301      	adds	r3, #1
 800d2d0:	9302      	str	r3, [sp, #8]
 800d2d2:	4615      	mov	r5, r2
 800d2d4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800d2d8:	4294      	cmp	r4, r2
 800d2da:	f300 809f 	bgt.w	800d41c <__kernel_rem_pio2+0x2f4>
 800d2de:	f1ba 0f00 	cmp.w	sl, #0
 800d2e2:	dd07      	ble.n	800d2f4 <__kernel_rem_pio2+0x1cc>
 800d2e4:	f1ba 0f01 	cmp.w	sl, #1
 800d2e8:	f000 80c1 	beq.w	800d46e <__kernel_rem_pio2+0x346>
 800d2ec:	f1ba 0f02 	cmp.w	sl, #2
 800d2f0:	f000 80c7 	beq.w	800d482 <__kernel_rem_pio2+0x35a>
 800d2f4:	f1bb 0f02 	cmp.w	fp, #2
 800d2f8:	d14d      	bne.n	800d396 <__kernel_rem_pio2+0x26e>
 800d2fa:	4632      	mov	r2, r6
 800d2fc:	463b      	mov	r3, r7
 800d2fe:	4954      	ldr	r1, [pc, #336]	; (800d450 <__kernel_rem_pio2+0x328>)
 800d300:	2000      	movs	r0, #0
 800d302:	f7f2 ffb9 	bl	8000278 <__aeabi_dsub>
 800d306:	4606      	mov	r6, r0
 800d308:	460f      	mov	r7, r1
 800d30a:	2d00      	cmp	r5, #0
 800d30c:	d043      	beq.n	800d396 <__kernel_rem_pio2+0x26e>
 800d30e:	4650      	mov	r0, sl
 800d310:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 800d440 <__kernel_rem_pio2+0x318>
 800d314:	f7ff fe58 	bl	800cfc8 <scalbn>
 800d318:	4630      	mov	r0, r6
 800d31a:	4639      	mov	r1, r7
 800d31c:	ec53 2b10 	vmov	r2, r3, d0
 800d320:	f7f2 ffaa 	bl	8000278 <__aeabi_dsub>
 800d324:	4606      	mov	r6, r0
 800d326:	460f      	mov	r7, r1
 800d328:	e035      	b.n	800d396 <__kernel_rem_pio2+0x26e>
 800d32a:	4b4a      	ldr	r3, [pc, #296]	; (800d454 <__kernel_rem_pio2+0x32c>)
 800d32c:	2200      	movs	r2, #0
 800d32e:	4630      	mov	r0, r6
 800d330:	4639      	mov	r1, r7
 800d332:	f7f3 f959 	bl	80005e8 <__aeabi_dmul>
 800d336:	f7f3 fc07 	bl	8000b48 <__aeabi_d2iz>
 800d33a:	f7f3 f8eb 	bl	8000514 <__aeabi_i2d>
 800d33e:	4602      	mov	r2, r0
 800d340:	460b      	mov	r3, r1
 800d342:	ec43 2b18 	vmov	d8, r2, r3
 800d346:	4b44      	ldr	r3, [pc, #272]	; (800d458 <__kernel_rem_pio2+0x330>)
 800d348:	2200      	movs	r2, #0
 800d34a:	f7f3 f94d 	bl	80005e8 <__aeabi_dmul>
 800d34e:	4602      	mov	r2, r0
 800d350:	460b      	mov	r3, r1
 800d352:	4630      	mov	r0, r6
 800d354:	4639      	mov	r1, r7
 800d356:	f7f2 ff8f 	bl	8000278 <__aeabi_dsub>
 800d35a:	f7f3 fbf5 	bl	8000b48 <__aeabi_d2iz>
 800d35e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d362:	f84b 0b04 	str.w	r0, [fp], #4
 800d366:	ec51 0b18 	vmov	r0, r1, d8
 800d36a:	f7f2 ff87 	bl	800027c <__adddf3>
 800d36e:	f109 39ff 	add.w	r9, r9, #4294967295
 800d372:	4606      	mov	r6, r0
 800d374:	460f      	mov	r7, r1
 800d376:	e75b      	b.n	800d230 <__kernel_rem_pio2+0x108>
 800d378:	d106      	bne.n	800d388 <__kernel_rem_pio2+0x260>
 800d37a:	1e63      	subs	r3, r4, #1
 800d37c:	aa0c      	add	r2, sp, #48	; 0x30
 800d37e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d382:	ea4f 5be3 	mov.w	fp, r3, asr #23
 800d386:	e79d      	b.n	800d2c4 <__kernel_rem_pio2+0x19c>
 800d388:	4b34      	ldr	r3, [pc, #208]	; (800d45c <__kernel_rem_pio2+0x334>)
 800d38a:	2200      	movs	r2, #0
 800d38c:	f7f3 fbb2 	bl	8000af4 <__aeabi_dcmpge>
 800d390:	2800      	cmp	r0, #0
 800d392:	d140      	bne.n	800d416 <__kernel_rem_pio2+0x2ee>
 800d394:	4683      	mov	fp, r0
 800d396:	2200      	movs	r2, #0
 800d398:	2300      	movs	r3, #0
 800d39a:	4630      	mov	r0, r6
 800d39c:	4639      	mov	r1, r7
 800d39e:	f7f3 fb8b 	bl	8000ab8 <__aeabi_dcmpeq>
 800d3a2:	2800      	cmp	r0, #0
 800d3a4:	f000 80c1 	beq.w	800d52a <__kernel_rem_pio2+0x402>
 800d3a8:	1e65      	subs	r5, r4, #1
 800d3aa:	462b      	mov	r3, r5
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	9900      	ldr	r1, [sp, #0]
 800d3b0:	428b      	cmp	r3, r1
 800d3b2:	da6d      	bge.n	800d490 <__kernel_rem_pio2+0x368>
 800d3b4:	2a00      	cmp	r2, #0
 800d3b6:	f000 808a 	beq.w	800d4ce <__kernel_rem_pio2+0x3a6>
 800d3ba:	ab0c      	add	r3, sp, #48	; 0x30
 800d3bc:	f1aa 0a18 	sub.w	sl, sl, #24
 800d3c0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	f000 80ae 	beq.w	800d526 <__kernel_rem_pio2+0x3fe>
 800d3ca:	4650      	mov	r0, sl
 800d3cc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800d440 <__kernel_rem_pio2+0x318>
 800d3d0:	f7ff fdfa 	bl	800cfc8 <scalbn>
 800d3d4:	1c6b      	adds	r3, r5, #1
 800d3d6:	00da      	lsls	r2, r3, #3
 800d3d8:	9205      	str	r2, [sp, #20]
 800d3da:	ec57 6b10 	vmov	r6, r7, d0
 800d3de:	aa70      	add	r2, sp, #448	; 0x1c0
 800d3e0:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800d454 <__kernel_rem_pio2+0x32c>
 800d3e4:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 800d3e8:	462c      	mov	r4, r5
 800d3ea:	f04f 0800 	mov.w	r8, #0
 800d3ee:	2c00      	cmp	r4, #0
 800d3f0:	f280 80d4 	bge.w	800d59c <__kernel_rem_pio2+0x474>
 800d3f4:	462c      	mov	r4, r5
 800d3f6:	2c00      	cmp	r4, #0
 800d3f8:	f2c0 8102 	blt.w	800d600 <__kernel_rem_pio2+0x4d8>
 800d3fc:	4b18      	ldr	r3, [pc, #96]	; (800d460 <__kernel_rem_pio2+0x338>)
 800d3fe:	461e      	mov	r6, r3
 800d400:	ab70      	add	r3, sp, #448	; 0x1c0
 800d402:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 800d406:	1b2b      	subs	r3, r5, r4
 800d408:	f04f 0900 	mov.w	r9, #0
 800d40c:	f04f 0a00 	mov.w	sl, #0
 800d410:	2700      	movs	r7, #0
 800d412:	9306      	str	r3, [sp, #24]
 800d414:	e0e6      	b.n	800d5e4 <__kernel_rem_pio2+0x4bc>
 800d416:	f04f 0b02 	mov.w	fp, #2
 800d41a:	e756      	b.n	800d2ca <__kernel_rem_pio2+0x1a2>
 800d41c:	f8d8 3000 	ldr.w	r3, [r8]
 800d420:	bb05      	cbnz	r5, 800d464 <__kernel_rem_pio2+0x33c>
 800d422:	b123      	cbz	r3, 800d42e <__kernel_rem_pio2+0x306>
 800d424:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800d428:	f8c8 3000 	str.w	r3, [r8]
 800d42c:	2301      	movs	r3, #1
 800d42e:	3201      	adds	r2, #1
 800d430:	f108 0804 	add.w	r8, r8, #4
 800d434:	461d      	mov	r5, r3
 800d436:	e74f      	b.n	800d2d8 <__kernel_rem_pio2+0x1b0>
	...
 800d444:	3ff00000 	.word	0x3ff00000
 800d448:	080111f8 	.word	0x080111f8
 800d44c:	40200000 	.word	0x40200000
 800d450:	3ff00000 	.word	0x3ff00000
 800d454:	3e700000 	.word	0x3e700000
 800d458:	41700000 	.word	0x41700000
 800d45c:	3fe00000 	.word	0x3fe00000
 800d460:	080111b8 	.word	0x080111b8
 800d464:	1acb      	subs	r3, r1, r3
 800d466:	f8c8 3000 	str.w	r3, [r8]
 800d46a:	462b      	mov	r3, r5
 800d46c:	e7df      	b.n	800d42e <__kernel_rem_pio2+0x306>
 800d46e:	1e62      	subs	r2, r4, #1
 800d470:	ab0c      	add	r3, sp, #48	; 0x30
 800d472:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d476:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d47a:	a90c      	add	r1, sp, #48	; 0x30
 800d47c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d480:	e738      	b.n	800d2f4 <__kernel_rem_pio2+0x1cc>
 800d482:	1e62      	subs	r2, r4, #1
 800d484:	ab0c      	add	r3, sp, #48	; 0x30
 800d486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d48a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d48e:	e7f4      	b.n	800d47a <__kernel_rem_pio2+0x352>
 800d490:	a90c      	add	r1, sp, #48	; 0x30
 800d492:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d496:	3b01      	subs	r3, #1
 800d498:	430a      	orrs	r2, r1
 800d49a:	e788      	b.n	800d3ae <__kernel_rem_pio2+0x286>
 800d49c:	3301      	adds	r3, #1
 800d49e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800d4a2:	2900      	cmp	r1, #0
 800d4a4:	d0fa      	beq.n	800d49c <__kernel_rem_pio2+0x374>
 800d4a6:	9a08      	ldr	r2, [sp, #32]
 800d4a8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 800d4ac:	446a      	add	r2, sp
 800d4ae:	3a98      	subs	r2, #152	; 0x98
 800d4b0:	9208      	str	r2, [sp, #32]
 800d4b2:	9a06      	ldr	r2, [sp, #24]
 800d4b4:	a920      	add	r1, sp, #128	; 0x80
 800d4b6:	18a2      	adds	r2, r4, r2
 800d4b8:	18e3      	adds	r3, r4, r3
 800d4ba:	f104 0801 	add.w	r8, r4, #1
 800d4be:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800d4c2:	9302      	str	r3, [sp, #8]
 800d4c4:	9b02      	ldr	r3, [sp, #8]
 800d4c6:	4543      	cmp	r3, r8
 800d4c8:	da04      	bge.n	800d4d4 <__kernel_rem_pio2+0x3ac>
 800d4ca:	461c      	mov	r4, r3
 800d4cc:	e6a2      	b.n	800d214 <__kernel_rem_pio2+0xec>
 800d4ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	e7e4      	b.n	800d49e <__kernel_rem_pio2+0x376>
 800d4d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d4d6:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800d4da:	f7f3 f81b 	bl	8000514 <__aeabi_i2d>
 800d4de:	e8e5 0102 	strd	r0, r1, [r5], #8
 800d4e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4e4:	46ab      	mov	fp, r5
 800d4e6:	461c      	mov	r4, r3
 800d4e8:	f04f 0900 	mov.w	r9, #0
 800d4ec:	2600      	movs	r6, #0
 800d4ee:	2700      	movs	r7, #0
 800d4f0:	9b05      	ldr	r3, [sp, #20]
 800d4f2:	4599      	cmp	r9, r3
 800d4f4:	dd06      	ble.n	800d504 <__kernel_rem_pio2+0x3dc>
 800d4f6:	9b08      	ldr	r3, [sp, #32]
 800d4f8:	e8e3 6702 	strd	r6, r7, [r3], #8
 800d4fc:	f108 0801 	add.w	r8, r8, #1
 800d500:	9308      	str	r3, [sp, #32]
 800d502:	e7df      	b.n	800d4c4 <__kernel_rem_pio2+0x39c>
 800d504:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800d508:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800d50c:	f7f3 f86c 	bl	80005e8 <__aeabi_dmul>
 800d510:	4602      	mov	r2, r0
 800d512:	460b      	mov	r3, r1
 800d514:	4630      	mov	r0, r6
 800d516:	4639      	mov	r1, r7
 800d518:	f7f2 feb0 	bl	800027c <__adddf3>
 800d51c:	f109 0901 	add.w	r9, r9, #1
 800d520:	4606      	mov	r6, r0
 800d522:	460f      	mov	r7, r1
 800d524:	e7e4      	b.n	800d4f0 <__kernel_rem_pio2+0x3c8>
 800d526:	3d01      	subs	r5, #1
 800d528:	e747      	b.n	800d3ba <__kernel_rem_pio2+0x292>
 800d52a:	ec47 6b10 	vmov	d0, r6, r7
 800d52e:	f1ca 0000 	rsb	r0, sl, #0
 800d532:	f7ff fd49 	bl	800cfc8 <scalbn>
 800d536:	ec57 6b10 	vmov	r6, r7, d0
 800d53a:	4ba0      	ldr	r3, [pc, #640]	; (800d7bc <__kernel_rem_pio2+0x694>)
 800d53c:	ee10 0a10 	vmov	r0, s0
 800d540:	2200      	movs	r2, #0
 800d542:	4639      	mov	r1, r7
 800d544:	f7f3 fad6 	bl	8000af4 <__aeabi_dcmpge>
 800d548:	b1f8      	cbz	r0, 800d58a <__kernel_rem_pio2+0x462>
 800d54a:	4b9d      	ldr	r3, [pc, #628]	; (800d7c0 <__kernel_rem_pio2+0x698>)
 800d54c:	2200      	movs	r2, #0
 800d54e:	4630      	mov	r0, r6
 800d550:	4639      	mov	r1, r7
 800d552:	f7f3 f849 	bl	80005e8 <__aeabi_dmul>
 800d556:	f7f3 faf7 	bl	8000b48 <__aeabi_d2iz>
 800d55a:	4680      	mov	r8, r0
 800d55c:	f7f2 ffda 	bl	8000514 <__aeabi_i2d>
 800d560:	4b96      	ldr	r3, [pc, #600]	; (800d7bc <__kernel_rem_pio2+0x694>)
 800d562:	2200      	movs	r2, #0
 800d564:	f7f3 f840 	bl	80005e8 <__aeabi_dmul>
 800d568:	460b      	mov	r3, r1
 800d56a:	4602      	mov	r2, r0
 800d56c:	4639      	mov	r1, r7
 800d56e:	4630      	mov	r0, r6
 800d570:	f7f2 fe82 	bl	8000278 <__aeabi_dsub>
 800d574:	f7f3 fae8 	bl	8000b48 <__aeabi_d2iz>
 800d578:	1c65      	adds	r5, r4, #1
 800d57a:	ab0c      	add	r3, sp, #48	; 0x30
 800d57c:	f10a 0a18 	add.w	sl, sl, #24
 800d580:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d584:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800d588:	e71f      	b.n	800d3ca <__kernel_rem_pio2+0x2a2>
 800d58a:	4630      	mov	r0, r6
 800d58c:	4639      	mov	r1, r7
 800d58e:	f7f3 fadb 	bl	8000b48 <__aeabi_d2iz>
 800d592:	ab0c      	add	r3, sp, #48	; 0x30
 800d594:	4625      	mov	r5, r4
 800d596:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800d59a:	e716      	b.n	800d3ca <__kernel_rem_pio2+0x2a2>
 800d59c:	ab0c      	add	r3, sp, #48	; 0x30
 800d59e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d5a2:	f7f2 ffb7 	bl	8000514 <__aeabi_i2d>
 800d5a6:	4632      	mov	r2, r6
 800d5a8:	463b      	mov	r3, r7
 800d5aa:	f7f3 f81d 	bl	80005e8 <__aeabi_dmul>
 800d5ae:	4642      	mov	r2, r8
 800d5b0:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800d5b4:	464b      	mov	r3, r9
 800d5b6:	4630      	mov	r0, r6
 800d5b8:	4639      	mov	r1, r7
 800d5ba:	f7f3 f815 	bl	80005e8 <__aeabi_dmul>
 800d5be:	3c01      	subs	r4, #1
 800d5c0:	4606      	mov	r6, r0
 800d5c2:	460f      	mov	r7, r1
 800d5c4:	e713      	b.n	800d3ee <__kernel_rem_pio2+0x2c6>
 800d5c6:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 800d5ca:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800d5ce:	f7f3 f80b 	bl	80005e8 <__aeabi_dmul>
 800d5d2:	4602      	mov	r2, r0
 800d5d4:	460b      	mov	r3, r1
 800d5d6:	4648      	mov	r0, r9
 800d5d8:	4651      	mov	r1, sl
 800d5da:	f7f2 fe4f 	bl	800027c <__adddf3>
 800d5de:	3701      	adds	r7, #1
 800d5e0:	4681      	mov	r9, r0
 800d5e2:	468a      	mov	sl, r1
 800d5e4:	9b00      	ldr	r3, [sp, #0]
 800d5e6:	429f      	cmp	r7, r3
 800d5e8:	dc02      	bgt.n	800d5f0 <__kernel_rem_pio2+0x4c8>
 800d5ea:	9b06      	ldr	r3, [sp, #24]
 800d5ec:	429f      	cmp	r7, r3
 800d5ee:	ddea      	ble.n	800d5c6 <__kernel_rem_pio2+0x49e>
 800d5f0:	9a06      	ldr	r2, [sp, #24]
 800d5f2:	ab48      	add	r3, sp, #288	; 0x120
 800d5f4:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 800d5f8:	e9c6 9a00 	strd	r9, sl, [r6]
 800d5fc:	3c01      	subs	r4, #1
 800d5fe:	e6fa      	b.n	800d3f6 <__kernel_rem_pio2+0x2ce>
 800d600:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d602:	2b02      	cmp	r3, #2
 800d604:	dc0b      	bgt.n	800d61e <__kernel_rem_pio2+0x4f6>
 800d606:	2b00      	cmp	r3, #0
 800d608:	dc39      	bgt.n	800d67e <__kernel_rem_pio2+0x556>
 800d60a:	d05d      	beq.n	800d6c8 <__kernel_rem_pio2+0x5a0>
 800d60c:	9b02      	ldr	r3, [sp, #8]
 800d60e:	f003 0007 	and.w	r0, r3, #7
 800d612:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800d616:	ecbd 8b02 	vpop	{d8}
 800d61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d61e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800d620:	2b03      	cmp	r3, #3
 800d622:	d1f3      	bne.n	800d60c <__kernel_rem_pio2+0x4e4>
 800d624:	9b05      	ldr	r3, [sp, #20]
 800d626:	9500      	str	r5, [sp, #0]
 800d628:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800d62c:	eb0d 0403 	add.w	r4, sp, r3
 800d630:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 800d634:	46a2      	mov	sl, r4
 800d636:	9b00      	ldr	r3, [sp, #0]
 800d638:	2b00      	cmp	r3, #0
 800d63a:	f1aa 0a08 	sub.w	sl, sl, #8
 800d63e:	dc69      	bgt.n	800d714 <__kernel_rem_pio2+0x5ec>
 800d640:	46aa      	mov	sl, r5
 800d642:	f1ba 0f01 	cmp.w	sl, #1
 800d646:	f1a4 0408 	sub.w	r4, r4, #8
 800d64a:	f300 8083 	bgt.w	800d754 <__kernel_rem_pio2+0x62c>
 800d64e:	9c05      	ldr	r4, [sp, #20]
 800d650:	ab48      	add	r3, sp, #288	; 0x120
 800d652:	441c      	add	r4, r3
 800d654:	2000      	movs	r0, #0
 800d656:	2100      	movs	r1, #0
 800d658:	2d01      	cmp	r5, #1
 800d65a:	f300 809a 	bgt.w	800d792 <__kernel_rem_pio2+0x66a>
 800d65e:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 800d662:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800d666:	f1bb 0f00 	cmp.w	fp, #0
 800d66a:	f040 8098 	bne.w	800d79e <__kernel_rem_pio2+0x676>
 800d66e:	9b04      	ldr	r3, [sp, #16]
 800d670:	e9c3 7800 	strd	r7, r8, [r3]
 800d674:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800d678:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d67c:	e7c6      	b.n	800d60c <__kernel_rem_pio2+0x4e4>
 800d67e:	9e05      	ldr	r6, [sp, #20]
 800d680:	ab48      	add	r3, sp, #288	; 0x120
 800d682:	441e      	add	r6, r3
 800d684:	462c      	mov	r4, r5
 800d686:	2000      	movs	r0, #0
 800d688:	2100      	movs	r1, #0
 800d68a:	2c00      	cmp	r4, #0
 800d68c:	da33      	bge.n	800d6f6 <__kernel_rem_pio2+0x5ce>
 800d68e:	f1bb 0f00 	cmp.w	fp, #0
 800d692:	d036      	beq.n	800d702 <__kernel_rem_pio2+0x5da>
 800d694:	4602      	mov	r2, r0
 800d696:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d69a:	9c04      	ldr	r4, [sp, #16]
 800d69c:	e9c4 2300 	strd	r2, r3, [r4]
 800d6a0:	4602      	mov	r2, r0
 800d6a2:	460b      	mov	r3, r1
 800d6a4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800d6a8:	f7f2 fde6 	bl	8000278 <__aeabi_dsub>
 800d6ac:	ae4a      	add	r6, sp, #296	; 0x128
 800d6ae:	2401      	movs	r4, #1
 800d6b0:	42a5      	cmp	r5, r4
 800d6b2:	da29      	bge.n	800d708 <__kernel_rem_pio2+0x5e0>
 800d6b4:	f1bb 0f00 	cmp.w	fp, #0
 800d6b8:	d002      	beq.n	800d6c0 <__kernel_rem_pio2+0x598>
 800d6ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6be:	4619      	mov	r1, r3
 800d6c0:	9b04      	ldr	r3, [sp, #16]
 800d6c2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d6c6:	e7a1      	b.n	800d60c <__kernel_rem_pio2+0x4e4>
 800d6c8:	9c05      	ldr	r4, [sp, #20]
 800d6ca:	ab48      	add	r3, sp, #288	; 0x120
 800d6cc:	441c      	add	r4, r3
 800d6ce:	2000      	movs	r0, #0
 800d6d0:	2100      	movs	r1, #0
 800d6d2:	2d00      	cmp	r5, #0
 800d6d4:	da09      	bge.n	800d6ea <__kernel_rem_pio2+0x5c2>
 800d6d6:	f1bb 0f00 	cmp.w	fp, #0
 800d6da:	d002      	beq.n	800d6e2 <__kernel_rem_pio2+0x5ba>
 800d6dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d6e0:	4619      	mov	r1, r3
 800d6e2:	9b04      	ldr	r3, [sp, #16]
 800d6e4:	e9c3 0100 	strd	r0, r1, [r3]
 800d6e8:	e790      	b.n	800d60c <__kernel_rem_pio2+0x4e4>
 800d6ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d6ee:	f7f2 fdc5 	bl	800027c <__adddf3>
 800d6f2:	3d01      	subs	r5, #1
 800d6f4:	e7ed      	b.n	800d6d2 <__kernel_rem_pio2+0x5aa>
 800d6f6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800d6fa:	f7f2 fdbf 	bl	800027c <__adddf3>
 800d6fe:	3c01      	subs	r4, #1
 800d700:	e7c3      	b.n	800d68a <__kernel_rem_pio2+0x562>
 800d702:	4602      	mov	r2, r0
 800d704:	460b      	mov	r3, r1
 800d706:	e7c8      	b.n	800d69a <__kernel_rem_pio2+0x572>
 800d708:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800d70c:	f7f2 fdb6 	bl	800027c <__adddf3>
 800d710:	3401      	adds	r4, #1
 800d712:	e7cd      	b.n	800d6b0 <__kernel_rem_pio2+0x588>
 800d714:	e9da 8900 	ldrd	r8, r9, [sl]
 800d718:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800d71c:	9b00      	ldr	r3, [sp, #0]
 800d71e:	3b01      	subs	r3, #1
 800d720:	9300      	str	r3, [sp, #0]
 800d722:	4632      	mov	r2, r6
 800d724:	463b      	mov	r3, r7
 800d726:	4640      	mov	r0, r8
 800d728:	4649      	mov	r1, r9
 800d72a:	f7f2 fda7 	bl	800027c <__adddf3>
 800d72e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d732:	4602      	mov	r2, r0
 800d734:	460b      	mov	r3, r1
 800d736:	4640      	mov	r0, r8
 800d738:	4649      	mov	r1, r9
 800d73a:	f7f2 fd9d 	bl	8000278 <__aeabi_dsub>
 800d73e:	4632      	mov	r2, r6
 800d740:	463b      	mov	r3, r7
 800d742:	f7f2 fd9b 	bl	800027c <__adddf3>
 800d746:	ed9d 7b06 	vldr	d7, [sp, #24]
 800d74a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d74e:	ed8a 7b00 	vstr	d7, [sl]
 800d752:	e770      	b.n	800d636 <__kernel_rem_pio2+0x50e>
 800d754:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d758:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800d75c:	4640      	mov	r0, r8
 800d75e:	4632      	mov	r2, r6
 800d760:	463b      	mov	r3, r7
 800d762:	4649      	mov	r1, r9
 800d764:	f7f2 fd8a 	bl	800027c <__adddf3>
 800d768:	e9cd 0100 	strd	r0, r1, [sp]
 800d76c:	4602      	mov	r2, r0
 800d76e:	460b      	mov	r3, r1
 800d770:	4640      	mov	r0, r8
 800d772:	4649      	mov	r1, r9
 800d774:	f7f2 fd80 	bl	8000278 <__aeabi_dsub>
 800d778:	4632      	mov	r2, r6
 800d77a:	463b      	mov	r3, r7
 800d77c:	f7f2 fd7e 	bl	800027c <__adddf3>
 800d780:	ed9d 7b00 	vldr	d7, [sp]
 800d784:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d788:	ed84 7b00 	vstr	d7, [r4]
 800d78c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d790:	e757      	b.n	800d642 <__kernel_rem_pio2+0x51a>
 800d792:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d796:	f7f2 fd71 	bl	800027c <__adddf3>
 800d79a:	3d01      	subs	r5, #1
 800d79c:	e75c      	b.n	800d658 <__kernel_rem_pio2+0x530>
 800d79e:	9b04      	ldr	r3, [sp, #16]
 800d7a0:	9a04      	ldr	r2, [sp, #16]
 800d7a2:	601f      	str	r7, [r3, #0]
 800d7a4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800d7a8:	605c      	str	r4, [r3, #4]
 800d7aa:	609d      	str	r5, [r3, #8]
 800d7ac:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d7b0:	60d3      	str	r3, [r2, #12]
 800d7b2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d7b6:	6110      	str	r0, [r2, #16]
 800d7b8:	6153      	str	r3, [r2, #20]
 800d7ba:	e727      	b.n	800d60c <__kernel_rem_pio2+0x4e4>
 800d7bc:	41700000 	.word	0x41700000
 800d7c0:	3e700000 	.word	0x3e700000

0800d7c4 <__kernel_rem_pio2f>:
 800d7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7c8:	ed2d 8b04 	vpush	{d8-d9}
 800d7cc:	b0d9      	sub	sp, #356	; 0x164
 800d7ce:	4688      	mov	r8, r1
 800d7d0:	9002      	str	r0, [sp, #8]
 800d7d2:	49b8      	ldr	r1, [pc, #736]	; (800dab4 <__kernel_rem_pio2f+0x2f0>)
 800d7d4:	9866      	ldr	r0, [sp, #408]	; 0x198
 800d7d6:	9301      	str	r3, [sp, #4]
 800d7d8:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800d7dc:	9901      	ldr	r1, [sp, #4]
 800d7de:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800d7e0:	f101 3bff 	add.w	fp, r1, #4294967295
 800d7e4:	1d11      	adds	r1, r2, #4
 800d7e6:	db25      	blt.n	800d834 <__kernel_rem_pio2f+0x70>
 800d7e8:	1ed0      	subs	r0, r2, #3
 800d7ea:	bf48      	it	mi
 800d7ec:	1d10      	addmi	r0, r2, #4
 800d7ee:	10c0      	asrs	r0, r0, #3
 800d7f0:	1c45      	adds	r5, r0, #1
 800d7f2:	00e9      	lsls	r1, r5, #3
 800d7f4:	eba0 070b 	sub.w	r7, r0, fp
 800d7f8:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 800dac4 <__kernel_rem_pio2f+0x300>
 800d7fc:	9103      	str	r1, [sp, #12]
 800d7fe:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800d802:	eb0a 0c0b 	add.w	ip, sl, fp
 800d806:	ae1c      	add	r6, sp, #112	; 0x70
 800d808:	eb03 0e87 	add.w	lr, r3, r7, lsl #2
 800d80c:	2400      	movs	r4, #0
 800d80e:	4564      	cmp	r4, ip
 800d810:	dd12      	ble.n	800d838 <__kernel_rem_pio2f+0x74>
 800d812:	9901      	ldr	r1, [sp, #4]
 800d814:	ac1c      	add	r4, sp, #112	; 0x70
 800d816:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800d81a:	f50d 7988 	add.w	r9, sp, #272	; 0x110
 800d81e:	f04f 0c00 	mov.w	ip, #0
 800d822:	45d4      	cmp	ip, sl
 800d824:	dc27      	bgt.n	800d876 <__kernel_rem_pio2f+0xb2>
 800d826:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d82a:	eddf 7aa6 	vldr	s15, [pc, #664]	; 800dac4 <__kernel_rem_pio2f+0x300>
 800d82e:	4627      	mov	r7, r4
 800d830:	2600      	movs	r6, #0
 800d832:	e016      	b.n	800d862 <__kernel_rem_pio2f+0x9e>
 800d834:	2000      	movs	r0, #0
 800d836:	e7db      	b.n	800d7f0 <__kernel_rem_pio2f+0x2c>
 800d838:	42e7      	cmn	r7, r4
 800d83a:	bf5d      	ittte	pl
 800d83c:	f85e 1024 	ldrpl.w	r1, [lr, r4, lsl #2]
 800d840:	ee07 1a90 	vmovpl	s15, r1
 800d844:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d848:	eef0 7a47 	vmovmi.f32	s15, s14
 800d84c:	ece6 7a01 	vstmia	r6!, {s15}
 800d850:	3401      	adds	r4, #1
 800d852:	e7dc      	b.n	800d80e <__kernel_rem_pio2f+0x4a>
 800d854:	ecfe 6a01 	vldmia	lr!, {s13}
 800d858:	ed97 7a00 	vldr	s14, [r7]
 800d85c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d860:	3601      	adds	r6, #1
 800d862:	455e      	cmp	r6, fp
 800d864:	f1a7 0704 	sub.w	r7, r7, #4
 800d868:	ddf4      	ble.n	800d854 <__kernel_rem_pio2f+0x90>
 800d86a:	ece9 7a01 	vstmia	r9!, {s15}
 800d86e:	f10c 0c01 	add.w	ip, ip, #1
 800d872:	3404      	adds	r4, #4
 800d874:	e7d5      	b.n	800d822 <__kernel_rem_pio2f+0x5e>
 800d876:	a908      	add	r1, sp, #32
 800d878:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d87c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800d880:	eddf 8a8f 	vldr	s17, [pc, #572]	; 800dac0 <__kernel_rem_pio2f+0x2fc>
 800d884:	ed9f 9a8d 	vldr	s18, [pc, #564]	; 800dabc <__kernel_rem_pio2f+0x2f8>
 800d888:	9105      	str	r1, [sp, #20]
 800d88a:	9304      	str	r3, [sp, #16]
 800d88c:	4656      	mov	r6, sl
 800d88e:	00b3      	lsls	r3, r6, #2
 800d890:	9306      	str	r3, [sp, #24]
 800d892:	ab58      	add	r3, sp, #352	; 0x160
 800d894:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d898:	ac08      	add	r4, sp, #32
 800d89a:	ab44      	add	r3, sp, #272	; 0x110
 800d89c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800d8a0:	46a4      	mov	ip, r4
 800d8a2:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d8a6:	4637      	mov	r7, r6
 800d8a8:	2f00      	cmp	r7, #0
 800d8aa:	f1a0 0004 	sub.w	r0, r0, #4
 800d8ae:	dc4a      	bgt.n	800d946 <__kernel_rem_pio2f+0x182>
 800d8b0:	4628      	mov	r0, r5
 800d8b2:	9207      	str	r2, [sp, #28]
 800d8b4:	f000 f9f8 	bl	800dca8 <scalbnf>
 800d8b8:	eeb0 8a40 	vmov.f32	s16, s0
 800d8bc:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d8c0:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d8c4:	f000 fad8 	bl	800de78 <floorf>
 800d8c8:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d8cc:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d8d0:	2d00      	cmp	r5, #0
 800d8d2:	9a07      	ldr	r2, [sp, #28]
 800d8d4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d8d8:	ee17 9a90 	vmov	r9, s15
 800d8dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d8e0:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d8e4:	dd41      	ble.n	800d96a <__kernel_rem_pio2f+0x1a6>
 800d8e6:	f106 3cff 	add.w	ip, r6, #4294967295
 800d8ea:	ab08      	add	r3, sp, #32
 800d8ec:	f1c5 0e08 	rsb	lr, r5, #8
 800d8f0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800d8f4:	fa47 f00e 	asr.w	r0, r7, lr
 800d8f8:	4481      	add	r9, r0
 800d8fa:	fa00 f00e 	lsl.w	r0, r0, lr
 800d8fe:	1a3f      	subs	r7, r7, r0
 800d900:	f1c5 0007 	rsb	r0, r5, #7
 800d904:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800d908:	4107      	asrs	r7, r0
 800d90a:	2f00      	cmp	r7, #0
 800d90c:	dd3c      	ble.n	800d988 <__kernel_rem_pio2f+0x1c4>
 800d90e:	f04f 0e00 	mov.w	lr, #0
 800d912:	f109 0901 	add.w	r9, r9, #1
 800d916:	4671      	mov	r1, lr
 800d918:	4576      	cmp	r6, lr
 800d91a:	dc67      	bgt.n	800d9ec <__kernel_rem_pio2f+0x228>
 800d91c:	2d00      	cmp	r5, #0
 800d91e:	dd03      	ble.n	800d928 <__kernel_rem_pio2f+0x164>
 800d920:	2d01      	cmp	r5, #1
 800d922:	d074      	beq.n	800da0e <__kernel_rem_pio2f+0x24a>
 800d924:	2d02      	cmp	r5, #2
 800d926:	d07b      	beq.n	800da20 <__kernel_rem_pio2f+0x25c>
 800d928:	2f02      	cmp	r7, #2
 800d92a:	d12d      	bne.n	800d988 <__kernel_rem_pio2f+0x1c4>
 800d92c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d930:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d934:	b341      	cbz	r1, 800d988 <__kernel_rem_pio2f+0x1c4>
 800d936:	4628      	mov	r0, r5
 800d938:	9207      	str	r2, [sp, #28]
 800d93a:	f000 f9b5 	bl	800dca8 <scalbnf>
 800d93e:	9a07      	ldr	r2, [sp, #28]
 800d940:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d944:	e020      	b.n	800d988 <__kernel_rem_pio2f+0x1c4>
 800d946:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d94a:	3f01      	subs	r7, #1
 800d94c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d950:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d954:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d958:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d95c:	ecac 0a01 	vstmia	ip!, {s0}
 800d960:	ed90 0a00 	vldr	s0, [r0]
 800d964:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d968:	e79e      	b.n	800d8a8 <__kernel_rem_pio2f+0xe4>
 800d96a:	d105      	bne.n	800d978 <__kernel_rem_pio2f+0x1b4>
 800d96c:	1e70      	subs	r0, r6, #1
 800d96e:	ab08      	add	r3, sp, #32
 800d970:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800d974:	11ff      	asrs	r7, r7, #7
 800d976:	e7c8      	b.n	800d90a <__kernel_rem_pio2f+0x146>
 800d978:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d97c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d984:	da30      	bge.n	800d9e8 <__kernel_rem_pio2f+0x224>
 800d986:	2700      	movs	r7, #0
 800d988:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d98c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d990:	f040 809a 	bne.w	800dac8 <__kernel_rem_pio2f+0x304>
 800d994:	1e74      	subs	r4, r6, #1
 800d996:	46a4      	mov	ip, r4
 800d998:	2100      	movs	r1, #0
 800d99a:	45d4      	cmp	ip, sl
 800d99c:	da47      	bge.n	800da2e <__kernel_rem_pio2f+0x26a>
 800d99e:	2900      	cmp	r1, #0
 800d9a0:	d063      	beq.n	800da6a <__kernel_rem_pio2f+0x2a6>
 800d9a2:	ab08      	add	r3, sp, #32
 800d9a4:	3d08      	subs	r5, #8
 800d9a6:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d07f      	beq.n	800daae <__kernel_rem_pio2f+0x2ea>
 800d9ae:	4628      	mov	r0, r5
 800d9b0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d9b4:	f000 f978 	bl	800dca8 <scalbnf>
 800d9b8:	1c63      	adds	r3, r4, #1
 800d9ba:	aa44      	add	r2, sp, #272	; 0x110
 800d9bc:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800dac0 <__kernel_rem_pio2f+0x2fc>
 800d9c0:	0099      	lsls	r1, r3, #2
 800d9c2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d9c6:	4623      	mov	r3, r4
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	f280 80ad 	bge.w	800db28 <__kernel_rem_pio2f+0x364>
 800d9ce:	4623      	mov	r3, r4
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	f2c0 80cb 	blt.w	800db6c <__kernel_rem_pio2f+0x3a8>
 800d9d6:	aa44      	add	r2, sp, #272	; 0x110
 800d9d8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800d9dc:	4e36      	ldr	r6, [pc, #216]	; (800dab8 <__kernel_rem_pio2f+0x2f4>)
 800d9de:	eddf 7a39 	vldr	s15, [pc, #228]	; 800dac4 <__kernel_rem_pio2f+0x300>
 800d9e2:	2000      	movs	r0, #0
 800d9e4:	1ae2      	subs	r2, r4, r3
 800d9e6:	e0b6      	b.n	800db56 <__kernel_rem_pio2f+0x392>
 800d9e8:	2702      	movs	r7, #2
 800d9ea:	e790      	b.n	800d90e <__kernel_rem_pio2f+0x14a>
 800d9ec:	6820      	ldr	r0, [r4, #0]
 800d9ee:	b949      	cbnz	r1, 800da04 <__kernel_rem_pio2f+0x240>
 800d9f0:	b118      	cbz	r0, 800d9fa <__kernel_rem_pio2f+0x236>
 800d9f2:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800d9f6:	6020      	str	r0, [r4, #0]
 800d9f8:	2001      	movs	r0, #1
 800d9fa:	f10e 0e01 	add.w	lr, lr, #1
 800d9fe:	3404      	adds	r4, #4
 800da00:	4601      	mov	r1, r0
 800da02:	e789      	b.n	800d918 <__kernel_rem_pio2f+0x154>
 800da04:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800da08:	6020      	str	r0, [r4, #0]
 800da0a:	4608      	mov	r0, r1
 800da0c:	e7f5      	b.n	800d9fa <__kernel_rem_pio2f+0x236>
 800da0e:	1e74      	subs	r4, r6, #1
 800da10:	ab08      	add	r3, sp, #32
 800da12:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800da16:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800da1a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800da1e:	e783      	b.n	800d928 <__kernel_rem_pio2f+0x164>
 800da20:	1e74      	subs	r4, r6, #1
 800da22:	ab08      	add	r3, sp, #32
 800da24:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800da28:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800da2c:	e7f5      	b.n	800da1a <__kernel_rem_pio2f+0x256>
 800da2e:	ab08      	add	r3, sp, #32
 800da30:	f853 002c 	ldr.w	r0, [r3, ip, lsl #2]
 800da34:	f10c 3cff 	add.w	ip, ip, #4294967295
 800da38:	4301      	orrs	r1, r0
 800da3a:	e7ae      	b.n	800d99a <__kernel_rem_pio2f+0x1d6>
 800da3c:	3001      	adds	r0, #1
 800da3e:	f854 7d04 	ldr.w	r7, [r4, #-4]!
 800da42:	2f00      	cmp	r7, #0
 800da44:	d0fa      	beq.n	800da3c <__kernel_rem_pio2f+0x278>
 800da46:	9b06      	ldr	r3, [sp, #24]
 800da48:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800da4c:	eb0d 0403 	add.w	r4, sp, r3
 800da50:	9b01      	ldr	r3, [sp, #4]
 800da52:	18f7      	adds	r7, r6, r3
 800da54:	ab1c      	add	r3, sp, #112	; 0x70
 800da56:	f106 0c01 	add.w	ip, r6, #1
 800da5a:	3c4c      	subs	r4, #76	; 0x4c
 800da5c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800da60:	4430      	add	r0, r6
 800da62:	4560      	cmp	r0, ip
 800da64:	da04      	bge.n	800da70 <__kernel_rem_pio2f+0x2ac>
 800da66:	4606      	mov	r6, r0
 800da68:	e711      	b.n	800d88e <__kernel_rem_pio2f+0xca>
 800da6a:	9c05      	ldr	r4, [sp, #20]
 800da6c:	2001      	movs	r0, #1
 800da6e:	e7e6      	b.n	800da3e <__kernel_rem_pio2f+0x27a>
 800da70:	9b04      	ldr	r3, [sp, #16]
 800da72:	f8dd e008 	ldr.w	lr, [sp, #8]
 800da76:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800da7a:	9306      	str	r3, [sp, #24]
 800da7c:	ee07 3a90 	vmov	s15, r3
 800da80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da84:	2600      	movs	r6, #0
 800da86:	ece7 7a01 	vstmia	r7!, {s15}
 800da8a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800dac4 <__kernel_rem_pio2f+0x300>
 800da8e:	46b9      	mov	r9, r7
 800da90:	455e      	cmp	r6, fp
 800da92:	dd04      	ble.n	800da9e <__kernel_rem_pio2f+0x2da>
 800da94:	ece4 7a01 	vstmia	r4!, {s15}
 800da98:	f10c 0c01 	add.w	ip, ip, #1
 800da9c:	e7e1      	b.n	800da62 <__kernel_rem_pio2f+0x29e>
 800da9e:	ecfe 6a01 	vldmia	lr!, {s13}
 800daa2:	ed39 7a01 	vldmdb	r9!, {s14}
 800daa6:	3601      	adds	r6, #1
 800daa8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800daac:	e7f0      	b.n	800da90 <__kernel_rem_pio2f+0x2cc>
 800daae:	3c01      	subs	r4, #1
 800dab0:	e777      	b.n	800d9a2 <__kernel_rem_pio2f+0x1de>
 800dab2:	bf00      	nop
 800dab4:	08011234 	.word	0x08011234
 800dab8:	08011208 	.word	0x08011208
 800dabc:	43800000 	.word	0x43800000
 800dac0:	3b800000 	.word	0x3b800000
 800dac4:	00000000 	.word	0x00000000
 800dac8:	9b03      	ldr	r3, [sp, #12]
 800daca:	eeb0 0a48 	vmov.f32	s0, s16
 800dace:	1a98      	subs	r0, r3, r2
 800dad0:	f000 f8ea 	bl	800dca8 <scalbnf>
 800dad4:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800dabc <__kernel_rem_pio2f+0x2f8>
 800dad8:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800dadc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dae0:	db19      	blt.n	800db16 <__kernel_rem_pio2f+0x352>
 800dae2:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800dac0 <__kernel_rem_pio2f+0x2fc>
 800dae6:	ee60 7a27 	vmul.f32	s15, s0, s15
 800daea:	aa08      	add	r2, sp, #32
 800daec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800daf0:	1c74      	adds	r4, r6, #1
 800daf2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800daf6:	3508      	adds	r5, #8
 800daf8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800dafc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800db00:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800db04:	ee10 3a10 	vmov	r3, s0
 800db08:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800db0c:	ee17 3a90 	vmov	r3, s15
 800db10:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800db14:	e74b      	b.n	800d9ae <__kernel_rem_pio2f+0x1ea>
 800db16:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800db1a:	aa08      	add	r2, sp, #32
 800db1c:	ee10 3a10 	vmov	r3, s0
 800db20:	4634      	mov	r4, r6
 800db22:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800db26:	e742      	b.n	800d9ae <__kernel_rem_pio2f+0x1ea>
 800db28:	a808      	add	r0, sp, #32
 800db2a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800db2e:	9001      	str	r0, [sp, #4]
 800db30:	ee07 0a90 	vmov	s15, r0
 800db34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db38:	3b01      	subs	r3, #1
 800db3a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800db3e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800db42:	ed62 7a01 	vstmdb	r2!, {s15}
 800db46:	e73f      	b.n	800d9c8 <__kernel_rem_pio2f+0x204>
 800db48:	ecf6 6a01 	vldmia	r6!, {s13}
 800db4c:	ecb5 7a01 	vldmia	r5!, {s14}
 800db50:	eee6 7a87 	vfma.f32	s15, s13, s14
 800db54:	3001      	adds	r0, #1
 800db56:	4550      	cmp	r0, sl
 800db58:	dc01      	bgt.n	800db5e <__kernel_rem_pio2f+0x39a>
 800db5a:	4290      	cmp	r0, r2
 800db5c:	ddf4      	ble.n	800db48 <__kernel_rem_pio2f+0x384>
 800db5e:	a858      	add	r0, sp, #352	; 0x160
 800db60:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800db64:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 800db68:	3b01      	subs	r3, #1
 800db6a:	e731      	b.n	800d9d0 <__kernel_rem_pio2f+0x20c>
 800db6c:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800db6e:	2b02      	cmp	r3, #2
 800db70:	dc09      	bgt.n	800db86 <__kernel_rem_pio2f+0x3c2>
 800db72:	2b00      	cmp	r3, #0
 800db74:	dc2b      	bgt.n	800dbce <__kernel_rem_pio2f+0x40a>
 800db76:	d044      	beq.n	800dc02 <__kernel_rem_pio2f+0x43e>
 800db78:	f009 0007 	and.w	r0, r9, #7
 800db7c:	b059      	add	sp, #356	; 0x164
 800db7e:	ecbd 8b04 	vpop	{d8-d9}
 800db82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db86:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800db88:	2b03      	cmp	r3, #3
 800db8a:	d1f5      	bne.n	800db78 <__kernel_rem_pio2f+0x3b4>
 800db8c:	aa30      	add	r2, sp, #192	; 0xc0
 800db8e:	1f0b      	subs	r3, r1, #4
 800db90:	4413      	add	r3, r2
 800db92:	461a      	mov	r2, r3
 800db94:	4620      	mov	r0, r4
 800db96:	2800      	cmp	r0, #0
 800db98:	f1a2 0204 	sub.w	r2, r2, #4
 800db9c:	dc52      	bgt.n	800dc44 <__kernel_rem_pio2f+0x480>
 800db9e:	4622      	mov	r2, r4
 800dba0:	2a01      	cmp	r2, #1
 800dba2:	f1a3 0304 	sub.w	r3, r3, #4
 800dba6:	dc5d      	bgt.n	800dc64 <__kernel_rem_pio2f+0x4a0>
 800dba8:	ab30      	add	r3, sp, #192	; 0xc0
 800dbaa:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800dac4 <__kernel_rem_pio2f+0x300>
 800dbae:	440b      	add	r3, r1
 800dbb0:	2c01      	cmp	r4, #1
 800dbb2:	dc67      	bgt.n	800dc84 <__kernel_rem_pio2f+0x4c0>
 800dbb4:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800dbb8:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800dbbc:	2f00      	cmp	r7, #0
 800dbbe:	d167      	bne.n	800dc90 <__kernel_rem_pio2f+0x4cc>
 800dbc0:	edc8 6a00 	vstr	s13, [r8]
 800dbc4:	ed88 7a01 	vstr	s14, [r8, #4]
 800dbc8:	edc8 7a02 	vstr	s15, [r8, #8]
 800dbcc:	e7d4      	b.n	800db78 <__kernel_rem_pio2f+0x3b4>
 800dbce:	ab30      	add	r3, sp, #192	; 0xc0
 800dbd0:	ed1f 7a44 	vldr	s14, [pc, #-272]	; 800dac4 <__kernel_rem_pio2f+0x300>
 800dbd4:	440b      	add	r3, r1
 800dbd6:	4622      	mov	r2, r4
 800dbd8:	2a00      	cmp	r2, #0
 800dbda:	da24      	bge.n	800dc26 <__kernel_rem_pio2f+0x462>
 800dbdc:	b34f      	cbz	r7, 800dc32 <__kernel_rem_pio2f+0x46e>
 800dbde:	eef1 7a47 	vneg.f32	s15, s14
 800dbe2:	edc8 7a00 	vstr	s15, [r8]
 800dbe6:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800dbea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dbee:	aa31      	add	r2, sp, #196	; 0xc4
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	429c      	cmp	r4, r3
 800dbf4:	da20      	bge.n	800dc38 <__kernel_rem_pio2f+0x474>
 800dbf6:	b10f      	cbz	r7, 800dbfc <__kernel_rem_pio2f+0x438>
 800dbf8:	eef1 7a67 	vneg.f32	s15, s15
 800dbfc:	edc8 7a01 	vstr	s15, [r8, #4]
 800dc00:	e7ba      	b.n	800db78 <__kernel_rem_pio2f+0x3b4>
 800dc02:	ab30      	add	r3, sp, #192	; 0xc0
 800dc04:	ed5f 7a51 	vldr	s15, [pc, #-324]	; 800dac4 <__kernel_rem_pio2f+0x300>
 800dc08:	440b      	add	r3, r1
 800dc0a:	2c00      	cmp	r4, #0
 800dc0c:	da05      	bge.n	800dc1a <__kernel_rem_pio2f+0x456>
 800dc0e:	b10f      	cbz	r7, 800dc14 <__kernel_rem_pio2f+0x450>
 800dc10:	eef1 7a67 	vneg.f32	s15, s15
 800dc14:	edc8 7a00 	vstr	s15, [r8]
 800dc18:	e7ae      	b.n	800db78 <__kernel_rem_pio2f+0x3b4>
 800dc1a:	ed33 7a01 	vldmdb	r3!, {s14}
 800dc1e:	3c01      	subs	r4, #1
 800dc20:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc24:	e7f1      	b.n	800dc0a <__kernel_rem_pio2f+0x446>
 800dc26:	ed73 7a01 	vldmdb	r3!, {s15}
 800dc2a:	3a01      	subs	r2, #1
 800dc2c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dc30:	e7d2      	b.n	800dbd8 <__kernel_rem_pio2f+0x414>
 800dc32:	eef0 7a47 	vmov.f32	s15, s14
 800dc36:	e7d4      	b.n	800dbe2 <__kernel_rem_pio2f+0x41e>
 800dc38:	ecb2 7a01 	vldmia	r2!, {s14}
 800dc3c:	3301      	adds	r3, #1
 800dc3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc42:	e7d6      	b.n	800dbf2 <__kernel_rem_pio2f+0x42e>
 800dc44:	edd2 7a00 	vldr	s15, [r2]
 800dc48:	edd2 6a01 	vldr	s13, [r2, #4]
 800dc4c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dc50:	3801      	subs	r0, #1
 800dc52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc56:	ed82 7a00 	vstr	s14, [r2]
 800dc5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc5e:	edc2 7a01 	vstr	s15, [r2, #4]
 800dc62:	e798      	b.n	800db96 <__kernel_rem_pio2f+0x3d2>
 800dc64:	edd3 7a00 	vldr	s15, [r3]
 800dc68:	edd3 6a01 	vldr	s13, [r3, #4]
 800dc6c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dc70:	3a01      	subs	r2, #1
 800dc72:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc76:	ed83 7a00 	vstr	s14, [r3]
 800dc7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc7e:	edc3 7a01 	vstr	s15, [r3, #4]
 800dc82:	e78d      	b.n	800dba0 <__kernel_rem_pio2f+0x3dc>
 800dc84:	ed33 7a01 	vldmdb	r3!, {s14}
 800dc88:	3c01      	subs	r4, #1
 800dc8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc8e:	e78f      	b.n	800dbb0 <__kernel_rem_pio2f+0x3ec>
 800dc90:	eef1 6a66 	vneg.f32	s13, s13
 800dc94:	eeb1 7a47 	vneg.f32	s14, s14
 800dc98:	edc8 6a00 	vstr	s13, [r8]
 800dc9c:	ed88 7a01 	vstr	s14, [r8, #4]
 800dca0:	eef1 7a67 	vneg.f32	s15, s15
 800dca4:	e790      	b.n	800dbc8 <__kernel_rem_pio2f+0x404>
 800dca6:	bf00      	nop

0800dca8 <scalbnf>:
 800dca8:	ee10 3a10 	vmov	r3, s0
 800dcac:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800dcb0:	d02b      	beq.n	800dd0a <scalbnf+0x62>
 800dcb2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800dcb6:	d302      	bcc.n	800dcbe <scalbnf+0x16>
 800dcb8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dcbc:	4770      	bx	lr
 800dcbe:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800dcc2:	d123      	bne.n	800dd0c <scalbnf+0x64>
 800dcc4:	4b24      	ldr	r3, [pc, #144]	; (800dd58 <scalbnf+0xb0>)
 800dcc6:	eddf 7a25 	vldr	s15, [pc, #148]	; 800dd5c <scalbnf+0xb4>
 800dcca:	4298      	cmp	r0, r3
 800dccc:	ee20 0a27 	vmul.f32	s0, s0, s15
 800dcd0:	db17      	blt.n	800dd02 <scalbnf+0x5a>
 800dcd2:	ee10 3a10 	vmov	r3, s0
 800dcd6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800dcda:	3a19      	subs	r2, #25
 800dcdc:	f24c 3150 	movw	r1, #50000	; 0xc350
 800dce0:	4288      	cmp	r0, r1
 800dce2:	dd15      	ble.n	800dd10 <scalbnf+0x68>
 800dce4:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800dd60 <scalbnf+0xb8>
 800dce8:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800dd64 <scalbnf+0xbc>
 800dcec:	ee10 3a10 	vmov	r3, s0
 800dcf0:	eeb0 7a67 	vmov.f32	s14, s15
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	bfb8      	it	lt
 800dcf8:	eef0 7a66 	vmovlt.f32	s15, s13
 800dcfc:	ee27 0a87 	vmul.f32	s0, s15, s14
 800dd00:	4770      	bx	lr
 800dd02:	eddf 7a19 	vldr	s15, [pc, #100]	; 800dd68 <scalbnf+0xc0>
 800dd06:	ee27 0a80 	vmul.f32	s0, s15, s0
 800dd0a:	4770      	bx	lr
 800dd0c:	0dd2      	lsrs	r2, r2, #23
 800dd0e:	e7e5      	b.n	800dcdc <scalbnf+0x34>
 800dd10:	4410      	add	r0, r2
 800dd12:	28fe      	cmp	r0, #254	; 0xfe
 800dd14:	dce6      	bgt.n	800dce4 <scalbnf+0x3c>
 800dd16:	2800      	cmp	r0, #0
 800dd18:	dd06      	ble.n	800dd28 <scalbnf+0x80>
 800dd1a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dd1e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800dd22:	ee00 3a10 	vmov	s0, r3
 800dd26:	4770      	bx	lr
 800dd28:	f110 0f16 	cmn.w	r0, #22
 800dd2c:	da09      	bge.n	800dd42 <scalbnf+0x9a>
 800dd2e:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800dd68 <scalbnf+0xc0>
 800dd32:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800dd6c <scalbnf+0xc4>
 800dd36:	ee10 3a10 	vmov	r3, s0
 800dd3a:	eeb0 7a67 	vmov.f32	s14, s15
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	e7d9      	b.n	800dcf6 <scalbnf+0x4e>
 800dd42:	3019      	adds	r0, #25
 800dd44:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dd48:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800dd4c:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800dd70 <scalbnf+0xc8>
 800dd50:	ee07 3a90 	vmov	s15, r3
 800dd54:	e7d7      	b.n	800dd06 <scalbnf+0x5e>
 800dd56:	bf00      	nop
 800dd58:	ffff3cb0 	.word	0xffff3cb0
 800dd5c:	4c000000 	.word	0x4c000000
 800dd60:	7149f2ca 	.word	0x7149f2ca
 800dd64:	f149f2ca 	.word	0xf149f2ca
 800dd68:	0da24260 	.word	0x0da24260
 800dd6c:	8da24260 	.word	0x8da24260
 800dd70:	33000000 	.word	0x33000000
 800dd74:	00000000 	.word	0x00000000

0800dd78 <floor>:
 800dd78:	ec51 0b10 	vmov	r0, r1, d0
 800dd7c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dd80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd84:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800dd88:	2e13      	cmp	r6, #19
 800dd8a:	ee10 5a10 	vmov	r5, s0
 800dd8e:	ee10 8a10 	vmov	r8, s0
 800dd92:	460c      	mov	r4, r1
 800dd94:	dc31      	bgt.n	800ddfa <floor+0x82>
 800dd96:	2e00      	cmp	r6, #0
 800dd98:	da14      	bge.n	800ddc4 <floor+0x4c>
 800dd9a:	a333      	add	r3, pc, #204	; (adr r3, 800de68 <floor+0xf0>)
 800dd9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda0:	f7f2 fa6c 	bl	800027c <__adddf3>
 800dda4:	2200      	movs	r2, #0
 800dda6:	2300      	movs	r3, #0
 800dda8:	f7f2 feae 	bl	8000b08 <__aeabi_dcmpgt>
 800ddac:	b138      	cbz	r0, 800ddbe <floor+0x46>
 800ddae:	2c00      	cmp	r4, #0
 800ddb0:	da53      	bge.n	800de5a <floor+0xe2>
 800ddb2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800ddb6:	4325      	orrs	r5, r4
 800ddb8:	d052      	beq.n	800de60 <floor+0xe8>
 800ddba:	4c2d      	ldr	r4, [pc, #180]	; (800de70 <floor+0xf8>)
 800ddbc:	2500      	movs	r5, #0
 800ddbe:	4621      	mov	r1, r4
 800ddc0:	4628      	mov	r0, r5
 800ddc2:	e024      	b.n	800de0e <floor+0x96>
 800ddc4:	4f2b      	ldr	r7, [pc, #172]	; (800de74 <floor+0xfc>)
 800ddc6:	4137      	asrs	r7, r6
 800ddc8:	ea01 0307 	and.w	r3, r1, r7
 800ddcc:	4303      	orrs	r3, r0
 800ddce:	d01e      	beq.n	800de0e <floor+0x96>
 800ddd0:	a325      	add	r3, pc, #148	; (adr r3, 800de68 <floor+0xf0>)
 800ddd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd6:	f7f2 fa51 	bl	800027c <__adddf3>
 800ddda:	2200      	movs	r2, #0
 800dddc:	2300      	movs	r3, #0
 800ddde:	f7f2 fe93 	bl	8000b08 <__aeabi_dcmpgt>
 800dde2:	2800      	cmp	r0, #0
 800dde4:	d0eb      	beq.n	800ddbe <floor+0x46>
 800dde6:	2c00      	cmp	r4, #0
 800dde8:	bfbe      	ittt	lt
 800ddea:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ddee:	4133      	asrlt	r3, r6
 800ddf0:	18e4      	addlt	r4, r4, r3
 800ddf2:	ea24 0407 	bic.w	r4, r4, r7
 800ddf6:	2500      	movs	r5, #0
 800ddf8:	e7e1      	b.n	800ddbe <floor+0x46>
 800ddfa:	2e33      	cmp	r6, #51	; 0x33
 800ddfc:	dd0b      	ble.n	800de16 <floor+0x9e>
 800ddfe:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800de02:	d104      	bne.n	800de0e <floor+0x96>
 800de04:	ee10 2a10 	vmov	r2, s0
 800de08:	460b      	mov	r3, r1
 800de0a:	f7f2 fa37 	bl	800027c <__adddf3>
 800de0e:	ec41 0b10 	vmov	d0, r0, r1
 800de12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de16:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800de1a:	f04f 37ff 	mov.w	r7, #4294967295
 800de1e:	40df      	lsrs	r7, r3
 800de20:	4238      	tst	r0, r7
 800de22:	d0f4      	beq.n	800de0e <floor+0x96>
 800de24:	a310      	add	r3, pc, #64	; (adr r3, 800de68 <floor+0xf0>)
 800de26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de2a:	f7f2 fa27 	bl	800027c <__adddf3>
 800de2e:	2200      	movs	r2, #0
 800de30:	2300      	movs	r3, #0
 800de32:	f7f2 fe69 	bl	8000b08 <__aeabi_dcmpgt>
 800de36:	2800      	cmp	r0, #0
 800de38:	d0c1      	beq.n	800ddbe <floor+0x46>
 800de3a:	2c00      	cmp	r4, #0
 800de3c:	da0a      	bge.n	800de54 <floor+0xdc>
 800de3e:	2e14      	cmp	r6, #20
 800de40:	d101      	bne.n	800de46 <floor+0xce>
 800de42:	3401      	adds	r4, #1
 800de44:	e006      	b.n	800de54 <floor+0xdc>
 800de46:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800de4a:	2301      	movs	r3, #1
 800de4c:	40b3      	lsls	r3, r6
 800de4e:	441d      	add	r5, r3
 800de50:	45a8      	cmp	r8, r5
 800de52:	d8f6      	bhi.n	800de42 <floor+0xca>
 800de54:	ea25 0507 	bic.w	r5, r5, r7
 800de58:	e7b1      	b.n	800ddbe <floor+0x46>
 800de5a:	2500      	movs	r5, #0
 800de5c:	462c      	mov	r4, r5
 800de5e:	e7ae      	b.n	800ddbe <floor+0x46>
 800de60:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800de64:	e7ab      	b.n	800ddbe <floor+0x46>
 800de66:	bf00      	nop
 800de68:	8800759c 	.word	0x8800759c
 800de6c:	7e37e43c 	.word	0x7e37e43c
 800de70:	bff00000 	.word	0xbff00000
 800de74:	000fffff 	.word	0x000fffff

0800de78 <floorf>:
 800de78:	ee10 3a10 	vmov	r3, s0
 800de7c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800de80:	3a7f      	subs	r2, #127	; 0x7f
 800de82:	2a16      	cmp	r2, #22
 800de84:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800de88:	dc2a      	bgt.n	800dee0 <floorf+0x68>
 800de8a:	2a00      	cmp	r2, #0
 800de8c:	da11      	bge.n	800deb2 <floorf+0x3a>
 800de8e:	eddf 7a18 	vldr	s15, [pc, #96]	; 800def0 <floorf+0x78>
 800de92:	ee30 0a27 	vadd.f32	s0, s0, s15
 800de96:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800de9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de9e:	dd05      	ble.n	800deac <floorf+0x34>
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	da23      	bge.n	800deec <floorf+0x74>
 800dea4:	4a13      	ldr	r2, [pc, #76]	; (800def4 <floorf+0x7c>)
 800dea6:	2900      	cmp	r1, #0
 800dea8:	bf18      	it	ne
 800deaa:	4613      	movne	r3, r2
 800deac:	ee00 3a10 	vmov	s0, r3
 800deb0:	4770      	bx	lr
 800deb2:	4911      	ldr	r1, [pc, #68]	; (800def8 <floorf+0x80>)
 800deb4:	4111      	asrs	r1, r2
 800deb6:	420b      	tst	r3, r1
 800deb8:	d0fa      	beq.n	800deb0 <floorf+0x38>
 800deba:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800def0 <floorf+0x78>
 800debe:	ee30 0a27 	vadd.f32	s0, s0, s15
 800dec2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800dec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800deca:	ddef      	ble.n	800deac <floorf+0x34>
 800decc:	2b00      	cmp	r3, #0
 800dece:	bfbe      	ittt	lt
 800ded0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800ded4:	fa40 f202 	asrlt.w	r2, r0, r2
 800ded8:	189b      	addlt	r3, r3, r2
 800deda:	ea23 0301 	bic.w	r3, r3, r1
 800dede:	e7e5      	b.n	800deac <floorf+0x34>
 800dee0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800dee4:	d3e4      	bcc.n	800deb0 <floorf+0x38>
 800dee6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800deea:	4770      	bx	lr
 800deec:	2300      	movs	r3, #0
 800deee:	e7dd      	b.n	800deac <floorf+0x34>
 800def0:	7149f2ca 	.word	0x7149f2ca
 800def4:	bf800000 	.word	0xbf800000
 800def8:	007fffff 	.word	0x007fffff

0800defc <sulp>:
 800defc:	b570      	push	{r4, r5, r6, lr}
 800defe:	4604      	mov	r4, r0
 800df00:	460d      	mov	r5, r1
 800df02:	ec45 4b10 	vmov	d0, r4, r5
 800df06:	4616      	mov	r6, r2
 800df08:	f001 ff82 	bl	800fe10 <__ulp>
 800df0c:	ec51 0b10 	vmov	r0, r1, d0
 800df10:	b17e      	cbz	r6, 800df32 <sulp+0x36>
 800df12:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800df16:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	dd09      	ble.n	800df32 <sulp+0x36>
 800df1e:	051b      	lsls	r3, r3, #20
 800df20:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800df24:	2400      	movs	r4, #0
 800df26:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800df2a:	4622      	mov	r2, r4
 800df2c:	462b      	mov	r3, r5
 800df2e:	f7f2 fb5b 	bl	80005e8 <__aeabi_dmul>
 800df32:	bd70      	pop	{r4, r5, r6, pc}
 800df34:	0000      	movs	r0, r0
	...

0800df38 <_strtod_l>:
 800df38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df3c:	ed2d 8b02 	vpush	{d8}
 800df40:	b09b      	sub	sp, #108	; 0x6c
 800df42:	4604      	mov	r4, r0
 800df44:	9213      	str	r2, [sp, #76]	; 0x4c
 800df46:	2200      	movs	r2, #0
 800df48:	9216      	str	r2, [sp, #88]	; 0x58
 800df4a:	460d      	mov	r5, r1
 800df4c:	f04f 0800 	mov.w	r8, #0
 800df50:	f04f 0900 	mov.w	r9, #0
 800df54:	460a      	mov	r2, r1
 800df56:	9215      	str	r2, [sp, #84]	; 0x54
 800df58:	7811      	ldrb	r1, [r2, #0]
 800df5a:	292b      	cmp	r1, #43	; 0x2b
 800df5c:	d04c      	beq.n	800dff8 <_strtod_l+0xc0>
 800df5e:	d83a      	bhi.n	800dfd6 <_strtod_l+0x9e>
 800df60:	290d      	cmp	r1, #13
 800df62:	d834      	bhi.n	800dfce <_strtod_l+0x96>
 800df64:	2908      	cmp	r1, #8
 800df66:	d834      	bhi.n	800dfd2 <_strtod_l+0x9a>
 800df68:	2900      	cmp	r1, #0
 800df6a:	d03d      	beq.n	800dfe8 <_strtod_l+0xb0>
 800df6c:	2200      	movs	r2, #0
 800df6e:	920a      	str	r2, [sp, #40]	; 0x28
 800df70:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800df72:	7832      	ldrb	r2, [r6, #0]
 800df74:	2a30      	cmp	r2, #48	; 0x30
 800df76:	f040 80b4 	bne.w	800e0e2 <_strtod_l+0x1aa>
 800df7a:	7872      	ldrb	r2, [r6, #1]
 800df7c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800df80:	2a58      	cmp	r2, #88	; 0x58
 800df82:	d170      	bne.n	800e066 <_strtod_l+0x12e>
 800df84:	9302      	str	r3, [sp, #8]
 800df86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df88:	9301      	str	r3, [sp, #4]
 800df8a:	ab16      	add	r3, sp, #88	; 0x58
 800df8c:	9300      	str	r3, [sp, #0]
 800df8e:	4a8e      	ldr	r2, [pc, #568]	; (800e1c8 <_strtod_l+0x290>)
 800df90:	ab17      	add	r3, sp, #92	; 0x5c
 800df92:	a915      	add	r1, sp, #84	; 0x54
 800df94:	4620      	mov	r0, r4
 800df96:	f001 f821 	bl	800efdc <__gethex>
 800df9a:	f010 070f 	ands.w	r7, r0, #15
 800df9e:	4605      	mov	r5, r0
 800dfa0:	d005      	beq.n	800dfae <_strtod_l+0x76>
 800dfa2:	2f06      	cmp	r7, #6
 800dfa4:	d12a      	bne.n	800dffc <_strtod_l+0xc4>
 800dfa6:	3601      	adds	r6, #1
 800dfa8:	2300      	movs	r3, #0
 800dfaa:	9615      	str	r6, [sp, #84]	; 0x54
 800dfac:	930a      	str	r3, [sp, #40]	; 0x28
 800dfae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	f040 857f 	bne.w	800eab4 <_strtod_l+0xb7c>
 800dfb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfb8:	b1db      	cbz	r3, 800dff2 <_strtod_l+0xba>
 800dfba:	4642      	mov	r2, r8
 800dfbc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800dfc0:	ec43 2b10 	vmov	d0, r2, r3
 800dfc4:	b01b      	add	sp, #108	; 0x6c
 800dfc6:	ecbd 8b02 	vpop	{d8}
 800dfca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfce:	2920      	cmp	r1, #32
 800dfd0:	d1cc      	bne.n	800df6c <_strtod_l+0x34>
 800dfd2:	3201      	adds	r2, #1
 800dfd4:	e7bf      	b.n	800df56 <_strtod_l+0x1e>
 800dfd6:	292d      	cmp	r1, #45	; 0x2d
 800dfd8:	d1c8      	bne.n	800df6c <_strtod_l+0x34>
 800dfda:	2101      	movs	r1, #1
 800dfdc:	910a      	str	r1, [sp, #40]	; 0x28
 800dfde:	1c51      	adds	r1, r2, #1
 800dfe0:	9115      	str	r1, [sp, #84]	; 0x54
 800dfe2:	7852      	ldrb	r2, [r2, #1]
 800dfe4:	2a00      	cmp	r2, #0
 800dfe6:	d1c3      	bne.n	800df70 <_strtod_l+0x38>
 800dfe8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dfea:	9515      	str	r5, [sp, #84]	; 0x54
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	f040 855f 	bne.w	800eab0 <_strtod_l+0xb78>
 800dff2:	4642      	mov	r2, r8
 800dff4:	464b      	mov	r3, r9
 800dff6:	e7e3      	b.n	800dfc0 <_strtod_l+0x88>
 800dff8:	2100      	movs	r1, #0
 800dffa:	e7ef      	b.n	800dfdc <_strtod_l+0xa4>
 800dffc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800dffe:	b13a      	cbz	r2, 800e010 <_strtod_l+0xd8>
 800e000:	2135      	movs	r1, #53	; 0x35
 800e002:	a818      	add	r0, sp, #96	; 0x60
 800e004:	f002 f801 	bl	801000a <__copybits>
 800e008:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e00a:	4620      	mov	r0, r4
 800e00c:	f001 fbd4 	bl	800f7b8 <_Bfree>
 800e010:	3f01      	subs	r7, #1
 800e012:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e014:	2f04      	cmp	r7, #4
 800e016:	d806      	bhi.n	800e026 <_strtod_l+0xee>
 800e018:	e8df f007 	tbb	[pc, r7]
 800e01c:	201d0314 	.word	0x201d0314
 800e020:	14          	.byte	0x14
 800e021:	00          	.byte	0x00
 800e022:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800e026:	05e9      	lsls	r1, r5, #23
 800e028:	bf48      	it	mi
 800e02a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800e02e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e032:	0d1b      	lsrs	r3, r3, #20
 800e034:	051b      	lsls	r3, r3, #20
 800e036:	2b00      	cmp	r3, #0
 800e038:	d1b9      	bne.n	800dfae <_strtod_l+0x76>
 800e03a:	f000 fedf 	bl	800edfc <__errno>
 800e03e:	2322      	movs	r3, #34	; 0x22
 800e040:	6003      	str	r3, [r0, #0]
 800e042:	e7b4      	b.n	800dfae <_strtod_l+0x76>
 800e044:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800e048:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e04c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e050:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800e054:	e7e7      	b.n	800e026 <_strtod_l+0xee>
 800e056:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800e1d0 <_strtod_l+0x298>
 800e05a:	e7e4      	b.n	800e026 <_strtod_l+0xee>
 800e05c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800e060:	f04f 38ff 	mov.w	r8, #4294967295
 800e064:	e7df      	b.n	800e026 <_strtod_l+0xee>
 800e066:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e068:	1c5a      	adds	r2, r3, #1
 800e06a:	9215      	str	r2, [sp, #84]	; 0x54
 800e06c:	785b      	ldrb	r3, [r3, #1]
 800e06e:	2b30      	cmp	r3, #48	; 0x30
 800e070:	d0f9      	beq.n	800e066 <_strtod_l+0x12e>
 800e072:	2b00      	cmp	r3, #0
 800e074:	d09b      	beq.n	800dfae <_strtod_l+0x76>
 800e076:	2301      	movs	r3, #1
 800e078:	f04f 0a00 	mov.w	sl, #0
 800e07c:	9304      	str	r3, [sp, #16]
 800e07e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e080:	930b      	str	r3, [sp, #44]	; 0x2c
 800e082:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e086:	46d3      	mov	fp, sl
 800e088:	220a      	movs	r2, #10
 800e08a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800e08c:	7806      	ldrb	r6, [r0, #0]
 800e08e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e092:	b2d9      	uxtb	r1, r3
 800e094:	2909      	cmp	r1, #9
 800e096:	d926      	bls.n	800e0e6 <_strtod_l+0x1ae>
 800e098:	494c      	ldr	r1, [pc, #304]	; (800e1cc <_strtod_l+0x294>)
 800e09a:	2201      	movs	r2, #1
 800e09c:	f000 fe55 	bl	800ed4a <strncmp>
 800e0a0:	2800      	cmp	r0, #0
 800e0a2:	d030      	beq.n	800e106 <_strtod_l+0x1ce>
 800e0a4:	2000      	movs	r0, #0
 800e0a6:	4632      	mov	r2, r6
 800e0a8:	9005      	str	r0, [sp, #20]
 800e0aa:	465e      	mov	r6, fp
 800e0ac:	4603      	mov	r3, r0
 800e0ae:	2a65      	cmp	r2, #101	; 0x65
 800e0b0:	d001      	beq.n	800e0b6 <_strtod_l+0x17e>
 800e0b2:	2a45      	cmp	r2, #69	; 0x45
 800e0b4:	d113      	bne.n	800e0de <_strtod_l+0x1a6>
 800e0b6:	b91e      	cbnz	r6, 800e0c0 <_strtod_l+0x188>
 800e0b8:	9a04      	ldr	r2, [sp, #16]
 800e0ba:	4302      	orrs	r2, r0
 800e0bc:	d094      	beq.n	800dfe8 <_strtod_l+0xb0>
 800e0be:	2600      	movs	r6, #0
 800e0c0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800e0c2:	1c6a      	adds	r2, r5, #1
 800e0c4:	9215      	str	r2, [sp, #84]	; 0x54
 800e0c6:	786a      	ldrb	r2, [r5, #1]
 800e0c8:	2a2b      	cmp	r2, #43	; 0x2b
 800e0ca:	d074      	beq.n	800e1b6 <_strtod_l+0x27e>
 800e0cc:	2a2d      	cmp	r2, #45	; 0x2d
 800e0ce:	d078      	beq.n	800e1c2 <_strtod_l+0x28a>
 800e0d0:	f04f 0c00 	mov.w	ip, #0
 800e0d4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e0d8:	2909      	cmp	r1, #9
 800e0da:	d97f      	bls.n	800e1dc <_strtod_l+0x2a4>
 800e0dc:	9515      	str	r5, [sp, #84]	; 0x54
 800e0de:	2700      	movs	r7, #0
 800e0e0:	e09e      	b.n	800e220 <_strtod_l+0x2e8>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	e7c8      	b.n	800e078 <_strtod_l+0x140>
 800e0e6:	f1bb 0f08 	cmp.w	fp, #8
 800e0ea:	bfd8      	it	le
 800e0ec:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800e0ee:	f100 0001 	add.w	r0, r0, #1
 800e0f2:	bfda      	itte	le
 800e0f4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e0f8:	9309      	strle	r3, [sp, #36]	; 0x24
 800e0fa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800e0fe:	f10b 0b01 	add.w	fp, fp, #1
 800e102:	9015      	str	r0, [sp, #84]	; 0x54
 800e104:	e7c1      	b.n	800e08a <_strtod_l+0x152>
 800e106:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e108:	1c5a      	adds	r2, r3, #1
 800e10a:	9215      	str	r2, [sp, #84]	; 0x54
 800e10c:	785a      	ldrb	r2, [r3, #1]
 800e10e:	f1bb 0f00 	cmp.w	fp, #0
 800e112:	d037      	beq.n	800e184 <_strtod_l+0x24c>
 800e114:	9005      	str	r0, [sp, #20]
 800e116:	465e      	mov	r6, fp
 800e118:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e11c:	2b09      	cmp	r3, #9
 800e11e:	d912      	bls.n	800e146 <_strtod_l+0x20e>
 800e120:	2301      	movs	r3, #1
 800e122:	e7c4      	b.n	800e0ae <_strtod_l+0x176>
 800e124:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e126:	1c5a      	adds	r2, r3, #1
 800e128:	9215      	str	r2, [sp, #84]	; 0x54
 800e12a:	785a      	ldrb	r2, [r3, #1]
 800e12c:	3001      	adds	r0, #1
 800e12e:	2a30      	cmp	r2, #48	; 0x30
 800e130:	d0f8      	beq.n	800e124 <_strtod_l+0x1ec>
 800e132:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e136:	2b08      	cmp	r3, #8
 800e138:	f200 84c1 	bhi.w	800eabe <_strtod_l+0xb86>
 800e13c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e13e:	9005      	str	r0, [sp, #20]
 800e140:	2000      	movs	r0, #0
 800e142:	930b      	str	r3, [sp, #44]	; 0x2c
 800e144:	4606      	mov	r6, r0
 800e146:	3a30      	subs	r2, #48	; 0x30
 800e148:	f100 0301 	add.w	r3, r0, #1
 800e14c:	d014      	beq.n	800e178 <_strtod_l+0x240>
 800e14e:	9905      	ldr	r1, [sp, #20]
 800e150:	4419      	add	r1, r3
 800e152:	9105      	str	r1, [sp, #20]
 800e154:	4633      	mov	r3, r6
 800e156:	eb00 0c06 	add.w	ip, r0, r6
 800e15a:	210a      	movs	r1, #10
 800e15c:	4563      	cmp	r3, ip
 800e15e:	d113      	bne.n	800e188 <_strtod_l+0x250>
 800e160:	1833      	adds	r3, r6, r0
 800e162:	2b08      	cmp	r3, #8
 800e164:	f106 0601 	add.w	r6, r6, #1
 800e168:	4406      	add	r6, r0
 800e16a:	dc1a      	bgt.n	800e1a2 <_strtod_l+0x26a>
 800e16c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e16e:	230a      	movs	r3, #10
 800e170:	fb03 2301 	mla	r3, r3, r1, r2
 800e174:	9309      	str	r3, [sp, #36]	; 0x24
 800e176:	2300      	movs	r3, #0
 800e178:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e17a:	1c51      	adds	r1, r2, #1
 800e17c:	9115      	str	r1, [sp, #84]	; 0x54
 800e17e:	7852      	ldrb	r2, [r2, #1]
 800e180:	4618      	mov	r0, r3
 800e182:	e7c9      	b.n	800e118 <_strtod_l+0x1e0>
 800e184:	4658      	mov	r0, fp
 800e186:	e7d2      	b.n	800e12e <_strtod_l+0x1f6>
 800e188:	2b08      	cmp	r3, #8
 800e18a:	f103 0301 	add.w	r3, r3, #1
 800e18e:	dc03      	bgt.n	800e198 <_strtod_l+0x260>
 800e190:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800e192:	434f      	muls	r7, r1
 800e194:	9709      	str	r7, [sp, #36]	; 0x24
 800e196:	e7e1      	b.n	800e15c <_strtod_l+0x224>
 800e198:	2b10      	cmp	r3, #16
 800e19a:	bfd8      	it	le
 800e19c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800e1a0:	e7dc      	b.n	800e15c <_strtod_l+0x224>
 800e1a2:	2e10      	cmp	r6, #16
 800e1a4:	bfdc      	itt	le
 800e1a6:	230a      	movle	r3, #10
 800e1a8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800e1ac:	e7e3      	b.n	800e176 <_strtod_l+0x23e>
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	9305      	str	r3, [sp, #20]
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	e780      	b.n	800e0b8 <_strtod_l+0x180>
 800e1b6:	f04f 0c00 	mov.w	ip, #0
 800e1ba:	1caa      	adds	r2, r5, #2
 800e1bc:	9215      	str	r2, [sp, #84]	; 0x54
 800e1be:	78aa      	ldrb	r2, [r5, #2]
 800e1c0:	e788      	b.n	800e0d4 <_strtod_l+0x19c>
 800e1c2:	f04f 0c01 	mov.w	ip, #1
 800e1c6:	e7f8      	b.n	800e1ba <_strtod_l+0x282>
 800e1c8:	08011250 	.word	0x08011250
 800e1cc:	08011240 	.word	0x08011240
 800e1d0:	7ff00000 	.word	0x7ff00000
 800e1d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e1d6:	1c51      	adds	r1, r2, #1
 800e1d8:	9115      	str	r1, [sp, #84]	; 0x54
 800e1da:	7852      	ldrb	r2, [r2, #1]
 800e1dc:	2a30      	cmp	r2, #48	; 0x30
 800e1de:	d0f9      	beq.n	800e1d4 <_strtod_l+0x29c>
 800e1e0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e1e4:	2908      	cmp	r1, #8
 800e1e6:	f63f af7a 	bhi.w	800e0de <_strtod_l+0x1a6>
 800e1ea:	3a30      	subs	r2, #48	; 0x30
 800e1ec:	9208      	str	r2, [sp, #32]
 800e1ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e1f0:	920c      	str	r2, [sp, #48]	; 0x30
 800e1f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e1f4:	1c57      	adds	r7, r2, #1
 800e1f6:	9715      	str	r7, [sp, #84]	; 0x54
 800e1f8:	7852      	ldrb	r2, [r2, #1]
 800e1fa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e1fe:	f1be 0f09 	cmp.w	lr, #9
 800e202:	d938      	bls.n	800e276 <_strtod_l+0x33e>
 800e204:	990c      	ldr	r1, [sp, #48]	; 0x30
 800e206:	1a7f      	subs	r7, r7, r1
 800e208:	2f08      	cmp	r7, #8
 800e20a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800e20e:	dc03      	bgt.n	800e218 <_strtod_l+0x2e0>
 800e210:	9908      	ldr	r1, [sp, #32]
 800e212:	428f      	cmp	r7, r1
 800e214:	bfa8      	it	ge
 800e216:	460f      	movge	r7, r1
 800e218:	f1bc 0f00 	cmp.w	ip, #0
 800e21c:	d000      	beq.n	800e220 <_strtod_l+0x2e8>
 800e21e:	427f      	negs	r7, r7
 800e220:	2e00      	cmp	r6, #0
 800e222:	d14f      	bne.n	800e2c4 <_strtod_l+0x38c>
 800e224:	9904      	ldr	r1, [sp, #16]
 800e226:	4301      	orrs	r1, r0
 800e228:	f47f aec1 	bne.w	800dfae <_strtod_l+0x76>
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	f47f aedb 	bne.w	800dfe8 <_strtod_l+0xb0>
 800e232:	2a69      	cmp	r2, #105	; 0x69
 800e234:	d029      	beq.n	800e28a <_strtod_l+0x352>
 800e236:	dc26      	bgt.n	800e286 <_strtod_l+0x34e>
 800e238:	2a49      	cmp	r2, #73	; 0x49
 800e23a:	d026      	beq.n	800e28a <_strtod_l+0x352>
 800e23c:	2a4e      	cmp	r2, #78	; 0x4e
 800e23e:	f47f aed3 	bne.w	800dfe8 <_strtod_l+0xb0>
 800e242:	499b      	ldr	r1, [pc, #620]	; (800e4b0 <_strtod_l+0x578>)
 800e244:	a815      	add	r0, sp, #84	; 0x54
 800e246:	f001 f909 	bl	800f45c <__match>
 800e24a:	2800      	cmp	r0, #0
 800e24c:	f43f aecc 	beq.w	800dfe8 <_strtod_l+0xb0>
 800e250:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e252:	781b      	ldrb	r3, [r3, #0]
 800e254:	2b28      	cmp	r3, #40	; 0x28
 800e256:	d12f      	bne.n	800e2b8 <_strtod_l+0x380>
 800e258:	4996      	ldr	r1, [pc, #600]	; (800e4b4 <_strtod_l+0x57c>)
 800e25a:	aa18      	add	r2, sp, #96	; 0x60
 800e25c:	a815      	add	r0, sp, #84	; 0x54
 800e25e:	f001 f911 	bl	800f484 <__hexnan>
 800e262:	2805      	cmp	r0, #5
 800e264:	d128      	bne.n	800e2b8 <_strtod_l+0x380>
 800e266:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e268:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800e26c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800e270:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800e274:	e69b      	b.n	800dfae <_strtod_l+0x76>
 800e276:	9f08      	ldr	r7, [sp, #32]
 800e278:	210a      	movs	r1, #10
 800e27a:	fb01 2107 	mla	r1, r1, r7, r2
 800e27e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800e282:	9208      	str	r2, [sp, #32]
 800e284:	e7b5      	b.n	800e1f2 <_strtod_l+0x2ba>
 800e286:	2a6e      	cmp	r2, #110	; 0x6e
 800e288:	e7d9      	b.n	800e23e <_strtod_l+0x306>
 800e28a:	498b      	ldr	r1, [pc, #556]	; (800e4b8 <_strtod_l+0x580>)
 800e28c:	a815      	add	r0, sp, #84	; 0x54
 800e28e:	f001 f8e5 	bl	800f45c <__match>
 800e292:	2800      	cmp	r0, #0
 800e294:	f43f aea8 	beq.w	800dfe8 <_strtod_l+0xb0>
 800e298:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e29a:	4988      	ldr	r1, [pc, #544]	; (800e4bc <_strtod_l+0x584>)
 800e29c:	3b01      	subs	r3, #1
 800e29e:	a815      	add	r0, sp, #84	; 0x54
 800e2a0:	9315      	str	r3, [sp, #84]	; 0x54
 800e2a2:	f001 f8db 	bl	800f45c <__match>
 800e2a6:	b910      	cbnz	r0, 800e2ae <_strtod_l+0x376>
 800e2a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e2aa:	3301      	adds	r3, #1
 800e2ac:	9315      	str	r3, [sp, #84]	; 0x54
 800e2ae:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800e4cc <_strtod_l+0x594>
 800e2b2:	f04f 0800 	mov.w	r8, #0
 800e2b6:	e67a      	b.n	800dfae <_strtod_l+0x76>
 800e2b8:	4881      	ldr	r0, [pc, #516]	; (800e4c0 <_strtod_l+0x588>)
 800e2ba:	f7fc fc09 	bl	800aad0 <nan>
 800e2be:	ec59 8b10 	vmov	r8, r9, d0
 800e2c2:	e674      	b.n	800dfae <_strtod_l+0x76>
 800e2c4:	9b05      	ldr	r3, [sp, #20]
 800e2c6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2c8:	1afb      	subs	r3, r7, r3
 800e2ca:	f1bb 0f00 	cmp.w	fp, #0
 800e2ce:	bf08      	it	eq
 800e2d0:	46b3      	moveq	fp, r6
 800e2d2:	2e10      	cmp	r6, #16
 800e2d4:	9308      	str	r3, [sp, #32]
 800e2d6:	4635      	mov	r5, r6
 800e2d8:	bfa8      	it	ge
 800e2da:	2510      	movge	r5, #16
 800e2dc:	f7f2 f90a 	bl	80004f4 <__aeabi_ui2d>
 800e2e0:	2e09      	cmp	r6, #9
 800e2e2:	4680      	mov	r8, r0
 800e2e4:	4689      	mov	r9, r1
 800e2e6:	dd13      	ble.n	800e310 <_strtod_l+0x3d8>
 800e2e8:	4b76      	ldr	r3, [pc, #472]	; (800e4c4 <_strtod_l+0x58c>)
 800e2ea:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e2ee:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e2f2:	f7f2 f979 	bl	80005e8 <__aeabi_dmul>
 800e2f6:	4680      	mov	r8, r0
 800e2f8:	4650      	mov	r0, sl
 800e2fa:	4689      	mov	r9, r1
 800e2fc:	f7f2 f8fa 	bl	80004f4 <__aeabi_ui2d>
 800e300:	4602      	mov	r2, r0
 800e302:	460b      	mov	r3, r1
 800e304:	4640      	mov	r0, r8
 800e306:	4649      	mov	r1, r9
 800e308:	f7f1 ffb8 	bl	800027c <__adddf3>
 800e30c:	4680      	mov	r8, r0
 800e30e:	4689      	mov	r9, r1
 800e310:	2e0f      	cmp	r6, #15
 800e312:	dc38      	bgt.n	800e386 <_strtod_l+0x44e>
 800e314:	9b08      	ldr	r3, [sp, #32]
 800e316:	2b00      	cmp	r3, #0
 800e318:	f43f ae49 	beq.w	800dfae <_strtod_l+0x76>
 800e31c:	dd24      	ble.n	800e368 <_strtod_l+0x430>
 800e31e:	2b16      	cmp	r3, #22
 800e320:	dc0b      	bgt.n	800e33a <_strtod_l+0x402>
 800e322:	4968      	ldr	r1, [pc, #416]	; (800e4c4 <_strtod_l+0x58c>)
 800e324:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e328:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e32c:	4642      	mov	r2, r8
 800e32e:	464b      	mov	r3, r9
 800e330:	f7f2 f95a 	bl	80005e8 <__aeabi_dmul>
 800e334:	4680      	mov	r8, r0
 800e336:	4689      	mov	r9, r1
 800e338:	e639      	b.n	800dfae <_strtod_l+0x76>
 800e33a:	9a08      	ldr	r2, [sp, #32]
 800e33c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800e340:	4293      	cmp	r3, r2
 800e342:	db20      	blt.n	800e386 <_strtod_l+0x44e>
 800e344:	4c5f      	ldr	r4, [pc, #380]	; (800e4c4 <_strtod_l+0x58c>)
 800e346:	f1c6 060f 	rsb	r6, r6, #15
 800e34a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800e34e:	4642      	mov	r2, r8
 800e350:	464b      	mov	r3, r9
 800e352:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e356:	f7f2 f947 	bl	80005e8 <__aeabi_dmul>
 800e35a:	9b08      	ldr	r3, [sp, #32]
 800e35c:	1b9e      	subs	r6, r3, r6
 800e35e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800e362:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e366:	e7e3      	b.n	800e330 <_strtod_l+0x3f8>
 800e368:	9b08      	ldr	r3, [sp, #32]
 800e36a:	3316      	adds	r3, #22
 800e36c:	db0b      	blt.n	800e386 <_strtod_l+0x44e>
 800e36e:	9b05      	ldr	r3, [sp, #20]
 800e370:	1bdf      	subs	r7, r3, r7
 800e372:	4b54      	ldr	r3, [pc, #336]	; (800e4c4 <_strtod_l+0x58c>)
 800e374:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800e378:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e37c:	4640      	mov	r0, r8
 800e37e:	4649      	mov	r1, r9
 800e380:	f7f2 fa5c 	bl	800083c <__aeabi_ddiv>
 800e384:	e7d6      	b.n	800e334 <_strtod_l+0x3fc>
 800e386:	9b08      	ldr	r3, [sp, #32]
 800e388:	1b75      	subs	r5, r6, r5
 800e38a:	441d      	add	r5, r3
 800e38c:	2d00      	cmp	r5, #0
 800e38e:	dd70      	ble.n	800e472 <_strtod_l+0x53a>
 800e390:	f015 030f 	ands.w	r3, r5, #15
 800e394:	d00a      	beq.n	800e3ac <_strtod_l+0x474>
 800e396:	494b      	ldr	r1, [pc, #300]	; (800e4c4 <_strtod_l+0x58c>)
 800e398:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e39c:	4642      	mov	r2, r8
 800e39e:	464b      	mov	r3, r9
 800e3a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e3a4:	f7f2 f920 	bl	80005e8 <__aeabi_dmul>
 800e3a8:	4680      	mov	r8, r0
 800e3aa:	4689      	mov	r9, r1
 800e3ac:	f035 050f 	bics.w	r5, r5, #15
 800e3b0:	d04d      	beq.n	800e44e <_strtod_l+0x516>
 800e3b2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800e3b6:	dd22      	ble.n	800e3fe <_strtod_l+0x4c6>
 800e3b8:	2500      	movs	r5, #0
 800e3ba:	46ab      	mov	fp, r5
 800e3bc:	9509      	str	r5, [sp, #36]	; 0x24
 800e3be:	9505      	str	r5, [sp, #20]
 800e3c0:	2322      	movs	r3, #34	; 0x22
 800e3c2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800e4cc <_strtod_l+0x594>
 800e3c6:	6023      	str	r3, [r4, #0]
 800e3c8:	f04f 0800 	mov.w	r8, #0
 800e3cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	f43f aded 	beq.w	800dfae <_strtod_l+0x76>
 800e3d4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e3d6:	4620      	mov	r0, r4
 800e3d8:	f001 f9ee 	bl	800f7b8 <_Bfree>
 800e3dc:	9905      	ldr	r1, [sp, #20]
 800e3de:	4620      	mov	r0, r4
 800e3e0:	f001 f9ea 	bl	800f7b8 <_Bfree>
 800e3e4:	4659      	mov	r1, fp
 800e3e6:	4620      	mov	r0, r4
 800e3e8:	f001 f9e6 	bl	800f7b8 <_Bfree>
 800e3ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e3ee:	4620      	mov	r0, r4
 800e3f0:	f001 f9e2 	bl	800f7b8 <_Bfree>
 800e3f4:	4629      	mov	r1, r5
 800e3f6:	4620      	mov	r0, r4
 800e3f8:	f001 f9de 	bl	800f7b8 <_Bfree>
 800e3fc:	e5d7      	b.n	800dfae <_strtod_l+0x76>
 800e3fe:	4b32      	ldr	r3, [pc, #200]	; (800e4c8 <_strtod_l+0x590>)
 800e400:	9304      	str	r3, [sp, #16]
 800e402:	2300      	movs	r3, #0
 800e404:	112d      	asrs	r5, r5, #4
 800e406:	4640      	mov	r0, r8
 800e408:	4649      	mov	r1, r9
 800e40a:	469a      	mov	sl, r3
 800e40c:	2d01      	cmp	r5, #1
 800e40e:	dc21      	bgt.n	800e454 <_strtod_l+0x51c>
 800e410:	b10b      	cbz	r3, 800e416 <_strtod_l+0x4de>
 800e412:	4680      	mov	r8, r0
 800e414:	4689      	mov	r9, r1
 800e416:	492c      	ldr	r1, [pc, #176]	; (800e4c8 <_strtod_l+0x590>)
 800e418:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800e41c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800e420:	4642      	mov	r2, r8
 800e422:	464b      	mov	r3, r9
 800e424:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e428:	f7f2 f8de 	bl	80005e8 <__aeabi_dmul>
 800e42c:	4b27      	ldr	r3, [pc, #156]	; (800e4cc <_strtod_l+0x594>)
 800e42e:	460a      	mov	r2, r1
 800e430:	400b      	ands	r3, r1
 800e432:	4927      	ldr	r1, [pc, #156]	; (800e4d0 <_strtod_l+0x598>)
 800e434:	428b      	cmp	r3, r1
 800e436:	4680      	mov	r8, r0
 800e438:	d8be      	bhi.n	800e3b8 <_strtod_l+0x480>
 800e43a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e43e:	428b      	cmp	r3, r1
 800e440:	bf86      	itte	hi
 800e442:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800e4d4 <_strtod_l+0x59c>
 800e446:	f04f 38ff 	movhi.w	r8, #4294967295
 800e44a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800e44e:	2300      	movs	r3, #0
 800e450:	9304      	str	r3, [sp, #16]
 800e452:	e07b      	b.n	800e54c <_strtod_l+0x614>
 800e454:	07ea      	lsls	r2, r5, #31
 800e456:	d505      	bpl.n	800e464 <_strtod_l+0x52c>
 800e458:	9b04      	ldr	r3, [sp, #16]
 800e45a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e45e:	f7f2 f8c3 	bl	80005e8 <__aeabi_dmul>
 800e462:	2301      	movs	r3, #1
 800e464:	9a04      	ldr	r2, [sp, #16]
 800e466:	3208      	adds	r2, #8
 800e468:	f10a 0a01 	add.w	sl, sl, #1
 800e46c:	106d      	asrs	r5, r5, #1
 800e46e:	9204      	str	r2, [sp, #16]
 800e470:	e7cc      	b.n	800e40c <_strtod_l+0x4d4>
 800e472:	d0ec      	beq.n	800e44e <_strtod_l+0x516>
 800e474:	426d      	negs	r5, r5
 800e476:	f015 020f 	ands.w	r2, r5, #15
 800e47a:	d00a      	beq.n	800e492 <_strtod_l+0x55a>
 800e47c:	4b11      	ldr	r3, [pc, #68]	; (800e4c4 <_strtod_l+0x58c>)
 800e47e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e482:	4640      	mov	r0, r8
 800e484:	4649      	mov	r1, r9
 800e486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e48a:	f7f2 f9d7 	bl	800083c <__aeabi_ddiv>
 800e48e:	4680      	mov	r8, r0
 800e490:	4689      	mov	r9, r1
 800e492:	112d      	asrs	r5, r5, #4
 800e494:	d0db      	beq.n	800e44e <_strtod_l+0x516>
 800e496:	2d1f      	cmp	r5, #31
 800e498:	dd1e      	ble.n	800e4d8 <_strtod_l+0x5a0>
 800e49a:	2500      	movs	r5, #0
 800e49c:	46ab      	mov	fp, r5
 800e49e:	9509      	str	r5, [sp, #36]	; 0x24
 800e4a0:	9505      	str	r5, [sp, #20]
 800e4a2:	2322      	movs	r3, #34	; 0x22
 800e4a4:	f04f 0800 	mov.w	r8, #0
 800e4a8:	f04f 0900 	mov.w	r9, #0
 800e4ac:	6023      	str	r3, [r4, #0]
 800e4ae:	e78d      	b.n	800e3cc <_strtod_l+0x494>
 800e4b0:	0801124b 	.word	0x0801124b
 800e4b4:	08011264 	.word	0x08011264
 800e4b8:	08011242 	.word	0x08011242
 800e4bc:	08011245 	.word	0x08011245
 800e4c0:	080115c8 	.word	0x080115c8
 800e4c4:	080113b8 	.word	0x080113b8
 800e4c8:	08011390 	.word	0x08011390
 800e4cc:	7ff00000 	.word	0x7ff00000
 800e4d0:	7ca00000 	.word	0x7ca00000
 800e4d4:	7fefffff 	.word	0x7fefffff
 800e4d8:	f015 0310 	ands.w	r3, r5, #16
 800e4dc:	bf18      	it	ne
 800e4de:	236a      	movne	r3, #106	; 0x6a
 800e4e0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800e884 <_strtod_l+0x94c>
 800e4e4:	9304      	str	r3, [sp, #16]
 800e4e6:	4640      	mov	r0, r8
 800e4e8:	4649      	mov	r1, r9
 800e4ea:	2300      	movs	r3, #0
 800e4ec:	07ea      	lsls	r2, r5, #31
 800e4ee:	d504      	bpl.n	800e4fa <_strtod_l+0x5c2>
 800e4f0:	e9da 2300 	ldrd	r2, r3, [sl]
 800e4f4:	f7f2 f878 	bl	80005e8 <__aeabi_dmul>
 800e4f8:	2301      	movs	r3, #1
 800e4fa:	106d      	asrs	r5, r5, #1
 800e4fc:	f10a 0a08 	add.w	sl, sl, #8
 800e500:	d1f4      	bne.n	800e4ec <_strtod_l+0x5b4>
 800e502:	b10b      	cbz	r3, 800e508 <_strtod_l+0x5d0>
 800e504:	4680      	mov	r8, r0
 800e506:	4689      	mov	r9, r1
 800e508:	9b04      	ldr	r3, [sp, #16]
 800e50a:	b1bb      	cbz	r3, 800e53c <_strtod_l+0x604>
 800e50c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800e510:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e514:	2b00      	cmp	r3, #0
 800e516:	4649      	mov	r1, r9
 800e518:	dd10      	ble.n	800e53c <_strtod_l+0x604>
 800e51a:	2b1f      	cmp	r3, #31
 800e51c:	f340 811e 	ble.w	800e75c <_strtod_l+0x824>
 800e520:	2b34      	cmp	r3, #52	; 0x34
 800e522:	bfde      	ittt	le
 800e524:	f04f 33ff 	movle.w	r3, #4294967295
 800e528:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e52c:	4093      	lslle	r3, r2
 800e52e:	f04f 0800 	mov.w	r8, #0
 800e532:	bfcc      	ite	gt
 800e534:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800e538:	ea03 0901 	andle.w	r9, r3, r1
 800e53c:	2200      	movs	r2, #0
 800e53e:	2300      	movs	r3, #0
 800e540:	4640      	mov	r0, r8
 800e542:	4649      	mov	r1, r9
 800e544:	f7f2 fab8 	bl	8000ab8 <__aeabi_dcmpeq>
 800e548:	2800      	cmp	r0, #0
 800e54a:	d1a6      	bne.n	800e49a <_strtod_l+0x562>
 800e54c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e54e:	9300      	str	r3, [sp, #0]
 800e550:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e552:	4633      	mov	r3, r6
 800e554:	465a      	mov	r2, fp
 800e556:	4620      	mov	r0, r4
 800e558:	f001 f996 	bl	800f888 <__s2b>
 800e55c:	9009      	str	r0, [sp, #36]	; 0x24
 800e55e:	2800      	cmp	r0, #0
 800e560:	f43f af2a 	beq.w	800e3b8 <_strtod_l+0x480>
 800e564:	9a08      	ldr	r2, [sp, #32]
 800e566:	9b05      	ldr	r3, [sp, #20]
 800e568:	2a00      	cmp	r2, #0
 800e56a:	eba3 0307 	sub.w	r3, r3, r7
 800e56e:	bfa8      	it	ge
 800e570:	2300      	movge	r3, #0
 800e572:	930c      	str	r3, [sp, #48]	; 0x30
 800e574:	2500      	movs	r5, #0
 800e576:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e57a:	9312      	str	r3, [sp, #72]	; 0x48
 800e57c:	46ab      	mov	fp, r5
 800e57e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e580:	4620      	mov	r0, r4
 800e582:	6859      	ldr	r1, [r3, #4]
 800e584:	f001 f8d8 	bl	800f738 <_Balloc>
 800e588:	9005      	str	r0, [sp, #20]
 800e58a:	2800      	cmp	r0, #0
 800e58c:	f43f af18 	beq.w	800e3c0 <_strtod_l+0x488>
 800e590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e592:	691a      	ldr	r2, [r3, #16]
 800e594:	3202      	adds	r2, #2
 800e596:	f103 010c 	add.w	r1, r3, #12
 800e59a:	0092      	lsls	r2, r2, #2
 800e59c:	300c      	adds	r0, #12
 800e59e:	f000 fc5a 	bl	800ee56 <memcpy>
 800e5a2:	ec49 8b10 	vmov	d0, r8, r9
 800e5a6:	aa18      	add	r2, sp, #96	; 0x60
 800e5a8:	a917      	add	r1, sp, #92	; 0x5c
 800e5aa:	4620      	mov	r0, r4
 800e5ac:	f001 fca0 	bl	800fef0 <__d2b>
 800e5b0:	ec49 8b18 	vmov	d8, r8, r9
 800e5b4:	9016      	str	r0, [sp, #88]	; 0x58
 800e5b6:	2800      	cmp	r0, #0
 800e5b8:	f43f af02 	beq.w	800e3c0 <_strtod_l+0x488>
 800e5bc:	2101      	movs	r1, #1
 800e5be:	4620      	mov	r0, r4
 800e5c0:	f001 f9fa 	bl	800f9b8 <__i2b>
 800e5c4:	4683      	mov	fp, r0
 800e5c6:	2800      	cmp	r0, #0
 800e5c8:	f43f aefa 	beq.w	800e3c0 <_strtod_l+0x488>
 800e5cc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e5ce:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e5d0:	2e00      	cmp	r6, #0
 800e5d2:	bfab      	itete	ge
 800e5d4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800e5d6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800e5d8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800e5da:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800e5de:	bfac      	ite	ge
 800e5e0:	eb06 0a03 	addge.w	sl, r6, r3
 800e5e4:	1b9f      	sublt	r7, r3, r6
 800e5e6:	9b04      	ldr	r3, [sp, #16]
 800e5e8:	1af6      	subs	r6, r6, r3
 800e5ea:	4416      	add	r6, r2
 800e5ec:	4ba0      	ldr	r3, [pc, #640]	; (800e870 <_strtod_l+0x938>)
 800e5ee:	3e01      	subs	r6, #1
 800e5f0:	429e      	cmp	r6, r3
 800e5f2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e5f6:	f280 80c4 	bge.w	800e782 <_strtod_l+0x84a>
 800e5fa:	1b9b      	subs	r3, r3, r6
 800e5fc:	2b1f      	cmp	r3, #31
 800e5fe:	eba2 0203 	sub.w	r2, r2, r3
 800e602:	f04f 0101 	mov.w	r1, #1
 800e606:	f300 80b0 	bgt.w	800e76a <_strtod_l+0x832>
 800e60a:	fa01 f303 	lsl.w	r3, r1, r3
 800e60e:	930e      	str	r3, [sp, #56]	; 0x38
 800e610:	2300      	movs	r3, #0
 800e612:	930d      	str	r3, [sp, #52]	; 0x34
 800e614:	eb0a 0602 	add.w	r6, sl, r2
 800e618:	9b04      	ldr	r3, [sp, #16]
 800e61a:	45b2      	cmp	sl, r6
 800e61c:	4417      	add	r7, r2
 800e61e:	441f      	add	r7, r3
 800e620:	4653      	mov	r3, sl
 800e622:	bfa8      	it	ge
 800e624:	4633      	movge	r3, r6
 800e626:	42bb      	cmp	r3, r7
 800e628:	bfa8      	it	ge
 800e62a:	463b      	movge	r3, r7
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	bfc2      	ittt	gt
 800e630:	1af6      	subgt	r6, r6, r3
 800e632:	1aff      	subgt	r7, r7, r3
 800e634:	ebaa 0a03 	subgt.w	sl, sl, r3
 800e638:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	dd17      	ble.n	800e66e <_strtod_l+0x736>
 800e63e:	4659      	mov	r1, fp
 800e640:	461a      	mov	r2, r3
 800e642:	4620      	mov	r0, r4
 800e644:	f001 fa78 	bl	800fb38 <__pow5mult>
 800e648:	4683      	mov	fp, r0
 800e64a:	2800      	cmp	r0, #0
 800e64c:	f43f aeb8 	beq.w	800e3c0 <_strtod_l+0x488>
 800e650:	4601      	mov	r1, r0
 800e652:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e654:	4620      	mov	r0, r4
 800e656:	f001 f9c5 	bl	800f9e4 <__multiply>
 800e65a:	900b      	str	r0, [sp, #44]	; 0x2c
 800e65c:	2800      	cmp	r0, #0
 800e65e:	f43f aeaf 	beq.w	800e3c0 <_strtod_l+0x488>
 800e662:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e664:	4620      	mov	r0, r4
 800e666:	f001 f8a7 	bl	800f7b8 <_Bfree>
 800e66a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e66c:	9316      	str	r3, [sp, #88]	; 0x58
 800e66e:	2e00      	cmp	r6, #0
 800e670:	f300 808c 	bgt.w	800e78c <_strtod_l+0x854>
 800e674:	9b08      	ldr	r3, [sp, #32]
 800e676:	2b00      	cmp	r3, #0
 800e678:	dd08      	ble.n	800e68c <_strtod_l+0x754>
 800e67a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e67c:	9905      	ldr	r1, [sp, #20]
 800e67e:	4620      	mov	r0, r4
 800e680:	f001 fa5a 	bl	800fb38 <__pow5mult>
 800e684:	9005      	str	r0, [sp, #20]
 800e686:	2800      	cmp	r0, #0
 800e688:	f43f ae9a 	beq.w	800e3c0 <_strtod_l+0x488>
 800e68c:	2f00      	cmp	r7, #0
 800e68e:	dd08      	ble.n	800e6a2 <_strtod_l+0x76a>
 800e690:	9905      	ldr	r1, [sp, #20]
 800e692:	463a      	mov	r2, r7
 800e694:	4620      	mov	r0, r4
 800e696:	f001 faa9 	bl	800fbec <__lshift>
 800e69a:	9005      	str	r0, [sp, #20]
 800e69c:	2800      	cmp	r0, #0
 800e69e:	f43f ae8f 	beq.w	800e3c0 <_strtod_l+0x488>
 800e6a2:	f1ba 0f00 	cmp.w	sl, #0
 800e6a6:	dd08      	ble.n	800e6ba <_strtod_l+0x782>
 800e6a8:	4659      	mov	r1, fp
 800e6aa:	4652      	mov	r2, sl
 800e6ac:	4620      	mov	r0, r4
 800e6ae:	f001 fa9d 	bl	800fbec <__lshift>
 800e6b2:	4683      	mov	fp, r0
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	f43f ae83 	beq.w	800e3c0 <_strtod_l+0x488>
 800e6ba:	9a05      	ldr	r2, [sp, #20]
 800e6bc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e6be:	4620      	mov	r0, r4
 800e6c0:	f001 fb1c 	bl	800fcfc <__mdiff>
 800e6c4:	4605      	mov	r5, r0
 800e6c6:	2800      	cmp	r0, #0
 800e6c8:	f43f ae7a 	beq.w	800e3c0 <_strtod_l+0x488>
 800e6cc:	68c3      	ldr	r3, [r0, #12]
 800e6ce:	930b      	str	r3, [sp, #44]	; 0x2c
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	60c3      	str	r3, [r0, #12]
 800e6d4:	4659      	mov	r1, fp
 800e6d6:	f001 faf5 	bl	800fcc4 <__mcmp>
 800e6da:	2800      	cmp	r0, #0
 800e6dc:	da60      	bge.n	800e7a0 <_strtod_l+0x868>
 800e6de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6e0:	ea53 0308 	orrs.w	r3, r3, r8
 800e6e4:	f040 8084 	bne.w	800e7f0 <_strtod_l+0x8b8>
 800e6e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e6ec:	2b00      	cmp	r3, #0
 800e6ee:	d17f      	bne.n	800e7f0 <_strtod_l+0x8b8>
 800e6f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e6f4:	0d1b      	lsrs	r3, r3, #20
 800e6f6:	051b      	lsls	r3, r3, #20
 800e6f8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e6fc:	d978      	bls.n	800e7f0 <_strtod_l+0x8b8>
 800e6fe:	696b      	ldr	r3, [r5, #20]
 800e700:	b913      	cbnz	r3, 800e708 <_strtod_l+0x7d0>
 800e702:	692b      	ldr	r3, [r5, #16]
 800e704:	2b01      	cmp	r3, #1
 800e706:	dd73      	ble.n	800e7f0 <_strtod_l+0x8b8>
 800e708:	4629      	mov	r1, r5
 800e70a:	2201      	movs	r2, #1
 800e70c:	4620      	mov	r0, r4
 800e70e:	f001 fa6d 	bl	800fbec <__lshift>
 800e712:	4659      	mov	r1, fp
 800e714:	4605      	mov	r5, r0
 800e716:	f001 fad5 	bl	800fcc4 <__mcmp>
 800e71a:	2800      	cmp	r0, #0
 800e71c:	dd68      	ble.n	800e7f0 <_strtod_l+0x8b8>
 800e71e:	9904      	ldr	r1, [sp, #16]
 800e720:	4a54      	ldr	r2, [pc, #336]	; (800e874 <_strtod_l+0x93c>)
 800e722:	464b      	mov	r3, r9
 800e724:	2900      	cmp	r1, #0
 800e726:	f000 8084 	beq.w	800e832 <_strtod_l+0x8fa>
 800e72a:	ea02 0109 	and.w	r1, r2, r9
 800e72e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e732:	dc7e      	bgt.n	800e832 <_strtod_l+0x8fa>
 800e734:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e738:	f77f aeb3 	ble.w	800e4a2 <_strtod_l+0x56a>
 800e73c:	4b4e      	ldr	r3, [pc, #312]	; (800e878 <_strtod_l+0x940>)
 800e73e:	4640      	mov	r0, r8
 800e740:	4649      	mov	r1, r9
 800e742:	2200      	movs	r2, #0
 800e744:	f7f1 ff50 	bl	80005e8 <__aeabi_dmul>
 800e748:	4b4a      	ldr	r3, [pc, #296]	; (800e874 <_strtod_l+0x93c>)
 800e74a:	400b      	ands	r3, r1
 800e74c:	4680      	mov	r8, r0
 800e74e:	4689      	mov	r9, r1
 800e750:	2b00      	cmp	r3, #0
 800e752:	f47f ae3f 	bne.w	800e3d4 <_strtod_l+0x49c>
 800e756:	2322      	movs	r3, #34	; 0x22
 800e758:	6023      	str	r3, [r4, #0]
 800e75a:	e63b      	b.n	800e3d4 <_strtod_l+0x49c>
 800e75c:	f04f 32ff 	mov.w	r2, #4294967295
 800e760:	fa02 f303 	lsl.w	r3, r2, r3
 800e764:	ea03 0808 	and.w	r8, r3, r8
 800e768:	e6e8      	b.n	800e53c <_strtod_l+0x604>
 800e76a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800e76e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800e772:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800e776:	36e2      	adds	r6, #226	; 0xe2
 800e778:	fa01 f306 	lsl.w	r3, r1, r6
 800e77c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800e780:	e748      	b.n	800e614 <_strtod_l+0x6dc>
 800e782:	2100      	movs	r1, #0
 800e784:	2301      	movs	r3, #1
 800e786:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800e78a:	e743      	b.n	800e614 <_strtod_l+0x6dc>
 800e78c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e78e:	4632      	mov	r2, r6
 800e790:	4620      	mov	r0, r4
 800e792:	f001 fa2b 	bl	800fbec <__lshift>
 800e796:	9016      	str	r0, [sp, #88]	; 0x58
 800e798:	2800      	cmp	r0, #0
 800e79a:	f47f af6b 	bne.w	800e674 <_strtod_l+0x73c>
 800e79e:	e60f      	b.n	800e3c0 <_strtod_l+0x488>
 800e7a0:	46ca      	mov	sl, r9
 800e7a2:	d171      	bne.n	800e888 <_strtod_l+0x950>
 800e7a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e7a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e7aa:	b352      	cbz	r2, 800e802 <_strtod_l+0x8ca>
 800e7ac:	4a33      	ldr	r2, [pc, #204]	; (800e87c <_strtod_l+0x944>)
 800e7ae:	4293      	cmp	r3, r2
 800e7b0:	d12a      	bne.n	800e808 <_strtod_l+0x8d0>
 800e7b2:	9b04      	ldr	r3, [sp, #16]
 800e7b4:	4641      	mov	r1, r8
 800e7b6:	b1fb      	cbz	r3, 800e7f8 <_strtod_l+0x8c0>
 800e7b8:	4b2e      	ldr	r3, [pc, #184]	; (800e874 <_strtod_l+0x93c>)
 800e7ba:	ea09 0303 	and.w	r3, r9, r3
 800e7be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e7c2:	f04f 32ff 	mov.w	r2, #4294967295
 800e7c6:	d81a      	bhi.n	800e7fe <_strtod_l+0x8c6>
 800e7c8:	0d1b      	lsrs	r3, r3, #20
 800e7ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e7ce:	fa02 f303 	lsl.w	r3, r2, r3
 800e7d2:	4299      	cmp	r1, r3
 800e7d4:	d118      	bne.n	800e808 <_strtod_l+0x8d0>
 800e7d6:	4b2a      	ldr	r3, [pc, #168]	; (800e880 <_strtod_l+0x948>)
 800e7d8:	459a      	cmp	sl, r3
 800e7da:	d102      	bne.n	800e7e2 <_strtod_l+0x8aa>
 800e7dc:	3101      	adds	r1, #1
 800e7de:	f43f adef 	beq.w	800e3c0 <_strtod_l+0x488>
 800e7e2:	4b24      	ldr	r3, [pc, #144]	; (800e874 <_strtod_l+0x93c>)
 800e7e4:	ea0a 0303 	and.w	r3, sl, r3
 800e7e8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800e7ec:	f04f 0800 	mov.w	r8, #0
 800e7f0:	9b04      	ldr	r3, [sp, #16]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	d1a2      	bne.n	800e73c <_strtod_l+0x804>
 800e7f6:	e5ed      	b.n	800e3d4 <_strtod_l+0x49c>
 800e7f8:	f04f 33ff 	mov.w	r3, #4294967295
 800e7fc:	e7e9      	b.n	800e7d2 <_strtod_l+0x89a>
 800e7fe:	4613      	mov	r3, r2
 800e800:	e7e7      	b.n	800e7d2 <_strtod_l+0x89a>
 800e802:	ea53 0308 	orrs.w	r3, r3, r8
 800e806:	d08a      	beq.n	800e71e <_strtod_l+0x7e6>
 800e808:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e80a:	b1e3      	cbz	r3, 800e846 <_strtod_l+0x90e>
 800e80c:	ea13 0f0a 	tst.w	r3, sl
 800e810:	d0ee      	beq.n	800e7f0 <_strtod_l+0x8b8>
 800e812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e814:	9a04      	ldr	r2, [sp, #16]
 800e816:	4640      	mov	r0, r8
 800e818:	4649      	mov	r1, r9
 800e81a:	b1c3      	cbz	r3, 800e84e <_strtod_l+0x916>
 800e81c:	f7ff fb6e 	bl	800defc <sulp>
 800e820:	4602      	mov	r2, r0
 800e822:	460b      	mov	r3, r1
 800e824:	ec51 0b18 	vmov	r0, r1, d8
 800e828:	f7f1 fd28 	bl	800027c <__adddf3>
 800e82c:	4680      	mov	r8, r0
 800e82e:	4689      	mov	r9, r1
 800e830:	e7de      	b.n	800e7f0 <_strtod_l+0x8b8>
 800e832:	4013      	ands	r3, r2
 800e834:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e838:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800e83c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800e840:	f04f 38ff 	mov.w	r8, #4294967295
 800e844:	e7d4      	b.n	800e7f0 <_strtod_l+0x8b8>
 800e846:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e848:	ea13 0f08 	tst.w	r3, r8
 800e84c:	e7e0      	b.n	800e810 <_strtod_l+0x8d8>
 800e84e:	f7ff fb55 	bl	800defc <sulp>
 800e852:	4602      	mov	r2, r0
 800e854:	460b      	mov	r3, r1
 800e856:	ec51 0b18 	vmov	r0, r1, d8
 800e85a:	f7f1 fd0d 	bl	8000278 <__aeabi_dsub>
 800e85e:	2200      	movs	r2, #0
 800e860:	2300      	movs	r3, #0
 800e862:	4680      	mov	r8, r0
 800e864:	4689      	mov	r9, r1
 800e866:	f7f2 f927 	bl	8000ab8 <__aeabi_dcmpeq>
 800e86a:	2800      	cmp	r0, #0
 800e86c:	d0c0      	beq.n	800e7f0 <_strtod_l+0x8b8>
 800e86e:	e618      	b.n	800e4a2 <_strtod_l+0x56a>
 800e870:	fffffc02 	.word	0xfffffc02
 800e874:	7ff00000 	.word	0x7ff00000
 800e878:	39500000 	.word	0x39500000
 800e87c:	000fffff 	.word	0x000fffff
 800e880:	7fefffff 	.word	0x7fefffff
 800e884:	08011278 	.word	0x08011278
 800e888:	4659      	mov	r1, fp
 800e88a:	4628      	mov	r0, r5
 800e88c:	f001 fb8a 	bl	800ffa4 <__ratio>
 800e890:	ec57 6b10 	vmov	r6, r7, d0
 800e894:	ee10 0a10 	vmov	r0, s0
 800e898:	2200      	movs	r2, #0
 800e89a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e89e:	4639      	mov	r1, r7
 800e8a0:	f7f2 f91e 	bl	8000ae0 <__aeabi_dcmple>
 800e8a4:	2800      	cmp	r0, #0
 800e8a6:	d071      	beq.n	800e98c <_strtod_l+0xa54>
 800e8a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d17c      	bne.n	800e9a8 <_strtod_l+0xa70>
 800e8ae:	f1b8 0f00 	cmp.w	r8, #0
 800e8b2:	d15a      	bne.n	800e96a <_strtod_l+0xa32>
 800e8b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e8b8:	2b00      	cmp	r3, #0
 800e8ba:	d15d      	bne.n	800e978 <_strtod_l+0xa40>
 800e8bc:	4b90      	ldr	r3, [pc, #576]	; (800eb00 <_strtod_l+0xbc8>)
 800e8be:	2200      	movs	r2, #0
 800e8c0:	4630      	mov	r0, r6
 800e8c2:	4639      	mov	r1, r7
 800e8c4:	f7f2 f902 	bl	8000acc <__aeabi_dcmplt>
 800e8c8:	2800      	cmp	r0, #0
 800e8ca:	d15c      	bne.n	800e986 <_strtod_l+0xa4e>
 800e8cc:	4630      	mov	r0, r6
 800e8ce:	4639      	mov	r1, r7
 800e8d0:	4b8c      	ldr	r3, [pc, #560]	; (800eb04 <_strtod_l+0xbcc>)
 800e8d2:	2200      	movs	r2, #0
 800e8d4:	f7f1 fe88 	bl	80005e8 <__aeabi_dmul>
 800e8d8:	4606      	mov	r6, r0
 800e8da:	460f      	mov	r7, r1
 800e8dc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e8e0:	9606      	str	r6, [sp, #24]
 800e8e2:	9307      	str	r3, [sp, #28]
 800e8e4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e8e8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800e8ec:	4b86      	ldr	r3, [pc, #536]	; (800eb08 <_strtod_l+0xbd0>)
 800e8ee:	ea0a 0303 	and.w	r3, sl, r3
 800e8f2:	930d      	str	r3, [sp, #52]	; 0x34
 800e8f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e8f6:	4b85      	ldr	r3, [pc, #532]	; (800eb0c <_strtod_l+0xbd4>)
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	f040 8090 	bne.w	800ea1e <_strtod_l+0xae6>
 800e8fe:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800e902:	ec49 8b10 	vmov	d0, r8, r9
 800e906:	f001 fa83 	bl	800fe10 <__ulp>
 800e90a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e90e:	ec51 0b10 	vmov	r0, r1, d0
 800e912:	f7f1 fe69 	bl	80005e8 <__aeabi_dmul>
 800e916:	4642      	mov	r2, r8
 800e918:	464b      	mov	r3, r9
 800e91a:	f7f1 fcaf 	bl	800027c <__adddf3>
 800e91e:	460b      	mov	r3, r1
 800e920:	4979      	ldr	r1, [pc, #484]	; (800eb08 <_strtod_l+0xbd0>)
 800e922:	4a7b      	ldr	r2, [pc, #492]	; (800eb10 <_strtod_l+0xbd8>)
 800e924:	4019      	ands	r1, r3
 800e926:	4291      	cmp	r1, r2
 800e928:	4680      	mov	r8, r0
 800e92a:	d944      	bls.n	800e9b6 <_strtod_l+0xa7e>
 800e92c:	ee18 2a90 	vmov	r2, s17
 800e930:	4b78      	ldr	r3, [pc, #480]	; (800eb14 <_strtod_l+0xbdc>)
 800e932:	429a      	cmp	r2, r3
 800e934:	d104      	bne.n	800e940 <_strtod_l+0xa08>
 800e936:	ee18 3a10 	vmov	r3, s16
 800e93a:	3301      	adds	r3, #1
 800e93c:	f43f ad40 	beq.w	800e3c0 <_strtod_l+0x488>
 800e940:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800eb14 <_strtod_l+0xbdc>
 800e944:	f04f 38ff 	mov.w	r8, #4294967295
 800e948:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e94a:	4620      	mov	r0, r4
 800e94c:	f000 ff34 	bl	800f7b8 <_Bfree>
 800e950:	9905      	ldr	r1, [sp, #20]
 800e952:	4620      	mov	r0, r4
 800e954:	f000 ff30 	bl	800f7b8 <_Bfree>
 800e958:	4659      	mov	r1, fp
 800e95a:	4620      	mov	r0, r4
 800e95c:	f000 ff2c 	bl	800f7b8 <_Bfree>
 800e960:	4629      	mov	r1, r5
 800e962:	4620      	mov	r0, r4
 800e964:	f000 ff28 	bl	800f7b8 <_Bfree>
 800e968:	e609      	b.n	800e57e <_strtod_l+0x646>
 800e96a:	f1b8 0f01 	cmp.w	r8, #1
 800e96e:	d103      	bne.n	800e978 <_strtod_l+0xa40>
 800e970:	f1b9 0f00 	cmp.w	r9, #0
 800e974:	f43f ad95 	beq.w	800e4a2 <_strtod_l+0x56a>
 800e978:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800ead0 <_strtod_l+0xb98>
 800e97c:	4f60      	ldr	r7, [pc, #384]	; (800eb00 <_strtod_l+0xbc8>)
 800e97e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e982:	2600      	movs	r6, #0
 800e984:	e7ae      	b.n	800e8e4 <_strtod_l+0x9ac>
 800e986:	4f5f      	ldr	r7, [pc, #380]	; (800eb04 <_strtod_l+0xbcc>)
 800e988:	2600      	movs	r6, #0
 800e98a:	e7a7      	b.n	800e8dc <_strtod_l+0x9a4>
 800e98c:	4b5d      	ldr	r3, [pc, #372]	; (800eb04 <_strtod_l+0xbcc>)
 800e98e:	4630      	mov	r0, r6
 800e990:	4639      	mov	r1, r7
 800e992:	2200      	movs	r2, #0
 800e994:	f7f1 fe28 	bl	80005e8 <__aeabi_dmul>
 800e998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e99a:	4606      	mov	r6, r0
 800e99c:	460f      	mov	r7, r1
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d09c      	beq.n	800e8dc <_strtod_l+0x9a4>
 800e9a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e9a6:	e79d      	b.n	800e8e4 <_strtod_l+0x9ac>
 800e9a8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800ead8 <_strtod_l+0xba0>
 800e9ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e9b0:	ec57 6b17 	vmov	r6, r7, d7
 800e9b4:	e796      	b.n	800e8e4 <_strtod_l+0x9ac>
 800e9b6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800e9ba:	9b04      	ldr	r3, [sp, #16]
 800e9bc:	46ca      	mov	sl, r9
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d1c2      	bne.n	800e948 <_strtod_l+0xa10>
 800e9c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e9c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e9c8:	0d1b      	lsrs	r3, r3, #20
 800e9ca:	051b      	lsls	r3, r3, #20
 800e9cc:	429a      	cmp	r2, r3
 800e9ce:	d1bb      	bne.n	800e948 <_strtod_l+0xa10>
 800e9d0:	4630      	mov	r0, r6
 800e9d2:	4639      	mov	r1, r7
 800e9d4:	f7f2 f968 	bl	8000ca8 <__aeabi_d2lz>
 800e9d8:	f7f1 fdd8 	bl	800058c <__aeabi_l2d>
 800e9dc:	4602      	mov	r2, r0
 800e9de:	460b      	mov	r3, r1
 800e9e0:	4630      	mov	r0, r6
 800e9e2:	4639      	mov	r1, r7
 800e9e4:	f7f1 fc48 	bl	8000278 <__aeabi_dsub>
 800e9e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e9ea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e9ee:	ea43 0308 	orr.w	r3, r3, r8
 800e9f2:	4313      	orrs	r3, r2
 800e9f4:	4606      	mov	r6, r0
 800e9f6:	460f      	mov	r7, r1
 800e9f8:	d054      	beq.n	800eaa4 <_strtod_l+0xb6c>
 800e9fa:	a339      	add	r3, pc, #228	; (adr r3, 800eae0 <_strtod_l+0xba8>)
 800e9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea00:	f7f2 f864 	bl	8000acc <__aeabi_dcmplt>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	f47f ace5 	bne.w	800e3d4 <_strtod_l+0x49c>
 800ea0a:	a337      	add	r3, pc, #220	; (adr r3, 800eae8 <_strtod_l+0xbb0>)
 800ea0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea10:	4630      	mov	r0, r6
 800ea12:	4639      	mov	r1, r7
 800ea14:	f7f2 f878 	bl	8000b08 <__aeabi_dcmpgt>
 800ea18:	2800      	cmp	r0, #0
 800ea1a:	d095      	beq.n	800e948 <_strtod_l+0xa10>
 800ea1c:	e4da      	b.n	800e3d4 <_strtod_l+0x49c>
 800ea1e:	9b04      	ldr	r3, [sp, #16]
 800ea20:	b333      	cbz	r3, 800ea70 <_strtod_l+0xb38>
 800ea22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ea24:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ea28:	d822      	bhi.n	800ea70 <_strtod_l+0xb38>
 800ea2a:	a331      	add	r3, pc, #196	; (adr r3, 800eaf0 <_strtod_l+0xbb8>)
 800ea2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea30:	4630      	mov	r0, r6
 800ea32:	4639      	mov	r1, r7
 800ea34:	f7f2 f854 	bl	8000ae0 <__aeabi_dcmple>
 800ea38:	b1a0      	cbz	r0, 800ea64 <_strtod_l+0xb2c>
 800ea3a:	4639      	mov	r1, r7
 800ea3c:	4630      	mov	r0, r6
 800ea3e:	f7f2 f8ab 	bl	8000b98 <__aeabi_d2uiz>
 800ea42:	2801      	cmp	r0, #1
 800ea44:	bf38      	it	cc
 800ea46:	2001      	movcc	r0, #1
 800ea48:	f7f1 fd54 	bl	80004f4 <__aeabi_ui2d>
 800ea4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea4e:	4606      	mov	r6, r0
 800ea50:	460f      	mov	r7, r1
 800ea52:	bb23      	cbnz	r3, 800ea9e <_strtod_l+0xb66>
 800ea54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ea58:	9010      	str	r0, [sp, #64]	; 0x40
 800ea5a:	9311      	str	r3, [sp, #68]	; 0x44
 800ea5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ea60:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ea64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ea66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ea68:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ea6c:	1a9b      	subs	r3, r3, r2
 800ea6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800ea70:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ea74:	eeb0 0a48 	vmov.f32	s0, s16
 800ea78:	eef0 0a68 	vmov.f32	s1, s17
 800ea7c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800ea80:	f001 f9c6 	bl	800fe10 <__ulp>
 800ea84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800ea88:	ec53 2b10 	vmov	r2, r3, d0
 800ea8c:	f7f1 fdac 	bl	80005e8 <__aeabi_dmul>
 800ea90:	ec53 2b18 	vmov	r2, r3, d8
 800ea94:	f7f1 fbf2 	bl	800027c <__adddf3>
 800ea98:	4680      	mov	r8, r0
 800ea9a:	4689      	mov	r9, r1
 800ea9c:	e78d      	b.n	800e9ba <_strtod_l+0xa82>
 800ea9e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800eaa2:	e7db      	b.n	800ea5c <_strtod_l+0xb24>
 800eaa4:	a314      	add	r3, pc, #80	; (adr r3, 800eaf8 <_strtod_l+0xbc0>)
 800eaa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaaa:	f7f2 f80f 	bl	8000acc <__aeabi_dcmplt>
 800eaae:	e7b3      	b.n	800ea18 <_strtod_l+0xae0>
 800eab0:	2300      	movs	r3, #0
 800eab2:	930a      	str	r3, [sp, #40]	; 0x28
 800eab4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800eab6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eab8:	6013      	str	r3, [r2, #0]
 800eaba:	f7ff ba7c 	b.w	800dfb6 <_strtod_l+0x7e>
 800eabe:	2a65      	cmp	r2, #101	; 0x65
 800eac0:	f43f ab75 	beq.w	800e1ae <_strtod_l+0x276>
 800eac4:	2a45      	cmp	r2, #69	; 0x45
 800eac6:	f43f ab72 	beq.w	800e1ae <_strtod_l+0x276>
 800eaca:	2301      	movs	r3, #1
 800eacc:	f7ff bbaa 	b.w	800e224 <_strtod_l+0x2ec>
 800ead0:	00000000 	.word	0x00000000
 800ead4:	bff00000 	.word	0xbff00000
 800ead8:	00000000 	.word	0x00000000
 800eadc:	3ff00000 	.word	0x3ff00000
 800eae0:	94a03595 	.word	0x94a03595
 800eae4:	3fdfffff 	.word	0x3fdfffff
 800eae8:	35afe535 	.word	0x35afe535
 800eaec:	3fe00000 	.word	0x3fe00000
 800eaf0:	ffc00000 	.word	0xffc00000
 800eaf4:	41dfffff 	.word	0x41dfffff
 800eaf8:	94a03595 	.word	0x94a03595
 800eafc:	3fcfffff 	.word	0x3fcfffff
 800eb00:	3ff00000 	.word	0x3ff00000
 800eb04:	3fe00000 	.word	0x3fe00000
 800eb08:	7ff00000 	.word	0x7ff00000
 800eb0c:	7fe00000 	.word	0x7fe00000
 800eb10:	7c9fffff 	.word	0x7c9fffff
 800eb14:	7fefffff 	.word	0x7fefffff

0800eb18 <strtod>:
 800eb18:	460a      	mov	r2, r1
 800eb1a:	4601      	mov	r1, r0
 800eb1c:	4802      	ldr	r0, [pc, #8]	; (800eb28 <strtod+0x10>)
 800eb1e:	4b03      	ldr	r3, [pc, #12]	; (800eb2c <strtod+0x14>)
 800eb20:	6800      	ldr	r0, [r0, #0]
 800eb22:	f7ff ba09 	b.w	800df38 <_strtod_l>
 800eb26:	bf00      	nop
 800eb28:	200001ec 	.word	0x200001ec
 800eb2c:	20000034 	.word	0x20000034

0800eb30 <std>:
 800eb30:	2300      	movs	r3, #0
 800eb32:	b510      	push	{r4, lr}
 800eb34:	4604      	mov	r4, r0
 800eb36:	e9c0 3300 	strd	r3, r3, [r0]
 800eb3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eb3e:	6083      	str	r3, [r0, #8]
 800eb40:	8181      	strh	r1, [r0, #12]
 800eb42:	6643      	str	r3, [r0, #100]	; 0x64
 800eb44:	81c2      	strh	r2, [r0, #14]
 800eb46:	6183      	str	r3, [r0, #24]
 800eb48:	4619      	mov	r1, r3
 800eb4a:	2208      	movs	r2, #8
 800eb4c:	305c      	adds	r0, #92	; 0x5c
 800eb4e:	f000 f8f4 	bl	800ed3a <memset>
 800eb52:	4b0d      	ldr	r3, [pc, #52]	; (800eb88 <std+0x58>)
 800eb54:	6263      	str	r3, [r4, #36]	; 0x24
 800eb56:	4b0d      	ldr	r3, [pc, #52]	; (800eb8c <std+0x5c>)
 800eb58:	62a3      	str	r3, [r4, #40]	; 0x28
 800eb5a:	4b0d      	ldr	r3, [pc, #52]	; (800eb90 <std+0x60>)
 800eb5c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800eb5e:	4b0d      	ldr	r3, [pc, #52]	; (800eb94 <std+0x64>)
 800eb60:	6323      	str	r3, [r4, #48]	; 0x30
 800eb62:	4b0d      	ldr	r3, [pc, #52]	; (800eb98 <std+0x68>)
 800eb64:	6224      	str	r4, [r4, #32]
 800eb66:	429c      	cmp	r4, r3
 800eb68:	d006      	beq.n	800eb78 <std+0x48>
 800eb6a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800eb6e:	4294      	cmp	r4, r2
 800eb70:	d002      	beq.n	800eb78 <std+0x48>
 800eb72:	33d0      	adds	r3, #208	; 0xd0
 800eb74:	429c      	cmp	r4, r3
 800eb76:	d105      	bne.n	800eb84 <std+0x54>
 800eb78:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800eb7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb80:	f000 b966 	b.w	800ee50 <__retarget_lock_init_recursive>
 800eb84:	bd10      	pop	{r4, pc}
 800eb86:	bf00      	nop
 800eb88:	0800ecb5 	.word	0x0800ecb5
 800eb8c:	0800ecd7 	.word	0x0800ecd7
 800eb90:	0800ed0f 	.word	0x0800ed0f
 800eb94:	0800ed33 	.word	0x0800ed33
 800eb98:	20000a30 	.word	0x20000a30

0800eb9c <stdio_exit_handler>:
 800eb9c:	4a02      	ldr	r2, [pc, #8]	; (800eba8 <stdio_exit_handler+0xc>)
 800eb9e:	4903      	ldr	r1, [pc, #12]	; (800ebac <stdio_exit_handler+0x10>)
 800eba0:	4803      	ldr	r0, [pc, #12]	; (800ebb0 <stdio_exit_handler+0x14>)
 800eba2:	f000 b869 	b.w	800ec78 <_fwalk_sglue>
 800eba6:	bf00      	nop
 800eba8:	20000028 	.word	0x20000028
 800ebac:	080101b9 	.word	0x080101b9
 800ebb0:	200001a0 	.word	0x200001a0

0800ebb4 <cleanup_stdio>:
 800ebb4:	6841      	ldr	r1, [r0, #4]
 800ebb6:	4b0c      	ldr	r3, [pc, #48]	; (800ebe8 <cleanup_stdio+0x34>)
 800ebb8:	4299      	cmp	r1, r3
 800ebba:	b510      	push	{r4, lr}
 800ebbc:	4604      	mov	r4, r0
 800ebbe:	d001      	beq.n	800ebc4 <cleanup_stdio+0x10>
 800ebc0:	f001 fafa 	bl	80101b8 <_fflush_r>
 800ebc4:	68a1      	ldr	r1, [r4, #8]
 800ebc6:	4b09      	ldr	r3, [pc, #36]	; (800ebec <cleanup_stdio+0x38>)
 800ebc8:	4299      	cmp	r1, r3
 800ebca:	d002      	beq.n	800ebd2 <cleanup_stdio+0x1e>
 800ebcc:	4620      	mov	r0, r4
 800ebce:	f001 faf3 	bl	80101b8 <_fflush_r>
 800ebd2:	68e1      	ldr	r1, [r4, #12]
 800ebd4:	4b06      	ldr	r3, [pc, #24]	; (800ebf0 <cleanup_stdio+0x3c>)
 800ebd6:	4299      	cmp	r1, r3
 800ebd8:	d004      	beq.n	800ebe4 <cleanup_stdio+0x30>
 800ebda:	4620      	mov	r0, r4
 800ebdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ebe0:	f001 baea 	b.w	80101b8 <_fflush_r>
 800ebe4:	bd10      	pop	{r4, pc}
 800ebe6:	bf00      	nop
 800ebe8:	20000a30 	.word	0x20000a30
 800ebec:	20000a98 	.word	0x20000a98
 800ebf0:	20000b00 	.word	0x20000b00

0800ebf4 <global_stdio_init.part.0>:
 800ebf4:	b510      	push	{r4, lr}
 800ebf6:	4b0b      	ldr	r3, [pc, #44]	; (800ec24 <global_stdio_init.part.0+0x30>)
 800ebf8:	4c0b      	ldr	r4, [pc, #44]	; (800ec28 <global_stdio_init.part.0+0x34>)
 800ebfa:	4a0c      	ldr	r2, [pc, #48]	; (800ec2c <global_stdio_init.part.0+0x38>)
 800ebfc:	601a      	str	r2, [r3, #0]
 800ebfe:	4620      	mov	r0, r4
 800ec00:	2200      	movs	r2, #0
 800ec02:	2104      	movs	r1, #4
 800ec04:	f7ff ff94 	bl	800eb30 <std>
 800ec08:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ec0c:	2201      	movs	r2, #1
 800ec0e:	2109      	movs	r1, #9
 800ec10:	f7ff ff8e 	bl	800eb30 <std>
 800ec14:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ec18:	2202      	movs	r2, #2
 800ec1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec1e:	2112      	movs	r1, #18
 800ec20:	f7ff bf86 	b.w	800eb30 <std>
 800ec24:	20000b68 	.word	0x20000b68
 800ec28:	20000a30 	.word	0x20000a30
 800ec2c:	0800eb9d 	.word	0x0800eb9d

0800ec30 <__sfp_lock_acquire>:
 800ec30:	4801      	ldr	r0, [pc, #4]	; (800ec38 <__sfp_lock_acquire+0x8>)
 800ec32:	f000 b90e 	b.w	800ee52 <__retarget_lock_acquire_recursive>
 800ec36:	bf00      	nop
 800ec38:	20000b71 	.word	0x20000b71

0800ec3c <__sfp_lock_release>:
 800ec3c:	4801      	ldr	r0, [pc, #4]	; (800ec44 <__sfp_lock_release+0x8>)
 800ec3e:	f000 b909 	b.w	800ee54 <__retarget_lock_release_recursive>
 800ec42:	bf00      	nop
 800ec44:	20000b71 	.word	0x20000b71

0800ec48 <__sinit>:
 800ec48:	b510      	push	{r4, lr}
 800ec4a:	4604      	mov	r4, r0
 800ec4c:	f7ff fff0 	bl	800ec30 <__sfp_lock_acquire>
 800ec50:	6a23      	ldr	r3, [r4, #32]
 800ec52:	b11b      	cbz	r3, 800ec5c <__sinit+0x14>
 800ec54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ec58:	f7ff bff0 	b.w	800ec3c <__sfp_lock_release>
 800ec5c:	4b04      	ldr	r3, [pc, #16]	; (800ec70 <__sinit+0x28>)
 800ec5e:	6223      	str	r3, [r4, #32]
 800ec60:	4b04      	ldr	r3, [pc, #16]	; (800ec74 <__sinit+0x2c>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d1f5      	bne.n	800ec54 <__sinit+0xc>
 800ec68:	f7ff ffc4 	bl	800ebf4 <global_stdio_init.part.0>
 800ec6c:	e7f2      	b.n	800ec54 <__sinit+0xc>
 800ec6e:	bf00      	nop
 800ec70:	0800ebb5 	.word	0x0800ebb5
 800ec74:	20000b68 	.word	0x20000b68

0800ec78 <_fwalk_sglue>:
 800ec78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec7c:	4607      	mov	r7, r0
 800ec7e:	4688      	mov	r8, r1
 800ec80:	4614      	mov	r4, r2
 800ec82:	2600      	movs	r6, #0
 800ec84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ec88:	f1b9 0901 	subs.w	r9, r9, #1
 800ec8c:	d505      	bpl.n	800ec9a <_fwalk_sglue+0x22>
 800ec8e:	6824      	ldr	r4, [r4, #0]
 800ec90:	2c00      	cmp	r4, #0
 800ec92:	d1f7      	bne.n	800ec84 <_fwalk_sglue+0xc>
 800ec94:	4630      	mov	r0, r6
 800ec96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec9a:	89ab      	ldrh	r3, [r5, #12]
 800ec9c:	2b01      	cmp	r3, #1
 800ec9e:	d907      	bls.n	800ecb0 <_fwalk_sglue+0x38>
 800eca0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eca4:	3301      	adds	r3, #1
 800eca6:	d003      	beq.n	800ecb0 <_fwalk_sglue+0x38>
 800eca8:	4629      	mov	r1, r5
 800ecaa:	4638      	mov	r0, r7
 800ecac:	47c0      	blx	r8
 800ecae:	4306      	orrs	r6, r0
 800ecb0:	3568      	adds	r5, #104	; 0x68
 800ecb2:	e7e9      	b.n	800ec88 <_fwalk_sglue+0x10>

0800ecb4 <__sread>:
 800ecb4:	b510      	push	{r4, lr}
 800ecb6:	460c      	mov	r4, r1
 800ecb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecbc:	f000 f87a 	bl	800edb4 <_read_r>
 800ecc0:	2800      	cmp	r0, #0
 800ecc2:	bfab      	itete	ge
 800ecc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ecc6:	89a3      	ldrhlt	r3, [r4, #12]
 800ecc8:	181b      	addge	r3, r3, r0
 800ecca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ecce:	bfac      	ite	ge
 800ecd0:	6563      	strge	r3, [r4, #84]	; 0x54
 800ecd2:	81a3      	strhlt	r3, [r4, #12]
 800ecd4:	bd10      	pop	{r4, pc}

0800ecd6 <__swrite>:
 800ecd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecda:	461f      	mov	r7, r3
 800ecdc:	898b      	ldrh	r3, [r1, #12]
 800ecde:	05db      	lsls	r3, r3, #23
 800ece0:	4605      	mov	r5, r0
 800ece2:	460c      	mov	r4, r1
 800ece4:	4616      	mov	r6, r2
 800ece6:	d505      	bpl.n	800ecf4 <__swrite+0x1e>
 800ece8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecec:	2302      	movs	r3, #2
 800ecee:	2200      	movs	r2, #0
 800ecf0:	f000 f84e 	bl	800ed90 <_lseek_r>
 800ecf4:	89a3      	ldrh	r3, [r4, #12]
 800ecf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ecfe:	81a3      	strh	r3, [r4, #12]
 800ed00:	4632      	mov	r2, r6
 800ed02:	463b      	mov	r3, r7
 800ed04:	4628      	mov	r0, r5
 800ed06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed0a:	f000 b865 	b.w	800edd8 <_write_r>

0800ed0e <__sseek>:
 800ed0e:	b510      	push	{r4, lr}
 800ed10:	460c      	mov	r4, r1
 800ed12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed16:	f000 f83b 	bl	800ed90 <_lseek_r>
 800ed1a:	1c43      	adds	r3, r0, #1
 800ed1c:	89a3      	ldrh	r3, [r4, #12]
 800ed1e:	bf15      	itete	ne
 800ed20:	6560      	strne	r0, [r4, #84]	; 0x54
 800ed22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ed26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ed2a:	81a3      	strheq	r3, [r4, #12]
 800ed2c:	bf18      	it	ne
 800ed2e:	81a3      	strhne	r3, [r4, #12]
 800ed30:	bd10      	pop	{r4, pc}

0800ed32 <__sclose>:
 800ed32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed36:	f000 b81b 	b.w	800ed70 <_close_r>

0800ed3a <memset>:
 800ed3a:	4402      	add	r2, r0
 800ed3c:	4603      	mov	r3, r0
 800ed3e:	4293      	cmp	r3, r2
 800ed40:	d100      	bne.n	800ed44 <memset+0xa>
 800ed42:	4770      	bx	lr
 800ed44:	f803 1b01 	strb.w	r1, [r3], #1
 800ed48:	e7f9      	b.n	800ed3e <memset+0x4>

0800ed4a <strncmp>:
 800ed4a:	b510      	push	{r4, lr}
 800ed4c:	b16a      	cbz	r2, 800ed6a <strncmp+0x20>
 800ed4e:	3901      	subs	r1, #1
 800ed50:	1884      	adds	r4, r0, r2
 800ed52:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed56:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ed5a:	429a      	cmp	r2, r3
 800ed5c:	d103      	bne.n	800ed66 <strncmp+0x1c>
 800ed5e:	42a0      	cmp	r0, r4
 800ed60:	d001      	beq.n	800ed66 <strncmp+0x1c>
 800ed62:	2a00      	cmp	r2, #0
 800ed64:	d1f5      	bne.n	800ed52 <strncmp+0x8>
 800ed66:	1ad0      	subs	r0, r2, r3
 800ed68:	bd10      	pop	{r4, pc}
 800ed6a:	4610      	mov	r0, r2
 800ed6c:	e7fc      	b.n	800ed68 <strncmp+0x1e>
	...

0800ed70 <_close_r>:
 800ed70:	b538      	push	{r3, r4, r5, lr}
 800ed72:	4d06      	ldr	r5, [pc, #24]	; (800ed8c <_close_r+0x1c>)
 800ed74:	2300      	movs	r3, #0
 800ed76:	4604      	mov	r4, r0
 800ed78:	4608      	mov	r0, r1
 800ed7a:	602b      	str	r3, [r5, #0]
 800ed7c:	f7f3 fe0b 	bl	8002996 <_close>
 800ed80:	1c43      	adds	r3, r0, #1
 800ed82:	d102      	bne.n	800ed8a <_close_r+0x1a>
 800ed84:	682b      	ldr	r3, [r5, #0]
 800ed86:	b103      	cbz	r3, 800ed8a <_close_r+0x1a>
 800ed88:	6023      	str	r3, [r4, #0]
 800ed8a:	bd38      	pop	{r3, r4, r5, pc}
 800ed8c:	20000b6c 	.word	0x20000b6c

0800ed90 <_lseek_r>:
 800ed90:	b538      	push	{r3, r4, r5, lr}
 800ed92:	4d07      	ldr	r5, [pc, #28]	; (800edb0 <_lseek_r+0x20>)
 800ed94:	4604      	mov	r4, r0
 800ed96:	4608      	mov	r0, r1
 800ed98:	4611      	mov	r1, r2
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	602a      	str	r2, [r5, #0]
 800ed9e:	461a      	mov	r2, r3
 800eda0:	f7f3 fe20 	bl	80029e4 <_lseek>
 800eda4:	1c43      	adds	r3, r0, #1
 800eda6:	d102      	bne.n	800edae <_lseek_r+0x1e>
 800eda8:	682b      	ldr	r3, [r5, #0]
 800edaa:	b103      	cbz	r3, 800edae <_lseek_r+0x1e>
 800edac:	6023      	str	r3, [r4, #0]
 800edae:	bd38      	pop	{r3, r4, r5, pc}
 800edb0:	20000b6c 	.word	0x20000b6c

0800edb4 <_read_r>:
 800edb4:	b538      	push	{r3, r4, r5, lr}
 800edb6:	4d07      	ldr	r5, [pc, #28]	; (800edd4 <_read_r+0x20>)
 800edb8:	4604      	mov	r4, r0
 800edba:	4608      	mov	r0, r1
 800edbc:	4611      	mov	r1, r2
 800edbe:	2200      	movs	r2, #0
 800edc0:	602a      	str	r2, [r5, #0]
 800edc2:	461a      	mov	r2, r3
 800edc4:	f7f3 fdae 	bl	8002924 <_read>
 800edc8:	1c43      	adds	r3, r0, #1
 800edca:	d102      	bne.n	800edd2 <_read_r+0x1e>
 800edcc:	682b      	ldr	r3, [r5, #0]
 800edce:	b103      	cbz	r3, 800edd2 <_read_r+0x1e>
 800edd0:	6023      	str	r3, [r4, #0]
 800edd2:	bd38      	pop	{r3, r4, r5, pc}
 800edd4:	20000b6c 	.word	0x20000b6c

0800edd8 <_write_r>:
 800edd8:	b538      	push	{r3, r4, r5, lr}
 800edda:	4d07      	ldr	r5, [pc, #28]	; (800edf8 <_write_r+0x20>)
 800eddc:	4604      	mov	r4, r0
 800edde:	4608      	mov	r0, r1
 800ede0:	4611      	mov	r1, r2
 800ede2:	2200      	movs	r2, #0
 800ede4:	602a      	str	r2, [r5, #0]
 800ede6:	461a      	mov	r2, r3
 800ede8:	f7f3 fdb9 	bl	800295e <_write>
 800edec:	1c43      	adds	r3, r0, #1
 800edee:	d102      	bne.n	800edf6 <_write_r+0x1e>
 800edf0:	682b      	ldr	r3, [r5, #0]
 800edf2:	b103      	cbz	r3, 800edf6 <_write_r+0x1e>
 800edf4:	6023      	str	r3, [r4, #0]
 800edf6:	bd38      	pop	{r3, r4, r5, pc}
 800edf8:	20000b6c 	.word	0x20000b6c

0800edfc <__errno>:
 800edfc:	4b01      	ldr	r3, [pc, #4]	; (800ee04 <__errno+0x8>)
 800edfe:	6818      	ldr	r0, [r3, #0]
 800ee00:	4770      	bx	lr
 800ee02:	bf00      	nop
 800ee04:	200001ec 	.word	0x200001ec

0800ee08 <__libc_init_array>:
 800ee08:	b570      	push	{r4, r5, r6, lr}
 800ee0a:	4d0d      	ldr	r5, [pc, #52]	; (800ee40 <__libc_init_array+0x38>)
 800ee0c:	4c0d      	ldr	r4, [pc, #52]	; (800ee44 <__libc_init_array+0x3c>)
 800ee0e:	1b64      	subs	r4, r4, r5
 800ee10:	10a4      	asrs	r4, r4, #2
 800ee12:	2600      	movs	r6, #0
 800ee14:	42a6      	cmp	r6, r4
 800ee16:	d109      	bne.n	800ee2c <__libc_init_array+0x24>
 800ee18:	4d0b      	ldr	r5, [pc, #44]	; (800ee48 <__libc_init_array+0x40>)
 800ee1a:	4c0c      	ldr	r4, [pc, #48]	; (800ee4c <__libc_init_array+0x44>)
 800ee1c:	f001 fe8a 	bl	8010b34 <_init>
 800ee20:	1b64      	subs	r4, r4, r5
 800ee22:	10a4      	asrs	r4, r4, #2
 800ee24:	2600      	movs	r6, #0
 800ee26:	42a6      	cmp	r6, r4
 800ee28:	d105      	bne.n	800ee36 <__libc_init_array+0x2e>
 800ee2a:	bd70      	pop	{r4, r5, r6, pc}
 800ee2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee30:	4798      	blx	r3
 800ee32:	3601      	adds	r6, #1
 800ee34:	e7ee      	b.n	800ee14 <__libc_init_array+0xc>
 800ee36:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee3a:	4798      	blx	r3
 800ee3c:	3601      	adds	r6, #1
 800ee3e:	e7f2      	b.n	800ee26 <__libc_init_array+0x1e>
 800ee40:	08011604 	.word	0x08011604
 800ee44:	08011604 	.word	0x08011604
 800ee48:	08011604 	.word	0x08011604
 800ee4c:	0801160c 	.word	0x0801160c

0800ee50 <__retarget_lock_init_recursive>:
 800ee50:	4770      	bx	lr

0800ee52 <__retarget_lock_acquire_recursive>:
 800ee52:	4770      	bx	lr

0800ee54 <__retarget_lock_release_recursive>:
 800ee54:	4770      	bx	lr

0800ee56 <memcpy>:
 800ee56:	440a      	add	r2, r1
 800ee58:	4291      	cmp	r1, r2
 800ee5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ee5e:	d100      	bne.n	800ee62 <memcpy+0xc>
 800ee60:	4770      	bx	lr
 800ee62:	b510      	push	{r4, lr}
 800ee64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee6c:	4291      	cmp	r1, r2
 800ee6e:	d1f9      	bne.n	800ee64 <memcpy+0xe>
 800ee70:	bd10      	pop	{r4, pc}
	...

0800ee74 <_free_r>:
 800ee74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ee76:	2900      	cmp	r1, #0
 800ee78:	d044      	beq.n	800ef04 <_free_r+0x90>
 800ee7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee7e:	9001      	str	r0, [sp, #4]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	f1a1 0404 	sub.w	r4, r1, #4
 800ee86:	bfb8      	it	lt
 800ee88:	18e4      	addlt	r4, r4, r3
 800ee8a:	f000 fc49 	bl	800f720 <__malloc_lock>
 800ee8e:	4a1e      	ldr	r2, [pc, #120]	; (800ef08 <_free_r+0x94>)
 800ee90:	9801      	ldr	r0, [sp, #4]
 800ee92:	6813      	ldr	r3, [r2, #0]
 800ee94:	b933      	cbnz	r3, 800eea4 <_free_r+0x30>
 800ee96:	6063      	str	r3, [r4, #4]
 800ee98:	6014      	str	r4, [r2, #0]
 800ee9a:	b003      	add	sp, #12
 800ee9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eea0:	f000 bc44 	b.w	800f72c <__malloc_unlock>
 800eea4:	42a3      	cmp	r3, r4
 800eea6:	d908      	bls.n	800eeba <_free_r+0x46>
 800eea8:	6825      	ldr	r5, [r4, #0]
 800eeaa:	1961      	adds	r1, r4, r5
 800eeac:	428b      	cmp	r3, r1
 800eeae:	bf01      	itttt	eq
 800eeb0:	6819      	ldreq	r1, [r3, #0]
 800eeb2:	685b      	ldreq	r3, [r3, #4]
 800eeb4:	1949      	addeq	r1, r1, r5
 800eeb6:	6021      	streq	r1, [r4, #0]
 800eeb8:	e7ed      	b.n	800ee96 <_free_r+0x22>
 800eeba:	461a      	mov	r2, r3
 800eebc:	685b      	ldr	r3, [r3, #4]
 800eebe:	b10b      	cbz	r3, 800eec4 <_free_r+0x50>
 800eec0:	42a3      	cmp	r3, r4
 800eec2:	d9fa      	bls.n	800eeba <_free_r+0x46>
 800eec4:	6811      	ldr	r1, [r2, #0]
 800eec6:	1855      	adds	r5, r2, r1
 800eec8:	42a5      	cmp	r5, r4
 800eeca:	d10b      	bne.n	800eee4 <_free_r+0x70>
 800eecc:	6824      	ldr	r4, [r4, #0]
 800eece:	4421      	add	r1, r4
 800eed0:	1854      	adds	r4, r2, r1
 800eed2:	42a3      	cmp	r3, r4
 800eed4:	6011      	str	r1, [r2, #0]
 800eed6:	d1e0      	bne.n	800ee9a <_free_r+0x26>
 800eed8:	681c      	ldr	r4, [r3, #0]
 800eeda:	685b      	ldr	r3, [r3, #4]
 800eedc:	6053      	str	r3, [r2, #4]
 800eede:	440c      	add	r4, r1
 800eee0:	6014      	str	r4, [r2, #0]
 800eee2:	e7da      	b.n	800ee9a <_free_r+0x26>
 800eee4:	d902      	bls.n	800eeec <_free_r+0x78>
 800eee6:	230c      	movs	r3, #12
 800eee8:	6003      	str	r3, [r0, #0]
 800eeea:	e7d6      	b.n	800ee9a <_free_r+0x26>
 800eeec:	6825      	ldr	r5, [r4, #0]
 800eeee:	1961      	adds	r1, r4, r5
 800eef0:	428b      	cmp	r3, r1
 800eef2:	bf04      	itt	eq
 800eef4:	6819      	ldreq	r1, [r3, #0]
 800eef6:	685b      	ldreq	r3, [r3, #4]
 800eef8:	6063      	str	r3, [r4, #4]
 800eefa:	bf04      	itt	eq
 800eefc:	1949      	addeq	r1, r1, r5
 800eefe:	6021      	streq	r1, [r4, #0]
 800ef00:	6054      	str	r4, [r2, #4]
 800ef02:	e7ca      	b.n	800ee9a <_free_r+0x26>
 800ef04:	b003      	add	sp, #12
 800ef06:	bd30      	pop	{r4, r5, pc}
 800ef08:	20000b74 	.word	0x20000b74

0800ef0c <rshift>:
 800ef0c:	6903      	ldr	r3, [r0, #16]
 800ef0e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ef12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef16:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ef1a:	f100 0414 	add.w	r4, r0, #20
 800ef1e:	dd45      	ble.n	800efac <rshift+0xa0>
 800ef20:	f011 011f 	ands.w	r1, r1, #31
 800ef24:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ef28:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ef2c:	d10c      	bne.n	800ef48 <rshift+0x3c>
 800ef2e:	f100 0710 	add.w	r7, r0, #16
 800ef32:	4629      	mov	r1, r5
 800ef34:	42b1      	cmp	r1, r6
 800ef36:	d334      	bcc.n	800efa2 <rshift+0x96>
 800ef38:	1a9b      	subs	r3, r3, r2
 800ef3a:	009b      	lsls	r3, r3, #2
 800ef3c:	1eea      	subs	r2, r5, #3
 800ef3e:	4296      	cmp	r6, r2
 800ef40:	bf38      	it	cc
 800ef42:	2300      	movcc	r3, #0
 800ef44:	4423      	add	r3, r4
 800ef46:	e015      	b.n	800ef74 <rshift+0x68>
 800ef48:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ef4c:	f1c1 0820 	rsb	r8, r1, #32
 800ef50:	40cf      	lsrs	r7, r1
 800ef52:	f105 0e04 	add.w	lr, r5, #4
 800ef56:	46a1      	mov	r9, r4
 800ef58:	4576      	cmp	r6, lr
 800ef5a:	46f4      	mov	ip, lr
 800ef5c:	d815      	bhi.n	800ef8a <rshift+0x7e>
 800ef5e:	1a9a      	subs	r2, r3, r2
 800ef60:	0092      	lsls	r2, r2, #2
 800ef62:	3a04      	subs	r2, #4
 800ef64:	3501      	adds	r5, #1
 800ef66:	42ae      	cmp	r6, r5
 800ef68:	bf38      	it	cc
 800ef6a:	2200      	movcc	r2, #0
 800ef6c:	18a3      	adds	r3, r4, r2
 800ef6e:	50a7      	str	r7, [r4, r2]
 800ef70:	b107      	cbz	r7, 800ef74 <rshift+0x68>
 800ef72:	3304      	adds	r3, #4
 800ef74:	1b1a      	subs	r2, r3, r4
 800ef76:	42a3      	cmp	r3, r4
 800ef78:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ef7c:	bf08      	it	eq
 800ef7e:	2300      	moveq	r3, #0
 800ef80:	6102      	str	r2, [r0, #16]
 800ef82:	bf08      	it	eq
 800ef84:	6143      	streq	r3, [r0, #20]
 800ef86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef8a:	f8dc c000 	ldr.w	ip, [ip]
 800ef8e:	fa0c fc08 	lsl.w	ip, ip, r8
 800ef92:	ea4c 0707 	orr.w	r7, ip, r7
 800ef96:	f849 7b04 	str.w	r7, [r9], #4
 800ef9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ef9e:	40cf      	lsrs	r7, r1
 800efa0:	e7da      	b.n	800ef58 <rshift+0x4c>
 800efa2:	f851 cb04 	ldr.w	ip, [r1], #4
 800efa6:	f847 cf04 	str.w	ip, [r7, #4]!
 800efaa:	e7c3      	b.n	800ef34 <rshift+0x28>
 800efac:	4623      	mov	r3, r4
 800efae:	e7e1      	b.n	800ef74 <rshift+0x68>

0800efb0 <__hexdig_fun>:
 800efb0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800efb4:	2b09      	cmp	r3, #9
 800efb6:	d802      	bhi.n	800efbe <__hexdig_fun+0xe>
 800efb8:	3820      	subs	r0, #32
 800efba:	b2c0      	uxtb	r0, r0
 800efbc:	4770      	bx	lr
 800efbe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800efc2:	2b05      	cmp	r3, #5
 800efc4:	d801      	bhi.n	800efca <__hexdig_fun+0x1a>
 800efc6:	3847      	subs	r0, #71	; 0x47
 800efc8:	e7f7      	b.n	800efba <__hexdig_fun+0xa>
 800efca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800efce:	2b05      	cmp	r3, #5
 800efd0:	d801      	bhi.n	800efd6 <__hexdig_fun+0x26>
 800efd2:	3827      	subs	r0, #39	; 0x27
 800efd4:	e7f1      	b.n	800efba <__hexdig_fun+0xa>
 800efd6:	2000      	movs	r0, #0
 800efd8:	4770      	bx	lr
	...

0800efdc <__gethex>:
 800efdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efe0:	4617      	mov	r7, r2
 800efe2:	680a      	ldr	r2, [r1, #0]
 800efe4:	b085      	sub	sp, #20
 800efe6:	f102 0b02 	add.w	fp, r2, #2
 800efea:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800efee:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800eff2:	4681      	mov	r9, r0
 800eff4:	468a      	mov	sl, r1
 800eff6:	9302      	str	r3, [sp, #8]
 800eff8:	32fe      	adds	r2, #254	; 0xfe
 800effa:	eb02 030b 	add.w	r3, r2, fp
 800effe:	46d8      	mov	r8, fp
 800f000:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800f004:	9301      	str	r3, [sp, #4]
 800f006:	2830      	cmp	r0, #48	; 0x30
 800f008:	d0f7      	beq.n	800effa <__gethex+0x1e>
 800f00a:	f7ff ffd1 	bl	800efb0 <__hexdig_fun>
 800f00e:	4604      	mov	r4, r0
 800f010:	2800      	cmp	r0, #0
 800f012:	d138      	bne.n	800f086 <__gethex+0xaa>
 800f014:	49a7      	ldr	r1, [pc, #668]	; (800f2b4 <__gethex+0x2d8>)
 800f016:	2201      	movs	r2, #1
 800f018:	4640      	mov	r0, r8
 800f01a:	f7ff fe96 	bl	800ed4a <strncmp>
 800f01e:	4606      	mov	r6, r0
 800f020:	2800      	cmp	r0, #0
 800f022:	d169      	bne.n	800f0f8 <__gethex+0x11c>
 800f024:	f898 0001 	ldrb.w	r0, [r8, #1]
 800f028:	465d      	mov	r5, fp
 800f02a:	f7ff ffc1 	bl	800efb0 <__hexdig_fun>
 800f02e:	2800      	cmp	r0, #0
 800f030:	d064      	beq.n	800f0fc <__gethex+0x120>
 800f032:	465a      	mov	r2, fp
 800f034:	7810      	ldrb	r0, [r2, #0]
 800f036:	2830      	cmp	r0, #48	; 0x30
 800f038:	4690      	mov	r8, r2
 800f03a:	f102 0201 	add.w	r2, r2, #1
 800f03e:	d0f9      	beq.n	800f034 <__gethex+0x58>
 800f040:	f7ff ffb6 	bl	800efb0 <__hexdig_fun>
 800f044:	2301      	movs	r3, #1
 800f046:	fab0 f480 	clz	r4, r0
 800f04a:	0964      	lsrs	r4, r4, #5
 800f04c:	465e      	mov	r6, fp
 800f04e:	9301      	str	r3, [sp, #4]
 800f050:	4642      	mov	r2, r8
 800f052:	4615      	mov	r5, r2
 800f054:	3201      	adds	r2, #1
 800f056:	7828      	ldrb	r0, [r5, #0]
 800f058:	f7ff ffaa 	bl	800efb0 <__hexdig_fun>
 800f05c:	2800      	cmp	r0, #0
 800f05e:	d1f8      	bne.n	800f052 <__gethex+0x76>
 800f060:	4994      	ldr	r1, [pc, #592]	; (800f2b4 <__gethex+0x2d8>)
 800f062:	2201      	movs	r2, #1
 800f064:	4628      	mov	r0, r5
 800f066:	f7ff fe70 	bl	800ed4a <strncmp>
 800f06a:	b978      	cbnz	r0, 800f08c <__gethex+0xb0>
 800f06c:	b946      	cbnz	r6, 800f080 <__gethex+0xa4>
 800f06e:	1c6e      	adds	r6, r5, #1
 800f070:	4632      	mov	r2, r6
 800f072:	4615      	mov	r5, r2
 800f074:	3201      	adds	r2, #1
 800f076:	7828      	ldrb	r0, [r5, #0]
 800f078:	f7ff ff9a 	bl	800efb0 <__hexdig_fun>
 800f07c:	2800      	cmp	r0, #0
 800f07e:	d1f8      	bne.n	800f072 <__gethex+0x96>
 800f080:	1b73      	subs	r3, r6, r5
 800f082:	009e      	lsls	r6, r3, #2
 800f084:	e004      	b.n	800f090 <__gethex+0xb4>
 800f086:	2400      	movs	r4, #0
 800f088:	4626      	mov	r6, r4
 800f08a:	e7e1      	b.n	800f050 <__gethex+0x74>
 800f08c:	2e00      	cmp	r6, #0
 800f08e:	d1f7      	bne.n	800f080 <__gethex+0xa4>
 800f090:	782b      	ldrb	r3, [r5, #0]
 800f092:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f096:	2b50      	cmp	r3, #80	; 0x50
 800f098:	d13d      	bne.n	800f116 <__gethex+0x13a>
 800f09a:	786b      	ldrb	r3, [r5, #1]
 800f09c:	2b2b      	cmp	r3, #43	; 0x2b
 800f09e:	d02f      	beq.n	800f100 <__gethex+0x124>
 800f0a0:	2b2d      	cmp	r3, #45	; 0x2d
 800f0a2:	d031      	beq.n	800f108 <__gethex+0x12c>
 800f0a4:	1c69      	adds	r1, r5, #1
 800f0a6:	f04f 0b00 	mov.w	fp, #0
 800f0aa:	7808      	ldrb	r0, [r1, #0]
 800f0ac:	f7ff ff80 	bl	800efb0 <__hexdig_fun>
 800f0b0:	1e42      	subs	r2, r0, #1
 800f0b2:	b2d2      	uxtb	r2, r2
 800f0b4:	2a18      	cmp	r2, #24
 800f0b6:	d82e      	bhi.n	800f116 <__gethex+0x13a>
 800f0b8:	f1a0 0210 	sub.w	r2, r0, #16
 800f0bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f0c0:	f7ff ff76 	bl	800efb0 <__hexdig_fun>
 800f0c4:	f100 3cff 	add.w	ip, r0, #4294967295
 800f0c8:	fa5f fc8c 	uxtb.w	ip, ip
 800f0cc:	f1bc 0f18 	cmp.w	ip, #24
 800f0d0:	d91d      	bls.n	800f10e <__gethex+0x132>
 800f0d2:	f1bb 0f00 	cmp.w	fp, #0
 800f0d6:	d000      	beq.n	800f0da <__gethex+0xfe>
 800f0d8:	4252      	negs	r2, r2
 800f0da:	4416      	add	r6, r2
 800f0dc:	f8ca 1000 	str.w	r1, [sl]
 800f0e0:	b1dc      	cbz	r4, 800f11a <__gethex+0x13e>
 800f0e2:	9b01      	ldr	r3, [sp, #4]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	bf14      	ite	ne
 800f0e8:	f04f 0800 	movne.w	r8, #0
 800f0ec:	f04f 0806 	moveq.w	r8, #6
 800f0f0:	4640      	mov	r0, r8
 800f0f2:	b005      	add	sp, #20
 800f0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0f8:	4645      	mov	r5, r8
 800f0fa:	4626      	mov	r6, r4
 800f0fc:	2401      	movs	r4, #1
 800f0fe:	e7c7      	b.n	800f090 <__gethex+0xb4>
 800f100:	f04f 0b00 	mov.w	fp, #0
 800f104:	1ca9      	adds	r1, r5, #2
 800f106:	e7d0      	b.n	800f0aa <__gethex+0xce>
 800f108:	f04f 0b01 	mov.w	fp, #1
 800f10c:	e7fa      	b.n	800f104 <__gethex+0x128>
 800f10e:	230a      	movs	r3, #10
 800f110:	fb03 0002 	mla	r0, r3, r2, r0
 800f114:	e7d0      	b.n	800f0b8 <__gethex+0xdc>
 800f116:	4629      	mov	r1, r5
 800f118:	e7e0      	b.n	800f0dc <__gethex+0x100>
 800f11a:	eba5 0308 	sub.w	r3, r5, r8
 800f11e:	3b01      	subs	r3, #1
 800f120:	4621      	mov	r1, r4
 800f122:	2b07      	cmp	r3, #7
 800f124:	dc0a      	bgt.n	800f13c <__gethex+0x160>
 800f126:	4648      	mov	r0, r9
 800f128:	f000 fb06 	bl	800f738 <_Balloc>
 800f12c:	4604      	mov	r4, r0
 800f12e:	b940      	cbnz	r0, 800f142 <__gethex+0x166>
 800f130:	4b61      	ldr	r3, [pc, #388]	; (800f2b8 <__gethex+0x2dc>)
 800f132:	4602      	mov	r2, r0
 800f134:	21e4      	movs	r1, #228	; 0xe4
 800f136:	4861      	ldr	r0, [pc, #388]	; (800f2bc <__gethex+0x2e0>)
 800f138:	f001 f876 	bl	8010228 <__assert_func>
 800f13c:	3101      	adds	r1, #1
 800f13e:	105b      	asrs	r3, r3, #1
 800f140:	e7ef      	b.n	800f122 <__gethex+0x146>
 800f142:	f100 0a14 	add.w	sl, r0, #20
 800f146:	2300      	movs	r3, #0
 800f148:	495a      	ldr	r1, [pc, #360]	; (800f2b4 <__gethex+0x2d8>)
 800f14a:	f8cd a004 	str.w	sl, [sp, #4]
 800f14e:	469b      	mov	fp, r3
 800f150:	45a8      	cmp	r8, r5
 800f152:	d342      	bcc.n	800f1da <__gethex+0x1fe>
 800f154:	9801      	ldr	r0, [sp, #4]
 800f156:	f840 bb04 	str.w	fp, [r0], #4
 800f15a:	eba0 000a 	sub.w	r0, r0, sl
 800f15e:	1080      	asrs	r0, r0, #2
 800f160:	6120      	str	r0, [r4, #16]
 800f162:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800f166:	4658      	mov	r0, fp
 800f168:	f000 fbd8 	bl	800f91c <__hi0bits>
 800f16c:	683d      	ldr	r5, [r7, #0]
 800f16e:	eba8 0000 	sub.w	r0, r8, r0
 800f172:	42a8      	cmp	r0, r5
 800f174:	dd59      	ble.n	800f22a <__gethex+0x24e>
 800f176:	eba0 0805 	sub.w	r8, r0, r5
 800f17a:	4641      	mov	r1, r8
 800f17c:	4620      	mov	r0, r4
 800f17e:	f000 ff67 	bl	8010050 <__any_on>
 800f182:	4683      	mov	fp, r0
 800f184:	b1b8      	cbz	r0, 800f1b6 <__gethex+0x1da>
 800f186:	f108 33ff 	add.w	r3, r8, #4294967295
 800f18a:	1159      	asrs	r1, r3, #5
 800f18c:	f003 021f 	and.w	r2, r3, #31
 800f190:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f194:	f04f 0b01 	mov.w	fp, #1
 800f198:	fa0b f202 	lsl.w	r2, fp, r2
 800f19c:	420a      	tst	r2, r1
 800f19e:	d00a      	beq.n	800f1b6 <__gethex+0x1da>
 800f1a0:	455b      	cmp	r3, fp
 800f1a2:	dd06      	ble.n	800f1b2 <__gethex+0x1d6>
 800f1a4:	f1a8 0102 	sub.w	r1, r8, #2
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	f000 ff51 	bl	8010050 <__any_on>
 800f1ae:	2800      	cmp	r0, #0
 800f1b0:	d138      	bne.n	800f224 <__gethex+0x248>
 800f1b2:	f04f 0b02 	mov.w	fp, #2
 800f1b6:	4641      	mov	r1, r8
 800f1b8:	4620      	mov	r0, r4
 800f1ba:	f7ff fea7 	bl	800ef0c <rshift>
 800f1be:	4446      	add	r6, r8
 800f1c0:	68bb      	ldr	r3, [r7, #8]
 800f1c2:	42b3      	cmp	r3, r6
 800f1c4:	da41      	bge.n	800f24a <__gethex+0x26e>
 800f1c6:	4621      	mov	r1, r4
 800f1c8:	4648      	mov	r0, r9
 800f1ca:	f000 faf5 	bl	800f7b8 <_Bfree>
 800f1ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	6013      	str	r3, [r2, #0]
 800f1d4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800f1d8:	e78a      	b.n	800f0f0 <__gethex+0x114>
 800f1da:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800f1de:	2a2e      	cmp	r2, #46	; 0x2e
 800f1e0:	d014      	beq.n	800f20c <__gethex+0x230>
 800f1e2:	2b20      	cmp	r3, #32
 800f1e4:	d106      	bne.n	800f1f4 <__gethex+0x218>
 800f1e6:	9b01      	ldr	r3, [sp, #4]
 800f1e8:	f843 bb04 	str.w	fp, [r3], #4
 800f1ec:	f04f 0b00 	mov.w	fp, #0
 800f1f0:	9301      	str	r3, [sp, #4]
 800f1f2:	465b      	mov	r3, fp
 800f1f4:	7828      	ldrb	r0, [r5, #0]
 800f1f6:	9303      	str	r3, [sp, #12]
 800f1f8:	f7ff feda 	bl	800efb0 <__hexdig_fun>
 800f1fc:	9b03      	ldr	r3, [sp, #12]
 800f1fe:	f000 000f 	and.w	r0, r0, #15
 800f202:	4098      	lsls	r0, r3
 800f204:	ea4b 0b00 	orr.w	fp, fp, r0
 800f208:	3304      	adds	r3, #4
 800f20a:	e7a1      	b.n	800f150 <__gethex+0x174>
 800f20c:	45a8      	cmp	r8, r5
 800f20e:	d8e8      	bhi.n	800f1e2 <__gethex+0x206>
 800f210:	2201      	movs	r2, #1
 800f212:	4628      	mov	r0, r5
 800f214:	9303      	str	r3, [sp, #12]
 800f216:	f7ff fd98 	bl	800ed4a <strncmp>
 800f21a:	4926      	ldr	r1, [pc, #152]	; (800f2b4 <__gethex+0x2d8>)
 800f21c:	9b03      	ldr	r3, [sp, #12]
 800f21e:	2800      	cmp	r0, #0
 800f220:	d1df      	bne.n	800f1e2 <__gethex+0x206>
 800f222:	e795      	b.n	800f150 <__gethex+0x174>
 800f224:	f04f 0b03 	mov.w	fp, #3
 800f228:	e7c5      	b.n	800f1b6 <__gethex+0x1da>
 800f22a:	da0b      	bge.n	800f244 <__gethex+0x268>
 800f22c:	eba5 0800 	sub.w	r8, r5, r0
 800f230:	4621      	mov	r1, r4
 800f232:	4642      	mov	r2, r8
 800f234:	4648      	mov	r0, r9
 800f236:	f000 fcd9 	bl	800fbec <__lshift>
 800f23a:	eba6 0608 	sub.w	r6, r6, r8
 800f23e:	4604      	mov	r4, r0
 800f240:	f100 0a14 	add.w	sl, r0, #20
 800f244:	f04f 0b00 	mov.w	fp, #0
 800f248:	e7ba      	b.n	800f1c0 <__gethex+0x1e4>
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	42b3      	cmp	r3, r6
 800f24e:	dd73      	ble.n	800f338 <__gethex+0x35c>
 800f250:	1b9e      	subs	r6, r3, r6
 800f252:	42b5      	cmp	r5, r6
 800f254:	dc34      	bgt.n	800f2c0 <__gethex+0x2e4>
 800f256:	68fb      	ldr	r3, [r7, #12]
 800f258:	2b02      	cmp	r3, #2
 800f25a:	d023      	beq.n	800f2a4 <__gethex+0x2c8>
 800f25c:	2b03      	cmp	r3, #3
 800f25e:	d025      	beq.n	800f2ac <__gethex+0x2d0>
 800f260:	2b01      	cmp	r3, #1
 800f262:	d115      	bne.n	800f290 <__gethex+0x2b4>
 800f264:	42b5      	cmp	r5, r6
 800f266:	d113      	bne.n	800f290 <__gethex+0x2b4>
 800f268:	2d01      	cmp	r5, #1
 800f26a:	d10b      	bne.n	800f284 <__gethex+0x2a8>
 800f26c:	9a02      	ldr	r2, [sp, #8]
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	6013      	str	r3, [r2, #0]
 800f272:	2301      	movs	r3, #1
 800f274:	6123      	str	r3, [r4, #16]
 800f276:	f8ca 3000 	str.w	r3, [sl]
 800f27a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f27c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800f280:	601c      	str	r4, [r3, #0]
 800f282:	e735      	b.n	800f0f0 <__gethex+0x114>
 800f284:	1e69      	subs	r1, r5, #1
 800f286:	4620      	mov	r0, r4
 800f288:	f000 fee2 	bl	8010050 <__any_on>
 800f28c:	2800      	cmp	r0, #0
 800f28e:	d1ed      	bne.n	800f26c <__gethex+0x290>
 800f290:	4621      	mov	r1, r4
 800f292:	4648      	mov	r0, r9
 800f294:	f000 fa90 	bl	800f7b8 <_Bfree>
 800f298:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f29a:	2300      	movs	r3, #0
 800f29c:	6013      	str	r3, [r2, #0]
 800f29e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800f2a2:	e725      	b.n	800f0f0 <__gethex+0x114>
 800f2a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d1f2      	bne.n	800f290 <__gethex+0x2b4>
 800f2aa:	e7df      	b.n	800f26c <__gethex+0x290>
 800f2ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d1dc      	bne.n	800f26c <__gethex+0x290>
 800f2b2:	e7ed      	b.n	800f290 <__gethex+0x2b4>
 800f2b4:	08011240 	.word	0x08011240
 800f2b8:	080112a8 	.word	0x080112a8
 800f2bc:	080112b9 	.word	0x080112b9
 800f2c0:	f106 38ff 	add.w	r8, r6, #4294967295
 800f2c4:	f1bb 0f00 	cmp.w	fp, #0
 800f2c8:	d133      	bne.n	800f332 <__gethex+0x356>
 800f2ca:	f1b8 0f00 	cmp.w	r8, #0
 800f2ce:	d004      	beq.n	800f2da <__gethex+0x2fe>
 800f2d0:	4641      	mov	r1, r8
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	f000 febc 	bl	8010050 <__any_on>
 800f2d8:	4683      	mov	fp, r0
 800f2da:	ea4f 1268 	mov.w	r2, r8, asr #5
 800f2de:	2301      	movs	r3, #1
 800f2e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f2e4:	f008 081f 	and.w	r8, r8, #31
 800f2e8:	fa03 f308 	lsl.w	r3, r3, r8
 800f2ec:	4213      	tst	r3, r2
 800f2ee:	4631      	mov	r1, r6
 800f2f0:	4620      	mov	r0, r4
 800f2f2:	bf18      	it	ne
 800f2f4:	f04b 0b02 	orrne.w	fp, fp, #2
 800f2f8:	1bad      	subs	r5, r5, r6
 800f2fa:	f7ff fe07 	bl	800ef0c <rshift>
 800f2fe:	687e      	ldr	r6, [r7, #4]
 800f300:	f04f 0802 	mov.w	r8, #2
 800f304:	f1bb 0f00 	cmp.w	fp, #0
 800f308:	d04a      	beq.n	800f3a0 <__gethex+0x3c4>
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	2b02      	cmp	r3, #2
 800f30e:	d016      	beq.n	800f33e <__gethex+0x362>
 800f310:	2b03      	cmp	r3, #3
 800f312:	d018      	beq.n	800f346 <__gethex+0x36a>
 800f314:	2b01      	cmp	r3, #1
 800f316:	d109      	bne.n	800f32c <__gethex+0x350>
 800f318:	f01b 0f02 	tst.w	fp, #2
 800f31c:	d006      	beq.n	800f32c <__gethex+0x350>
 800f31e:	f8da 3000 	ldr.w	r3, [sl]
 800f322:	ea4b 0b03 	orr.w	fp, fp, r3
 800f326:	f01b 0f01 	tst.w	fp, #1
 800f32a:	d10f      	bne.n	800f34c <__gethex+0x370>
 800f32c:	f048 0810 	orr.w	r8, r8, #16
 800f330:	e036      	b.n	800f3a0 <__gethex+0x3c4>
 800f332:	f04f 0b01 	mov.w	fp, #1
 800f336:	e7d0      	b.n	800f2da <__gethex+0x2fe>
 800f338:	f04f 0801 	mov.w	r8, #1
 800f33c:	e7e2      	b.n	800f304 <__gethex+0x328>
 800f33e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f340:	f1c3 0301 	rsb	r3, r3, #1
 800f344:	930f      	str	r3, [sp, #60]	; 0x3c
 800f346:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d0ef      	beq.n	800f32c <__gethex+0x350>
 800f34c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f350:	f104 0214 	add.w	r2, r4, #20
 800f354:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800f358:	9301      	str	r3, [sp, #4]
 800f35a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800f35e:	2300      	movs	r3, #0
 800f360:	4694      	mov	ip, r2
 800f362:	f852 1b04 	ldr.w	r1, [r2], #4
 800f366:	f1b1 3fff 	cmp.w	r1, #4294967295
 800f36a:	d01e      	beq.n	800f3aa <__gethex+0x3ce>
 800f36c:	3101      	adds	r1, #1
 800f36e:	f8cc 1000 	str.w	r1, [ip]
 800f372:	f1b8 0f02 	cmp.w	r8, #2
 800f376:	f104 0214 	add.w	r2, r4, #20
 800f37a:	d13d      	bne.n	800f3f8 <__gethex+0x41c>
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	3b01      	subs	r3, #1
 800f380:	42ab      	cmp	r3, r5
 800f382:	d10b      	bne.n	800f39c <__gethex+0x3c0>
 800f384:	1169      	asrs	r1, r5, #5
 800f386:	2301      	movs	r3, #1
 800f388:	f005 051f 	and.w	r5, r5, #31
 800f38c:	fa03 f505 	lsl.w	r5, r3, r5
 800f390:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f394:	421d      	tst	r5, r3
 800f396:	bf18      	it	ne
 800f398:	f04f 0801 	movne.w	r8, #1
 800f39c:	f048 0820 	orr.w	r8, r8, #32
 800f3a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f3a2:	601c      	str	r4, [r3, #0]
 800f3a4:	9b02      	ldr	r3, [sp, #8]
 800f3a6:	601e      	str	r6, [r3, #0]
 800f3a8:	e6a2      	b.n	800f0f0 <__gethex+0x114>
 800f3aa:	4290      	cmp	r0, r2
 800f3ac:	f842 3c04 	str.w	r3, [r2, #-4]
 800f3b0:	d8d6      	bhi.n	800f360 <__gethex+0x384>
 800f3b2:	68a2      	ldr	r2, [r4, #8]
 800f3b4:	4593      	cmp	fp, r2
 800f3b6:	db17      	blt.n	800f3e8 <__gethex+0x40c>
 800f3b8:	6861      	ldr	r1, [r4, #4]
 800f3ba:	4648      	mov	r0, r9
 800f3bc:	3101      	adds	r1, #1
 800f3be:	f000 f9bb 	bl	800f738 <_Balloc>
 800f3c2:	4682      	mov	sl, r0
 800f3c4:	b918      	cbnz	r0, 800f3ce <__gethex+0x3f2>
 800f3c6:	4b1b      	ldr	r3, [pc, #108]	; (800f434 <__gethex+0x458>)
 800f3c8:	4602      	mov	r2, r0
 800f3ca:	2184      	movs	r1, #132	; 0x84
 800f3cc:	e6b3      	b.n	800f136 <__gethex+0x15a>
 800f3ce:	6922      	ldr	r2, [r4, #16]
 800f3d0:	3202      	adds	r2, #2
 800f3d2:	f104 010c 	add.w	r1, r4, #12
 800f3d6:	0092      	lsls	r2, r2, #2
 800f3d8:	300c      	adds	r0, #12
 800f3da:	f7ff fd3c 	bl	800ee56 <memcpy>
 800f3de:	4621      	mov	r1, r4
 800f3e0:	4648      	mov	r0, r9
 800f3e2:	f000 f9e9 	bl	800f7b8 <_Bfree>
 800f3e6:	4654      	mov	r4, sl
 800f3e8:	6922      	ldr	r2, [r4, #16]
 800f3ea:	1c51      	adds	r1, r2, #1
 800f3ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f3f0:	6121      	str	r1, [r4, #16]
 800f3f2:	2101      	movs	r1, #1
 800f3f4:	6151      	str	r1, [r2, #20]
 800f3f6:	e7bc      	b.n	800f372 <__gethex+0x396>
 800f3f8:	6921      	ldr	r1, [r4, #16]
 800f3fa:	4559      	cmp	r1, fp
 800f3fc:	dd0b      	ble.n	800f416 <__gethex+0x43a>
 800f3fe:	2101      	movs	r1, #1
 800f400:	4620      	mov	r0, r4
 800f402:	f7ff fd83 	bl	800ef0c <rshift>
 800f406:	68bb      	ldr	r3, [r7, #8]
 800f408:	3601      	adds	r6, #1
 800f40a:	42b3      	cmp	r3, r6
 800f40c:	f6ff aedb 	blt.w	800f1c6 <__gethex+0x1ea>
 800f410:	f04f 0801 	mov.w	r8, #1
 800f414:	e7c2      	b.n	800f39c <__gethex+0x3c0>
 800f416:	f015 051f 	ands.w	r5, r5, #31
 800f41a:	d0f9      	beq.n	800f410 <__gethex+0x434>
 800f41c:	9b01      	ldr	r3, [sp, #4]
 800f41e:	441a      	add	r2, r3
 800f420:	f1c5 0520 	rsb	r5, r5, #32
 800f424:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800f428:	f000 fa78 	bl	800f91c <__hi0bits>
 800f42c:	42a8      	cmp	r0, r5
 800f42e:	dbe6      	blt.n	800f3fe <__gethex+0x422>
 800f430:	e7ee      	b.n	800f410 <__gethex+0x434>
 800f432:	bf00      	nop
 800f434:	080112a8 	.word	0x080112a8

0800f438 <L_shift>:
 800f438:	f1c2 0208 	rsb	r2, r2, #8
 800f43c:	0092      	lsls	r2, r2, #2
 800f43e:	b570      	push	{r4, r5, r6, lr}
 800f440:	f1c2 0620 	rsb	r6, r2, #32
 800f444:	6843      	ldr	r3, [r0, #4]
 800f446:	6804      	ldr	r4, [r0, #0]
 800f448:	fa03 f506 	lsl.w	r5, r3, r6
 800f44c:	432c      	orrs	r4, r5
 800f44e:	40d3      	lsrs	r3, r2
 800f450:	6004      	str	r4, [r0, #0]
 800f452:	f840 3f04 	str.w	r3, [r0, #4]!
 800f456:	4288      	cmp	r0, r1
 800f458:	d3f4      	bcc.n	800f444 <L_shift+0xc>
 800f45a:	bd70      	pop	{r4, r5, r6, pc}

0800f45c <__match>:
 800f45c:	b530      	push	{r4, r5, lr}
 800f45e:	6803      	ldr	r3, [r0, #0]
 800f460:	3301      	adds	r3, #1
 800f462:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f466:	b914      	cbnz	r4, 800f46e <__match+0x12>
 800f468:	6003      	str	r3, [r0, #0]
 800f46a:	2001      	movs	r0, #1
 800f46c:	bd30      	pop	{r4, r5, pc}
 800f46e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f472:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f476:	2d19      	cmp	r5, #25
 800f478:	bf98      	it	ls
 800f47a:	3220      	addls	r2, #32
 800f47c:	42a2      	cmp	r2, r4
 800f47e:	d0f0      	beq.n	800f462 <__match+0x6>
 800f480:	2000      	movs	r0, #0
 800f482:	e7f3      	b.n	800f46c <__match+0x10>

0800f484 <__hexnan>:
 800f484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f488:	680b      	ldr	r3, [r1, #0]
 800f48a:	6801      	ldr	r1, [r0, #0]
 800f48c:	115e      	asrs	r6, r3, #5
 800f48e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f492:	f013 031f 	ands.w	r3, r3, #31
 800f496:	b087      	sub	sp, #28
 800f498:	bf18      	it	ne
 800f49a:	3604      	addne	r6, #4
 800f49c:	2500      	movs	r5, #0
 800f49e:	1f37      	subs	r7, r6, #4
 800f4a0:	4682      	mov	sl, r0
 800f4a2:	4690      	mov	r8, r2
 800f4a4:	9301      	str	r3, [sp, #4]
 800f4a6:	f846 5c04 	str.w	r5, [r6, #-4]
 800f4aa:	46b9      	mov	r9, r7
 800f4ac:	463c      	mov	r4, r7
 800f4ae:	9502      	str	r5, [sp, #8]
 800f4b0:	46ab      	mov	fp, r5
 800f4b2:	784a      	ldrb	r2, [r1, #1]
 800f4b4:	1c4b      	adds	r3, r1, #1
 800f4b6:	9303      	str	r3, [sp, #12]
 800f4b8:	b342      	cbz	r2, 800f50c <__hexnan+0x88>
 800f4ba:	4610      	mov	r0, r2
 800f4bc:	9105      	str	r1, [sp, #20]
 800f4be:	9204      	str	r2, [sp, #16]
 800f4c0:	f7ff fd76 	bl	800efb0 <__hexdig_fun>
 800f4c4:	2800      	cmp	r0, #0
 800f4c6:	d14f      	bne.n	800f568 <__hexnan+0xe4>
 800f4c8:	9a04      	ldr	r2, [sp, #16]
 800f4ca:	9905      	ldr	r1, [sp, #20]
 800f4cc:	2a20      	cmp	r2, #32
 800f4ce:	d818      	bhi.n	800f502 <__hexnan+0x7e>
 800f4d0:	9b02      	ldr	r3, [sp, #8]
 800f4d2:	459b      	cmp	fp, r3
 800f4d4:	dd13      	ble.n	800f4fe <__hexnan+0x7a>
 800f4d6:	454c      	cmp	r4, r9
 800f4d8:	d206      	bcs.n	800f4e8 <__hexnan+0x64>
 800f4da:	2d07      	cmp	r5, #7
 800f4dc:	dc04      	bgt.n	800f4e8 <__hexnan+0x64>
 800f4de:	462a      	mov	r2, r5
 800f4e0:	4649      	mov	r1, r9
 800f4e2:	4620      	mov	r0, r4
 800f4e4:	f7ff ffa8 	bl	800f438 <L_shift>
 800f4e8:	4544      	cmp	r4, r8
 800f4ea:	d950      	bls.n	800f58e <__hexnan+0x10a>
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	f1a4 0904 	sub.w	r9, r4, #4
 800f4f2:	f844 3c04 	str.w	r3, [r4, #-4]
 800f4f6:	f8cd b008 	str.w	fp, [sp, #8]
 800f4fa:	464c      	mov	r4, r9
 800f4fc:	461d      	mov	r5, r3
 800f4fe:	9903      	ldr	r1, [sp, #12]
 800f500:	e7d7      	b.n	800f4b2 <__hexnan+0x2e>
 800f502:	2a29      	cmp	r2, #41	; 0x29
 800f504:	d155      	bne.n	800f5b2 <__hexnan+0x12e>
 800f506:	3102      	adds	r1, #2
 800f508:	f8ca 1000 	str.w	r1, [sl]
 800f50c:	f1bb 0f00 	cmp.w	fp, #0
 800f510:	d04f      	beq.n	800f5b2 <__hexnan+0x12e>
 800f512:	454c      	cmp	r4, r9
 800f514:	d206      	bcs.n	800f524 <__hexnan+0xa0>
 800f516:	2d07      	cmp	r5, #7
 800f518:	dc04      	bgt.n	800f524 <__hexnan+0xa0>
 800f51a:	462a      	mov	r2, r5
 800f51c:	4649      	mov	r1, r9
 800f51e:	4620      	mov	r0, r4
 800f520:	f7ff ff8a 	bl	800f438 <L_shift>
 800f524:	4544      	cmp	r4, r8
 800f526:	d934      	bls.n	800f592 <__hexnan+0x10e>
 800f528:	f1a8 0204 	sub.w	r2, r8, #4
 800f52c:	4623      	mov	r3, r4
 800f52e:	f853 1b04 	ldr.w	r1, [r3], #4
 800f532:	f842 1f04 	str.w	r1, [r2, #4]!
 800f536:	429f      	cmp	r7, r3
 800f538:	d2f9      	bcs.n	800f52e <__hexnan+0xaa>
 800f53a:	1b3b      	subs	r3, r7, r4
 800f53c:	f023 0303 	bic.w	r3, r3, #3
 800f540:	3304      	adds	r3, #4
 800f542:	3e03      	subs	r6, #3
 800f544:	3401      	adds	r4, #1
 800f546:	42a6      	cmp	r6, r4
 800f548:	bf38      	it	cc
 800f54a:	2304      	movcc	r3, #4
 800f54c:	4443      	add	r3, r8
 800f54e:	2200      	movs	r2, #0
 800f550:	f843 2b04 	str.w	r2, [r3], #4
 800f554:	429f      	cmp	r7, r3
 800f556:	d2fb      	bcs.n	800f550 <__hexnan+0xcc>
 800f558:	683b      	ldr	r3, [r7, #0]
 800f55a:	b91b      	cbnz	r3, 800f564 <__hexnan+0xe0>
 800f55c:	4547      	cmp	r7, r8
 800f55e:	d126      	bne.n	800f5ae <__hexnan+0x12a>
 800f560:	2301      	movs	r3, #1
 800f562:	603b      	str	r3, [r7, #0]
 800f564:	2005      	movs	r0, #5
 800f566:	e025      	b.n	800f5b4 <__hexnan+0x130>
 800f568:	3501      	adds	r5, #1
 800f56a:	2d08      	cmp	r5, #8
 800f56c:	f10b 0b01 	add.w	fp, fp, #1
 800f570:	dd06      	ble.n	800f580 <__hexnan+0xfc>
 800f572:	4544      	cmp	r4, r8
 800f574:	d9c3      	bls.n	800f4fe <__hexnan+0x7a>
 800f576:	2300      	movs	r3, #0
 800f578:	f844 3c04 	str.w	r3, [r4, #-4]
 800f57c:	2501      	movs	r5, #1
 800f57e:	3c04      	subs	r4, #4
 800f580:	6822      	ldr	r2, [r4, #0]
 800f582:	f000 000f 	and.w	r0, r0, #15
 800f586:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f58a:	6020      	str	r0, [r4, #0]
 800f58c:	e7b7      	b.n	800f4fe <__hexnan+0x7a>
 800f58e:	2508      	movs	r5, #8
 800f590:	e7b5      	b.n	800f4fe <__hexnan+0x7a>
 800f592:	9b01      	ldr	r3, [sp, #4]
 800f594:	2b00      	cmp	r3, #0
 800f596:	d0df      	beq.n	800f558 <__hexnan+0xd4>
 800f598:	f1c3 0320 	rsb	r3, r3, #32
 800f59c:	f04f 32ff 	mov.w	r2, #4294967295
 800f5a0:	40da      	lsrs	r2, r3
 800f5a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f5a6:	4013      	ands	r3, r2
 800f5a8:	f846 3c04 	str.w	r3, [r6, #-4]
 800f5ac:	e7d4      	b.n	800f558 <__hexnan+0xd4>
 800f5ae:	3f04      	subs	r7, #4
 800f5b0:	e7d2      	b.n	800f558 <__hexnan+0xd4>
 800f5b2:	2004      	movs	r0, #4
 800f5b4:	b007      	add	sp, #28
 800f5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800f5bc <sbrk_aligned>:
 800f5bc:	b570      	push	{r4, r5, r6, lr}
 800f5be:	4e0e      	ldr	r6, [pc, #56]	; (800f5f8 <sbrk_aligned+0x3c>)
 800f5c0:	460c      	mov	r4, r1
 800f5c2:	6831      	ldr	r1, [r6, #0]
 800f5c4:	4605      	mov	r5, r0
 800f5c6:	b911      	cbnz	r1, 800f5ce <sbrk_aligned+0x12>
 800f5c8:	f000 fe1e 	bl	8010208 <_sbrk_r>
 800f5cc:	6030      	str	r0, [r6, #0]
 800f5ce:	4621      	mov	r1, r4
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	f000 fe19 	bl	8010208 <_sbrk_r>
 800f5d6:	1c43      	adds	r3, r0, #1
 800f5d8:	d00a      	beq.n	800f5f0 <sbrk_aligned+0x34>
 800f5da:	1cc4      	adds	r4, r0, #3
 800f5dc:	f024 0403 	bic.w	r4, r4, #3
 800f5e0:	42a0      	cmp	r0, r4
 800f5e2:	d007      	beq.n	800f5f4 <sbrk_aligned+0x38>
 800f5e4:	1a21      	subs	r1, r4, r0
 800f5e6:	4628      	mov	r0, r5
 800f5e8:	f000 fe0e 	bl	8010208 <_sbrk_r>
 800f5ec:	3001      	adds	r0, #1
 800f5ee:	d101      	bne.n	800f5f4 <sbrk_aligned+0x38>
 800f5f0:	f04f 34ff 	mov.w	r4, #4294967295
 800f5f4:	4620      	mov	r0, r4
 800f5f6:	bd70      	pop	{r4, r5, r6, pc}
 800f5f8:	20000b78 	.word	0x20000b78

0800f5fc <_malloc_r>:
 800f5fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f600:	1ccd      	adds	r5, r1, #3
 800f602:	f025 0503 	bic.w	r5, r5, #3
 800f606:	3508      	adds	r5, #8
 800f608:	2d0c      	cmp	r5, #12
 800f60a:	bf38      	it	cc
 800f60c:	250c      	movcc	r5, #12
 800f60e:	2d00      	cmp	r5, #0
 800f610:	4607      	mov	r7, r0
 800f612:	db01      	blt.n	800f618 <_malloc_r+0x1c>
 800f614:	42a9      	cmp	r1, r5
 800f616:	d905      	bls.n	800f624 <_malloc_r+0x28>
 800f618:	230c      	movs	r3, #12
 800f61a:	603b      	str	r3, [r7, #0]
 800f61c:	2600      	movs	r6, #0
 800f61e:	4630      	mov	r0, r6
 800f620:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f624:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f6f8 <_malloc_r+0xfc>
 800f628:	f000 f87a 	bl	800f720 <__malloc_lock>
 800f62c:	f8d8 3000 	ldr.w	r3, [r8]
 800f630:	461c      	mov	r4, r3
 800f632:	bb5c      	cbnz	r4, 800f68c <_malloc_r+0x90>
 800f634:	4629      	mov	r1, r5
 800f636:	4638      	mov	r0, r7
 800f638:	f7ff ffc0 	bl	800f5bc <sbrk_aligned>
 800f63c:	1c43      	adds	r3, r0, #1
 800f63e:	4604      	mov	r4, r0
 800f640:	d155      	bne.n	800f6ee <_malloc_r+0xf2>
 800f642:	f8d8 4000 	ldr.w	r4, [r8]
 800f646:	4626      	mov	r6, r4
 800f648:	2e00      	cmp	r6, #0
 800f64a:	d145      	bne.n	800f6d8 <_malloc_r+0xdc>
 800f64c:	2c00      	cmp	r4, #0
 800f64e:	d048      	beq.n	800f6e2 <_malloc_r+0xe6>
 800f650:	6823      	ldr	r3, [r4, #0]
 800f652:	4631      	mov	r1, r6
 800f654:	4638      	mov	r0, r7
 800f656:	eb04 0903 	add.w	r9, r4, r3
 800f65a:	f000 fdd5 	bl	8010208 <_sbrk_r>
 800f65e:	4581      	cmp	r9, r0
 800f660:	d13f      	bne.n	800f6e2 <_malloc_r+0xe6>
 800f662:	6821      	ldr	r1, [r4, #0]
 800f664:	1a6d      	subs	r5, r5, r1
 800f666:	4629      	mov	r1, r5
 800f668:	4638      	mov	r0, r7
 800f66a:	f7ff ffa7 	bl	800f5bc <sbrk_aligned>
 800f66e:	3001      	adds	r0, #1
 800f670:	d037      	beq.n	800f6e2 <_malloc_r+0xe6>
 800f672:	6823      	ldr	r3, [r4, #0]
 800f674:	442b      	add	r3, r5
 800f676:	6023      	str	r3, [r4, #0]
 800f678:	f8d8 3000 	ldr.w	r3, [r8]
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d038      	beq.n	800f6f2 <_malloc_r+0xf6>
 800f680:	685a      	ldr	r2, [r3, #4]
 800f682:	42a2      	cmp	r2, r4
 800f684:	d12b      	bne.n	800f6de <_malloc_r+0xe2>
 800f686:	2200      	movs	r2, #0
 800f688:	605a      	str	r2, [r3, #4]
 800f68a:	e00f      	b.n	800f6ac <_malloc_r+0xb0>
 800f68c:	6822      	ldr	r2, [r4, #0]
 800f68e:	1b52      	subs	r2, r2, r5
 800f690:	d41f      	bmi.n	800f6d2 <_malloc_r+0xd6>
 800f692:	2a0b      	cmp	r2, #11
 800f694:	d917      	bls.n	800f6c6 <_malloc_r+0xca>
 800f696:	1961      	adds	r1, r4, r5
 800f698:	42a3      	cmp	r3, r4
 800f69a:	6025      	str	r5, [r4, #0]
 800f69c:	bf18      	it	ne
 800f69e:	6059      	strne	r1, [r3, #4]
 800f6a0:	6863      	ldr	r3, [r4, #4]
 800f6a2:	bf08      	it	eq
 800f6a4:	f8c8 1000 	streq.w	r1, [r8]
 800f6a8:	5162      	str	r2, [r4, r5]
 800f6aa:	604b      	str	r3, [r1, #4]
 800f6ac:	4638      	mov	r0, r7
 800f6ae:	f104 060b 	add.w	r6, r4, #11
 800f6b2:	f000 f83b 	bl	800f72c <__malloc_unlock>
 800f6b6:	f026 0607 	bic.w	r6, r6, #7
 800f6ba:	1d23      	adds	r3, r4, #4
 800f6bc:	1af2      	subs	r2, r6, r3
 800f6be:	d0ae      	beq.n	800f61e <_malloc_r+0x22>
 800f6c0:	1b9b      	subs	r3, r3, r6
 800f6c2:	50a3      	str	r3, [r4, r2]
 800f6c4:	e7ab      	b.n	800f61e <_malloc_r+0x22>
 800f6c6:	42a3      	cmp	r3, r4
 800f6c8:	6862      	ldr	r2, [r4, #4]
 800f6ca:	d1dd      	bne.n	800f688 <_malloc_r+0x8c>
 800f6cc:	f8c8 2000 	str.w	r2, [r8]
 800f6d0:	e7ec      	b.n	800f6ac <_malloc_r+0xb0>
 800f6d2:	4623      	mov	r3, r4
 800f6d4:	6864      	ldr	r4, [r4, #4]
 800f6d6:	e7ac      	b.n	800f632 <_malloc_r+0x36>
 800f6d8:	4634      	mov	r4, r6
 800f6da:	6876      	ldr	r6, [r6, #4]
 800f6dc:	e7b4      	b.n	800f648 <_malloc_r+0x4c>
 800f6de:	4613      	mov	r3, r2
 800f6e0:	e7cc      	b.n	800f67c <_malloc_r+0x80>
 800f6e2:	230c      	movs	r3, #12
 800f6e4:	603b      	str	r3, [r7, #0]
 800f6e6:	4638      	mov	r0, r7
 800f6e8:	f000 f820 	bl	800f72c <__malloc_unlock>
 800f6ec:	e797      	b.n	800f61e <_malloc_r+0x22>
 800f6ee:	6025      	str	r5, [r4, #0]
 800f6f0:	e7dc      	b.n	800f6ac <_malloc_r+0xb0>
 800f6f2:	605b      	str	r3, [r3, #4]
 800f6f4:	deff      	udf	#255	; 0xff
 800f6f6:	bf00      	nop
 800f6f8:	20000b74 	.word	0x20000b74

0800f6fc <__ascii_mbtowc>:
 800f6fc:	b082      	sub	sp, #8
 800f6fe:	b901      	cbnz	r1, 800f702 <__ascii_mbtowc+0x6>
 800f700:	a901      	add	r1, sp, #4
 800f702:	b142      	cbz	r2, 800f716 <__ascii_mbtowc+0x1a>
 800f704:	b14b      	cbz	r3, 800f71a <__ascii_mbtowc+0x1e>
 800f706:	7813      	ldrb	r3, [r2, #0]
 800f708:	600b      	str	r3, [r1, #0]
 800f70a:	7812      	ldrb	r2, [r2, #0]
 800f70c:	1e10      	subs	r0, r2, #0
 800f70e:	bf18      	it	ne
 800f710:	2001      	movne	r0, #1
 800f712:	b002      	add	sp, #8
 800f714:	4770      	bx	lr
 800f716:	4610      	mov	r0, r2
 800f718:	e7fb      	b.n	800f712 <__ascii_mbtowc+0x16>
 800f71a:	f06f 0001 	mvn.w	r0, #1
 800f71e:	e7f8      	b.n	800f712 <__ascii_mbtowc+0x16>

0800f720 <__malloc_lock>:
 800f720:	4801      	ldr	r0, [pc, #4]	; (800f728 <__malloc_lock+0x8>)
 800f722:	f7ff bb96 	b.w	800ee52 <__retarget_lock_acquire_recursive>
 800f726:	bf00      	nop
 800f728:	20000b70 	.word	0x20000b70

0800f72c <__malloc_unlock>:
 800f72c:	4801      	ldr	r0, [pc, #4]	; (800f734 <__malloc_unlock+0x8>)
 800f72e:	f7ff bb91 	b.w	800ee54 <__retarget_lock_release_recursive>
 800f732:	bf00      	nop
 800f734:	20000b70 	.word	0x20000b70

0800f738 <_Balloc>:
 800f738:	b570      	push	{r4, r5, r6, lr}
 800f73a:	69c6      	ldr	r6, [r0, #28]
 800f73c:	4604      	mov	r4, r0
 800f73e:	460d      	mov	r5, r1
 800f740:	b976      	cbnz	r6, 800f760 <_Balloc+0x28>
 800f742:	2010      	movs	r0, #16
 800f744:	f000 fda4 	bl	8010290 <malloc>
 800f748:	4602      	mov	r2, r0
 800f74a:	61e0      	str	r0, [r4, #28]
 800f74c:	b920      	cbnz	r0, 800f758 <_Balloc+0x20>
 800f74e:	4b18      	ldr	r3, [pc, #96]	; (800f7b0 <_Balloc+0x78>)
 800f750:	4818      	ldr	r0, [pc, #96]	; (800f7b4 <_Balloc+0x7c>)
 800f752:	216b      	movs	r1, #107	; 0x6b
 800f754:	f000 fd68 	bl	8010228 <__assert_func>
 800f758:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f75c:	6006      	str	r6, [r0, #0]
 800f75e:	60c6      	str	r6, [r0, #12]
 800f760:	69e6      	ldr	r6, [r4, #28]
 800f762:	68f3      	ldr	r3, [r6, #12]
 800f764:	b183      	cbz	r3, 800f788 <_Balloc+0x50>
 800f766:	69e3      	ldr	r3, [r4, #28]
 800f768:	68db      	ldr	r3, [r3, #12]
 800f76a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f76e:	b9b8      	cbnz	r0, 800f7a0 <_Balloc+0x68>
 800f770:	2101      	movs	r1, #1
 800f772:	fa01 f605 	lsl.w	r6, r1, r5
 800f776:	1d72      	adds	r2, r6, #5
 800f778:	0092      	lsls	r2, r2, #2
 800f77a:	4620      	mov	r0, r4
 800f77c:	f000 fd72 	bl	8010264 <_calloc_r>
 800f780:	b160      	cbz	r0, 800f79c <_Balloc+0x64>
 800f782:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f786:	e00e      	b.n	800f7a6 <_Balloc+0x6e>
 800f788:	2221      	movs	r2, #33	; 0x21
 800f78a:	2104      	movs	r1, #4
 800f78c:	4620      	mov	r0, r4
 800f78e:	f000 fd69 	bl	8010264 <_calloc_r>
 800f792:	69e3      	ldr	r3, [r4, #28]
 800f794:	60f0      	str	r0, [r6, #12]
 800f796:	68db      	ldr	r3, [r3, #12]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d1e4      	bne.n	800f766 <_Balloc+0x2e>
 800f79c:	2000      	movs	r0, #0
 800f79e:	bd70      	pop	{r4, r5, r6, pc}
 800f7a0:	6802      	ldr	r2, [r0, #0]
 800f7a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f7ac:	e7f7      	b.n	800f79e <_Balloc+0x66>
 800f7ae:	bf00      	nop
 800f7b0:	08011319 	.word	0x08011319
 800f7b4:	08011330 	.word	0x08011330

0800f7b8 <_Bfree>:
 800f7b8:	b570      	push	{r4, r5, r6, lr}
 800f7ba:	69c6      	ldr	r6, [r0, #28]
 800f7bc:	4605      	mov	r5, r0
 800f7be:	460c      	mov	r4, r1
 800f7c0:	b976      	cbnz	r6, 800f7e0 <_Bfree+0x28>
 800f7c2:	2010      	movs	r0, #16
 800f7c4:	f000 fd64 	bl	8010290 <malloc>
 800f7c8:	4602      	mov	r2, r0
 800f7ca:	61e8      	str	r0, [r5, #28]
 800f7cc:	b920      	cbnz	r0, 800f7d8 <_Bfree+0x20>
 800f7ce:	4b09      	ldr	r3, [pc, #36]	; (800f7f4 <_Bfree+0x3c>)
 800f7d0:	4809      	ldr	r0, [pc, #36]	; (800f7f8 <_Bfree+0x40>)
 800f7d2:	218f      	movs	r1, #143	; 0x8f
 800f7d4:	f000 fd28 	bl	8010228 <__assert_func>
 800f7d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f7dc:	6006      	str	r6, [r0, #0]
 800f7de:	60c6      	str	r6, [r0, #12]
 800f7e0:	b13c      	cbz	r4, 800f7f2 <_Bfree+0x3a>
 800f7e2:	69eb      	ldr	r3, [r5, #28]
 800f7e4:	6862      	ldr	r2, [r4, #4]
 800f7e6:	68db      	ldr	r3, [r3, #12]
 800f7e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f7ec:	6021      	str	r1, [r4, #0]
 800f7ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f7f2:	bd70      	pop	{r4, r5, r6, pc}
 800f7f4:	08011319 	.word	0x08011319
 800f7f8:	08011330 	.word	0x08011330

0800f7fc <__multadd>:
 800f7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f800:	690d      	ldr	r5, [r1, #16]
 800f802:	4607      	mov	r7, r0
 800f804:	460c      	mov	r4, r1
 800f806:	461e      	mov	r6, r3
 800f808:	f101 0c14 	add.w	ip, r1, #20
 800f80c:	2000      	movs	r0, #0
 800f80e:	f8dc 3000 	ldr.w	r3, [ip]
 800f812:	b299      	uxth	r1, r3
 800f814:	fb02 6101 	mla	r1, r2, r1, r6
 800f818:	0c1e      	lsrs	r6, r3, #16
 800f81a:	0c0b      	lsrs	r3, r1, #16
 800f81c:	fb02 3306 	mla	r3, r2, r6, r3
 800f820:	b289      	uxth	r1, r1
 800f822:	3001      	adds	r0, #1
 800f824:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f828:	4285      	cmp	r5, r0
 800f82a:	f84c 1b04 	str.w	r1, [ip], #4
 800f82e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f832:	dcec      	bgt.n	800f80e <__multadd+0x12>
 800f834:	b30e      	cbz	r6, 800f87a <__multadd+0x7e>
 800f836:	68a3      	ldr	r3, [r4, #8]
 800f838:	42ab      	cmp	r3, r5
 800f83a:	dc19      	bgt.n	800f870 <__multadd+0x74>
 800f83c:	6861      	ldr	r1, [r4, #4]
 800f83e:	4638      	mov	r0, r7
 800f840:	3101      	adds	r1, #1
 800f842:	f7ff ff79 	bl	800f738 <_Balloc>
 800f846:	4680      	mov	r8, r0
 800f848:	b928      	cbnz	r0, 800f856 <__multadd+0x5a>
 800f84a:	4602      	mov	r2, r0
 800f84c:	4b0c      	ldr	r3, [pc, #48]	; (800f880 <__multadd+0x84>)
 800f84e:	480d      	ldr	r0, [pc, #52]	; (800f884 <__multadd+0x88>)
 800f850:	21ba      	movs	r1, #186	; 0xba
 800f852:	f000 fce9 	bl	8010228 <__assert_func>
 800f856:	6922      	ldr	r2, [r4, #16]
 800f858:	3202      	adds	r2, #2
 800f85a:	f104 010c 	add.w	r1, r4, #12
 800f85e:	0092      	lsls	r2, r2, #2
 800f860:	300c      	adds	r0, #12
 800f862:	f7ff faf8 	bl	800ee56 <memcpy>
 800f866:	4621      	mov	r1, r4
 800f868:	4638      	mov	r0, r7
 800f86a:	f7ff ffa5 	bl	800f7b8 <_Bfree>
 800f86e:	4644      	mov	r4, r8
 800f870:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f874:	3501      	adds	r5, #1
 800f876:	615e      	str	r6, [r3, #20]
 800f878:	6125      	str	r5, [r4, #16]
 800f87a:	4620      	mov	r0, r4
 800f87c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f880:	080112a8 	.word	0x080112a8
 800f884:	08011330 	.word	0x08011330

0800f888 <__s2b>:
 800f888:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f88c:	460c      	mov	r4, r1
 800f88e:	4615      	mov	r5, r2
 800f890:	461f      	mov	r7, r3
 800f892:	2209      	movs	r2, #9
 800f894:	3308      	adds	r3, #8
 800f896:	4606      	mov	r6, r0
 800f898:	fb93 f3f2 	sdiv	r3, r3, r2
 800f89c:	2100      	movs	r1, #0
 800f89e:	2201      	movs	r2, #1
 800f8a0:	429a      	cmp	r2, r3
 800f8a2:	db09      	blt.n	800f8b8 <__s2b+0x30>
 800f8a4:	4630      	mov	r0, r6
 800f8a6:	f7ff ff47 	bl	800f738 <_Balloc>
 800f8aa:	b940      	cbnz	r0, 800f8be <__s2b+0x36>
 800f8ac:	4602      	mov	r2, r0
 800f8ae:	4b19      	ldr	r3, [pc, #100]	; (800f914 <__s2b+0x8c>)
 800f8b0:	4819      	ldr	r0, [pc, #100]	; (800f918 <__s2b+0x90>)
 800f8b2:	21d3      	movs	r1, #211	; 0xd3
 800f8b4:	f000 fcb8 	bl	8010228 <__assert_func>
 800f8b8:	0052      	lsls	r2, r2, #1
 800f8ba:	3101      	adds	r1, #1
 800f8bc:	e7f0      	b.n	800f8a0 <__s2b+0x18>
 800f8be:	9b08      	ldr	r3, [sp, #32]
 800f8c0:	6143      	str	r3, [r0, #20]
 800f8c2:	2d09      	cmp	r5, #9
 800f8c4:	f04f 0301 	mov.w	r3, #1
 800f8c8:	6103      	str	r3, [r0, #16]
 800f8ca:	dd16      	ble.n	800f8fa <__s2b+0x72>
 800f8cc:	f104 0909 	add.w	r9, r4, #9
 800f8d0:	46c8      	mov	r8, r9
 800f8d2:	442c      	add	r4, r5
 800f8d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f8d8:	4601      	mov	r1, r0
 800f8da:	3b30      	subs	r3, #48	; 0x30
 800f8dc:	220a      	movs	r2, #10
 800f8de:	4630      	mov	r0, r6
 800f8e0:	f7ff ff8c 	bl	800f7fc <__multadd>
 800f8e4:	45a0      	cmp	r8, r4
 800f8e6:	d1f5      	bne.n	800f8d4 <__s2b+0x4c>
 800f8e8:	f1a5 0408 	sub.w	r4, r5, #8
 800f8ec:	444c      	add	r4, r9
 800f8ee:	1b2d      	subs	r5, r5, r4
 800f8f0:	1963      	adds	r3, r4, r5
 800f8f2:	42bb      	cmp	r3, r7
 800f8f4:	db04      	blt.n	800f900 <__s2b+0x78>
 800f8f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8fa:	340a      	adds	r4, #10
 800f8fc:	2509      	movs	r5, #9
 800f8fe:	e7f6      	b.n	800f8ee <__s2b+0x66>
 800f900:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f904:	4601      	mov	r1, r0
 800f906:	3b30      	subs	r3, #48	; 0x30
 800f908:	220a      	movs	r2, #10
 800f90a:	4630      	mov	r0, r6
 800f90c:	f7ff ff76 	bl	800f7fc <__multadd>
 800f910:	e7ee      	b.n	800f8f0 <__s2b+0x68>
 800f912:	bf00      	nop
 800f914:	080112a8 	.word	0x080112a8
 800f918:	08011330 	.word	0x08011330

0800f91c <__hi0bits>:
 800f91c:	0c03      	lsrs	r3, r0, #16
 800f91e:	041b      	lsls	r3, r3, #16
 800f920:	b9d3      	cbnz	r3, 800f958 <__hi0bits+0x3c>
 800f922:	0400      	lsls	r0, r0, #16
 800f924:	2310      	movs	r3, #16
 800f926:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f92a:	bf04      	itt	eq
 800f92c:	0200      	lsleq	r0, r0, #8
 800f92e:	3308      	addeq	r3, #8
 800f930:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f934:	bf04      	itt	eq
 800f936:	0100      	lsleq	r0, r0, #4
 800f938:	3304      	addeq	r3, #4
 800f93a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f93e:	bf04      	itt	eq
 800f940:	0080      	lsleq	r0, r0, #2
 800f942:	3302      	addeq	r3, #2
 800f944:	2800      	cmp	r0, #0
 800f946:	db05      	blt.n	800f954 <__hi0bits+0x38>
 800f948:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f94c:	f103 0301 	add.w	r3, r3, #1
 800f950:	bf08      	it	eq
 800f952:	2320      	moveq	r3, #32
 800f954:	4618      	mov	r0, r3
 800f956:	4770      	bx	lr
 800f958:	2300      	movs	r3, #0
 800f95a:	e7e4      	b.n	800f926 <__hi0bits+0xa>

0800f95c <__lo0bits>:
 800f95c:	6803      	ldr	r3, [r0, #0]
 800f95e:	f013 0207 	ands.w	r2, r3, #7
 800f962:	d00c      	beq.n	800f97e <__lo0bits+0x22>
 800f964:	07d9      	lsls	r1, r3, #31
 800f966:	d422      	bmi.n	800f9ae <__lo0bits+0x52>
 800f968:	079a      	lsls	r2, r3, #30
 800f96a:	bf49      	itett	mi
 800f96c:	085b      	lsrmi	r3, r3, #1
 800f96e:	089b      	lsrpl	r3, r3, #2
 800f970:	6003      	strmi	r3, [r0, #0]
 800f972:	2201      	movmi	r2, #1
 800f974:	bf5c      	itt	pl
 800f976:	6003      	strpl	r3, [r0, #0]
 800f978:	2202      	movpl	r2, #2
 800f97a:	4610      	mov	r0, r2
 800f97c:	4770      	bx	lr
 800f97e:	b299      	uxth	r1, r3
 800f980:	b909      	cbnz	r1, 800f986 <__lo0bits+0x2a>
 800f982:	0c1b      	lsrs	r3, r3, #16
 800f984:	2210      	movs	r2, #16
 800f986:	b2d9      	uxtb	r1, r3
 800f988:	b909      	cbnz	r1, 800f98e <__lo0bits+0x32>
 800f98a:	3208      	adds	r2, #8
 800f98c:	0a1b      	lsrs	r3, r3, #8
 800f98e:	0719      	lsls	r1, r3, #28
 800f990:	bf04      	itt	eq
 800f992:	091b      	lsreq	r3, r3, #4
 800f994:	3204      	addeq	r2, #4
 800f996:	0799      	lsls	r1, r3, #30
 800f998:	bf04      	itt	eq
 800f99a:	089b      	lsreq	r3, r3, #2
 800f99c:	3202      	addeq	r2, #2
 800f99e:	07d9      	lsls	r1, r3, #31
 800f9a0:	d403      	bmi.n	800f9aa <__lo0bits+0x4e>
 800f9a2:	085b      	lsrs	r3, r3, #1
 800f9a4:	f102 0201 	add.w	r2, r2, #1
 800f9a8:	d003      	beq.n	800f9b2 <__lo0bits+0x56>
 800f9aa:	6003      	str	r3, [r0, #0]
 800f9ac:	e7e5      	b.n	800f97a <__lo0bits+0x1e>
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	e7e3      	b.n	800f97a <__lo0bits+0x1e>
 800f9b2:	2220      	movs	r2, #32
 800f9b4:	e7e1      	b.n	800f97a <__lo0bits+0x1e>
	...

0800f9b8 <__i2b>:
 800f9b8:	b510      	push	{r4, lr}
 800f9ba:	460c      	mov	r4, r1
 800f9bc:	2101      	movs	r1, #1
 800f9be:	f7ff febb 	bl	800f738 <_Balloc>
 800f9c2:	4602      	mov	r2, r0
 800f9c4:	b928      	cbnz	r0, 800f9d2 <__i2b+0x1a>
 800f9c6:	4b05      	ldr	r3, [pc, #20]	; (800f9dc <__i2b+0x24>)
 800f9c8:	4805      	ldr	r0, [pc, #20]	; (800f9e0 <__i2b+0x28>)
 800f9ca:	f240 1145 	movw	r1, #325	; 0x145
 800f9ce:	f000 fc2b 	bl	8010228 <__assert_func>
 800f9d2:	2301      	movs	r3, #1
 800f9d4:	6144      	str	r4, [r0, #20]
 800f9d6:	6103      	str	r3, [r0, #16]
 800f9d8:	bd10      	pop	{r4, pc}
 800f9da:	bf00      	nop
 800f9dc:	080112a8 	.word	0x080112a8
 800f9e0:	08011330 	.word	0x08011330

0800f9e4 <__multiply>:
 800f9e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9e8:	4691      	mov	r9, r2
 800f9ea:	690a      	ldr	r2, [r1, #16]
 800f9ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f9f0:	429a      	cmp	r2, r3
 800f9f2:	bfb8      	it	lt
 800f9f4:	460b      	movlt	r3, r1
 800f9f6:	460c      	mov	r4, r1
 800f9f8:	bfbc      	itt	lt
 800f9fa:	464c      	movlt	r4, r9
 800f9fc:	4699      	movlt	r9, r3
 800f9fe:	6927      	ldr	r7, [r4, #16]
 800fa00:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fa04:	68a3      	ldr	r3, [r4, #8]
 800fa06:	6861      	ldr	r1, [r4, #4]
 800fa08:	eb07 060a 	add.w	r6, r7, sl
 800fa0c:	42b3      	cmp	r3, r6
 800fa0e:	b085      	sub	sp, #20
 800fa10:	bfb8      	it	lt
 800fa12:	3101      	addlt	r1, #1
 800fa14:	f7ff fe90 	bl	800f738 <_Balloc>
 800fa18:	b930      	cbnz	r0, 800fa28 <__multiply+0x44>
 800fa1a:	4602      	mov	r2, r0
 800fa1c:	4b44      	ldr	r3, [pc, #272]	; (800fb30 <__multiply+0x14c>)
 800fa1e:	4845      	ldr	r0, [pc, #276]	; (800fb34 <__multiply+0x150>)
 800fa20:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800fa24:	f000 fc00 	bl	8010228 <__assert_func>
 800fa28:	f100 0514 	add.w	r5, r0, #20
 800fa2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800fa30:	462b      	mov	r3, r5
 800fa32:	2200      	movs	r2, #0
 800fa34:	4543      	cmp	r3, r8
 800fa36:	d321      	bcc.n	800fa7c <__multiply+0x98>
 800fa38:	f104 0314 	add.w	r3, r4, #20
 800fa3c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800fa40:	f109 0314 	add.w	r3, r9, #20
 800fa44:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800fa48:	9202      	str	r2, [sp, #8]
 800fa4a:	1b3a      	subs	r2, r7, r4
 800fa4c:	3a15      	subs	r2, #21
 800fa4e:	f022 0203 	bic.w	r2, r2, #3
 800fa52:	3204      	adds	r2, #4
 800fa54:	f104 0115 	add.w	r1, r4, #21
 800fa58:	428f      	cmp	r7, r1
 800fa5a:	bf38      	it	cc
 800fa5c:	2204      	movcc	r2, #4
 800fa5e:	9201      	str	r2, [sp, #4]
 800fa60:	9a02      	ldr	r2, [sp, #8]
 800fa62:	9303      	str	r3, [sp, #12]
 800fa64:	429a      	cmp	r2, r3
 800fa66:	d80c      	bhi.n	800fa82 <__multiply+0x9e>
 800fa68:	2e00      	cmp	r6, #0
 800fa6a:	dd03      	ble.n	800fa74 <__multiply+0x90>
 800fa6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d05b      	beq.n	800fb2c <__multiply+0x148>
 800fa74:	6106      	str	r6, [r0, #16]
 800fa76:	b005      	add	sp, #20
 800fa78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa7c:	f843 2b04 	str.w	r2, [r3], #4
 800fa80:	e7d8      	b.n	800fa34 <__multiply+0x50>
 800fa82:	f8b3 a000 	ldrh.w	sl, [r3]
 800fa86:	f1ba 0f00 	cmp.w	sl, #0
 800fa8a:	d024      	beq.n	800fad6 <__multiply+0xf2>
 800fa8c:	f104 0e14 	add.w	lr, r4, #20
 800fa90:	46a9      	mov	r9, r5
 800fa92:	f04f 0c00 	mov.w	ip, #0
 800fa96:	f85e 2b04 	ldr.w	r2, [lr], #4
 800fa9a:	f8d9 1000 	ldr.w	r1, [r9]
 800fa9e:	fa1f fb82 	uxth.w	fp, r2
 800faa2:	b289      	uxth	r1, r1
 800faa4:	fb0a 110b 	mla	r1, sl, fp, r1
 800faa8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800faac:	f8d9 2000 	ldr.w	r2, [r9]
 800fab0:	4461      	add	r1, ip
 800fab2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fab6:	fb0a c20b 	mla	r2, sl, fp, ip
 800faba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fabe:	b289      	uxth	r1, r1
 800fac0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fac4:	4577      	cmp	r7, lr
 800fac6:	f849 1b04 	str.w	r1, [r9], #4
 800faca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800face:	d8e2      	bhi.n	800fa96 <__multiply+0xb2>
 800fad0:	9a01      	ldr	r2, [sp, #4]
 800fad2:	f845 c002 	str.w	ip, [r5, r2]
 800fad6:	9a03      	ldr	r2, [sp, #12]
 800fad8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fadc:	3304      	adds	r3, #4
 800fade:	f1b9 0f00 	cmp.w	r9, #0
 800fae2:	d021      	beq.n	800fb28 <__multiply+0x144>
 800fae4:	6829      	ldr	r1, [r5, #0]
 800fae6:	f104 0c14 	add.w	ip, r4, #20
 800faea:	46ae      	mov	lr, r5
 800faec:	f04f 0a00 	mov.w	sl, #0
 800faf0:	f8bc b000 	ldrh.w	fp, [ip]
 800faf4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800faf8:	fb09 220b 	mla	r2, r9, fp, r2
 800fafc:	4452      	add	r2, sl
 800fafe:	b289      	uxth	r1, r1
 800fb00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fb04:	f84e 1b04 	str.w	r1, [lr], #4
 800fb08:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fb0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fb10:	f8be 1000 	ldrh.w	r1, [lr]
 800fb14:	fb09 110a 	mla	r1, r9, sl, r1
 800fb18:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800fb1c:	4567      	cmp	r7, ip
 800fb1e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fb22:	d8e5      	bhi.n	800faf0 <__multiply+0x10c>
 800fb24:	9a01      	ldr	r2, [sp, #4]
 800fb26:	50a9      	str	r1, [r5, r2]
 800fb28:	3504      	adds	r5, #4
 800fb2a:	e799      	b.n	800fa60 <__multiply+0x7c>
 800fb2c:	3e01      	subs	r6, #1
 800fb2e:	e79b      	b.n	800fa68 <__multiply+0x84>
 800fb30:	080112a8 	.word	0x080112a8
 800fb34:	08011330 	.word	0x08011330

0800fb38 <__pow5mult>:
 800fb38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb3c:	4615      	mov	r5, r2
 800fb3e:	f012 0203 	ands.w	r2, r2, #3
 800fb42:	4606      	mov	r6, r0
 800fb44:	460f      	mov	r7, r1
 800fb46:	d007      	beq.n	800fb58 <__pow5mult+0x20>
 800fb48:	4c25      	ldr	r4, [pc, #148]	; (800fbe0 <__pow5mult+0xa8>)
 800fb4a:	3a01      	subs	r2, #1
 800fb4c:	2300      	movs	r3, #0
 800fb4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fb52:	f7ff fe53 	bl	800f7fc <__multadd>
 800fb56:	4607      	mov	r7, r0
 800fb58:	10ad      	asrs	r5, r5, #2
 800fb5a:	d03d      	beq.n	800fbd8 <__pow5mult+0xa0>
 800fb5c:	69f4      	ldr	r4, [r6, #28]
 800fb5e:	b97c      	cbnz	r4, 800fb80 <__pow5mult+0x48>
 800fb60:	2010      	movs	r0, #16
 800fb62:	f000 fb95 	bl	8010290 <malloc>
 800fb66:	4602      	mov	r2, r0
 800fb68:	61f0      	str	r0, [r6, #28]
 800fb6a:	b928      	cbnz	r0, 800fb78 <__pow5mult+0x40>
 800fb6c:	4b1d      	ldr	r3, [pc, #116]	; (800fbe4 <__pow5mult+0xac>)
 800fb6e:	481e      	ldr	r0, [pc, #120]	; (800fbe8 <__pow5mult+0xb0>)
 800fb70:	f240 11b3 	movw	r1, #435	; 0x1b3
 800fb74:	f000 fb58 	bl	8010228 <__assert_func>
 800fb78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fb7c:	6004      	str	r4, [r0, #0]
 800fb7e:	60c4      	str	r4, [r0, #12]
 800fb80:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800fb84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fb88:	b94c      	cbnz	r4, 800fb9e <__pow5mult+0x66>
 800fb8a:	f240 2171 	movw	r1, #625	; 0x271
 800fb8e:	4630      	mov	r0, r6
 800fb90:	f7ff ff12 	bl	800f9b8 <__i2b>
 800fb94:	2300      	movs	r3, #0
 800fb96:	f8c8 0008 	str.w	r0, [r8, #8]
 800fb9a:	4604      	mov	r4, r0
 800fb9c:	6003      	str	r3, [r0, #0]
 800fb9e:	f04f 0900 	mov.w	r9, #0
 800fba2:	07eb      	lsls	r3, r5, #31
 800fba4:	d50a      	bpl.n	800fbbc <__pow5mult+0x84>
 800fba6:	4639      	mov	r1, r7
 800fba8:	4622      	mov	r2, r4
 800fbaa:	4630      	mov	r0, r6
 800fbac:	f7ff ff1a 	bl	800f9e4 <__multiply>
 800fbb0:	4639      	mov	r1, r7
 800fbb2:	4680      	mov	r8, r0
 800fbb4:	4630      	mov	r0, r6
 800fbb6:	f7ff fdff 	bl	800f7b8 <_Bfree>
 800fbba:	4647      	mov	r7, r8
 800fbbc:	106d      	asrs	r5, r5, #1
 800fbbe:	d00b      	beq.n	800fbd8 <__pow5mult+0xa0>
 800fbc0:	6820      	ldr	r0, [r4, #0]
 800fbc2:	b938      	cbnz	r0, 800fbd4 <__pow5mult+0x9c>
 800fbc4:	4622      	mov	r2, r4
 800fbc6:	4621      	mov	r1, r4
 800fbc8:	4630      	mov	r0, r6
 800fbca:	f7ff ff0b 	bl	800f9e4 <__multiply>
 800fbce:	6020      	str	r0, [r4, #0]
 800fbd0:	f8c0 9000 	str.w	r9, [r0]
 800fbd4:	4604      	mov	r4, r0
 800fbd6:	e7e4      	b.n	800fba2 <__pow5mult+0x6a>
 800fbd8:	4638      	mov	r0, r7
 800fbda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fbde:	bf00      	nop
 800fbe0:	08011480 	.word	0x08011480
 800fbe4:	08011319 	.word	0x08011319
 800fbe8:	08011330 	.word	0x08011330

0800fbec <__lshift>:
 800fbec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fbf0:	460c      	mov	r4, r1
 800fbf2:	6849      	ldr	r1, [r1, #4]
 800fbf4:	6923      	ldr	r3, [r4, #16]
 800fbf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fbfa:	68a3      	ldr	r3, [r4, #8]
 800fbfc:	4607      	mov	r7, r0
 800fbfe:	4691      	mov	r9, r2
 800fc00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fc04:	f108 0601 	add.w	r6, r8, #1
 800fc08:	42b3      	cmp	r3, r6
 800fc0a:	db0b      	blt.n	800fc24 <__lshift+0x38>
 800fc0c:	4638      	mov	r0, r7
 800fc0e:	f7ff fd93 	bl	800f738 <_Balloc>
 800fc12:	4605      	mov	r5, r0
 800fc14:	b948      	cbnz	r0, 800fc2a <__lshift+0x3e>
 800fc16:	4602      	mov	r2, r0
 800fc18:	4b28      	ldr	r3, [pc, #160]	; (800fcbc <__lshift+0xd0>)
 800fc1a:	4829      	ldr	r0, [pc, #164]	; (800fcc0 <__lshift+0xd4>)
 800fc1c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800fc20:	f000 fb02 	bl	8010228 <__assert_func>
 800fc24:	3101      	adds	r1, #1
 800fc26:	005b      	lsls	r3, r3, #1
 800fc28:	e7ee      	b.n	800fc08 <__lshift+0x1c>
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	f100 0114 	add.w	r1, r0, #20
 800fc30:	f100 0210 	add.w	r2, r0, #16
 800fc34:	4618      	mov	r0, r3
 800fc36:	4553      	cmp	r3, sl
 800fc38:	db33      	blt.n	800fca2 <__lshift+0xb6>
 800fc3a:	6920      	ldr	r0, [r4, #16]
 800fc3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fc40:	f104 0314 	add.w	r3, r4, #20
 800fc44:	f019 091f 	ands.w	r9, r9, #31
 800fc48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fc4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fc50:	d02b      	beq.n	800fcaa <__lshift+0xbe>
 800fc52:	f1c9 0e20 	rsb	lr, r9, #32
 800fc56:	468a      	mov	sl, r1
 800fc58:	2200      	movs	r2, #0
 800fc5a:	6818      	ldr	r0, [r3, #0]
 800fc5c:	fa00 f009 	lsl.w	r0, r0, r9
 800fc60:	4310      	orrs	r0, r2
 800fc62:	f84a 0b04 	str.w	r0, [sl], #4
 800fc66:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc6a:	459c      	cmp	ip, r3
 800fc6c:	fa22 f20e 	lsr.w	r2, r2, lr
 800fc70:	d8f3      	bhi.n	800fc5a <__lshift+0x6e>
 800fc72:	ebac 0304 	sub.w	r3, ip, r4
 800fc76:	3b15      	subs	r3, #21
 800fc78:	f023 0303 	bic.w	r3, r3, #3
 800fc7c:	3304      	adds	r3, #4
 800fc7e:	f104 0015 	add.w	r0, r4, #21
 800fc82:	4584      	cmp	ip, r0
 800fc84:	bf38      	it	cc
 800fc86:	2304      	movcc	r3, #4
 800fc88:	50ca      	str	r2, [r1, r3]
 800fc8a:	b10a      	cbz	r2, 800fc90 <__lshift+0xa4>
 800fc8c:	f108 0602 	add.w	r6, r8, #2
 800fc90:	3e01      	subs	r6, #1
 800fc92:	4638      	mov	r0, r7
 800fc94:	612e      	str	r6, [r5, #16]
 800fc96:	4621      	mov	r1, r4
 800fc98:	f7ff fd8e 	bl	800f7b8 <_Bfree>
 800fc9c:	4628      	mov	r0, r5
 800fc9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fca2:	f842 0f04 	str.w	r0, [r2, #4]!
 800fca6:	3301      	adds	r3, #1
 800fca8:	e7c5      	b.n	800fc36 <__lshift+0x4a>
 800fcaa:	3904      	subs	r1, #4
 800fcac:	f853 2b04 	ldr.w	r2, [r3], #4
 800fcb0:	f841 2f04 	str.w	r2, [r1, #4]!
 800fcb4:	459c      	cmp	ip, r3
 800fcb6:	d8f9      	bhi.n	800fcac <__lshift+0xc0>
 800fcb8:	e7ea      	b.n	800fc90 <__lshift+0xa4>
 800fcba:	bf00      	nop
 800fcbc:	080112a8 	.word	0x080112a8
 800fcc0:	08011330 	.word	0x08011330

0800fcc4 <__mcmp>:
 800fcc4:	b530      	push	{r4, r5, lr}
 800fcc6:	6902      	ldr	r2, [r0, #16]
 800fcc8:	690c      	ldr	r4, [r1, #16]
 800fcca:	1b12      	subs	r2, r2, r4
 800fccc:	d10e      	bne.n	800fcec <__mcmp+0x28>
 800fcce:	f100 0314 	add.w	r3, r0, #20
 800fcd2:	3114      	adds	r1, #20
 800fcd4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fcd8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fcdc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fce0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fce4:	42a5      	cmp	r5, r4
 800fce6:	d003      	beq.n	800fcf0 <__mcmp+0x2c>
 800fce8:	d305      	bcc.n	800fcf6 <__mcmp+0x32>
 800fcea:	2201      	movs	r2, #1
 800fcec:	4610      	mov	r0, r2
 800fcee:	bd30      	pop	{r4, r5, pc}
 800fcf0:	4283      	cmp	r3, r0
 800fcf2:	d3f3      	bcc.n	800fcdc <__mcmp+0x18>
 800fcf4:	e7fa      	b.n	800fcec <__mcmp+0x28>
 800fcf6:	f04f 32ff 	mov.w	r2, #4294967295
 800fcfa:	e7f7      	b.n	800fcec <__mcmp+0x28>

0800fcfc <__mdiff>:
 800fcfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd00:	460c      	mov	r4, r1
 800fd02:	4606      	mov	r6, r0
 800fd04:	4611      	mov	r1, r2
 800fd06:	4620      	mov	r0, r4
 800fd08:	4690      	mov	r8, r2
 800fd0a:	f7ff ffdb 	bl	800fcc4 <__mcmp>
 800fd0e:	1e05      	subs	r5, r0, #0
 800fd10:	d110      	bne.n	800fd34 <__mdiff+0x38>
 800fd12:	4629      	mov	r1, r5
 800fd14:	4630      	mov	r0, r6
 800fd16:	f7ff fd0f 	bl	800f738 <_Balloc>
 800fd1a:	b930      	cbnz	r0, 800fd2a <__mdiff+0x2e>
 800fd1c:	4b3a      	ldr	r3, [pc, #232]	; (800fe08 <__mdiff+0x10c>)
 800fd1e:	4602      	mov	r2, r0
 800fd20:	f240 2137 	movw	r1, #567	; 0x237
 800fd24:	4839      	ldr	r0, [pc, #228]	; (800fe0c <__mdiff+0x110>)
 800fd26:	f000 fa7f 	bl	8010228 <__assert_func>
 800fd2a:	2301      	movs	r3, #1
 800fd2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fd30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd34:	bfa4      	itt	ge
 800fd36:	4643      	movge	r3, r8
 800fd38:	46a0      	movge	r8, r4
 800fd3a:	4630      	mov	r0, r6
 800fd3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fd40:	bfa6      	itte	ge
 800fd42:	461c      	movge	r4, r3
 800fd44:	2500      	movge	r5, #0
 800fd46:	2501      	movlt	r5, #1
 800fd48:	f7ff fcf6 	bl	800f738 <_Balloc>
 800fd4c:	b920      	cbnz	r0, 800fd58 <__mdiff+0x5c>
 800fd4e:	4b2e      	ldr	r3, [pc, #184]	; (800fe08 <__mdiff+0x10c>)
 800fd50:	4602      	mov	r2, r0
 800fd52:	f240 2145 	movw	r1, #581	; 0x245
 800fd56:	e7e5      	b.n	800fd24 <__mdiff+0x28>
 800fd58:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fd5c:	6926      	ldr	r6, [r4, #16]
 800fd5e:	60c5      	str	r5, [r0, #12]
 800fd60:	f104 0914 	add.w	r9, r4, #20
 800fd64:	f108 0514 	add.w	r5, r8, #20
 800fd68:	f100 0e14 	add.w	lr, r0, #20
 800fd6c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800fd70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fd74:	f108 0210 	add.w	r2, r8, #16
 800fd78:	46f2      	mov	sl, lr
 800fd7a:	2100      	movs	r1, #0
 800fd7c:	f859 3b04 	ldr.w	r3, [r9], #4
 800fd80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fd84:	fa11 f88b 	uxtah	r8, r1, fp
 800fd88:	b299      	uxth	r1, r3
 800fd8a:	0c1b      	lsrs	r3, r3, #16
 800fd8c:	eba8 0801 	sub.w	r8, r8, r1
 800fd90:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fd94:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fd98:	fa1f f888 	uxth.w	r8, r8
 800fd9c:	1419      	asrs	r1, r3, #16
 800fd9e:	454e      	cmp	r6, r9
 800fda0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fda4:	f84a 3b04 	str.w	r3, [sl], #4
 800fda8:	d8e8      	bhi.n	800fd7c <__mdiff+0x80>
 800fdaa:	1b33      	subs	r3, r6, r4
 800fdac:	3b15      	subs	r3, #21
 800fdae:	f023 0303 	bic.w	r3, r3, #3
 800fdb2:	3304      	adds	r3, #4
 800fdb4:	3415      	adds	r4, #21
 800fdb6:	42a6      	cmp	r6, r4
 800fdb8:	bf38      	it	cc
 800fdba:	2304      	movcc	r3, #4
 800fdbc:	441d      	add	r5, r3
 800fdbe:	4473      	add	r3, lr
 800fdc0:	469e      	mov	lr, r3
 800fdc2:	462e      	mov	r6, r5
 800fdc4:	4566      	cmp	r6, ip
 800fdc6:	d30e      	bcc.n	800fde6 <__mdiff+0xea>
 800fdc8:	f10c 0203 	add.w	r2, ip, #3
 800fdcc:	1b52      	subs	r2, r2, r5
 800fdce:	f022 0203 	bic.w	r2, r2, #3
 800fdd2:	3d03      	subs	r5, #3
 800fdd4:	45ac      	cmp	ip, r5
 800fdd6:	bf38      	it	cc
 800fdd8:	2200      	movcc	r2, #0
 800fdda:	4413      	add	r3, r2
 800fddc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fde0:	b17a      	cbz	r2, 800fe02 <__mdiff+0x106>
 800fde2:	6107      	str	r7, [r0, #16]
 800fde4:	e7a4      	b.n	800fd30 <__mdiff+0x34>
 800fde6:	f856 8b04 	ldr.w	r8, [r6], #4
 800fdea:	fa11 f288 	uxtah	r2, r1, r8
 800fdee:	1414      	asrs	r4, r2, #16
 800fdf0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fdf4:	b292      	uxth	r2, r2
 800fdf6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fdfa:	f84e 2b04 	str.w	r2, [lr], #4
 800fdfe:	1421      	asrs	r1, r4, #16
 800fe00:	e7e0      	b.n	800fdc4 <__mdiff+0xc8>
 800fe02:	3f01      	subs	r7, #1
 800fe04:	e7ea      	b.n	800fddc <__mdiff+0xe0>
 800fe06:	bf00      	nop
 800fe08:	080112a8 	.word	0x080112a8
 800fe0c:	08011330 	.word	0x08011330

0800fe10 <__ulp>:
 800fe10:	b082      	sub	sp, #8
 800fe12:	ed8d 0b00 	vstr	d0, [sp]
 800fe16:	9a01      	ldr	r2, [sp, #4]
 800fe18:	4b0f      	ldr	r3, [pc, #60]	; (800fe58 <__ulp+0x48>)
 800fe1a:	4013      	ands	r3, r2
 800fe1c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	dc08      	bgt.n	800fe36 <__ulp+0x26>
 800fe24:	425b      	negs	r3, r3
 800fe26:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800fe2a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fe2e:	da04      	bge.n	800fe3a <__ulp+0x2a>
 800fe30:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800fe34:	4113      	asrs	r3, r2
 800fe36:	2200      	movs	r2, #0
 800fe38:	e008      	b.n	800fe4c <__ulp+0x3c>
 800fe3a:	f1a2 0314 	sub.w	r3, r2, #20
 800fe3e:	2b1e      	cmp	r3, #30
 800fe40:	bfda      	itte	le
 800fe42:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800fe46:	40da      	lsrle	r2, r3
 800fe48:	2201      	movgt	r2, #1
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	4619      	mov	r1, r3
 800fe4e:	4610      	mov	r0, r2
 800fe50:	ec41 0b10 	vmov	d0, r0, r1
 800fe54:	b002      	add	sp, #8
 800fe56:	4770      	bx	lr
 800fe58:	7ff00000 	.word	0x7ff00000

0800fe5c <__b2d>:
 800fe5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe60:	6906      	ldr	r6, [r0, #16]
 800fe62:	f100 0814 	add.w	r8, r0, #20
 800fe66:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800fe6a:	1f37      	subs	r7, r6, #4
 800fe6c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fe70:	4610      	mov	r0, r2
 800fe72:	f7ff fd53 	bl	800f91c <__hi0bits>
 800fe76:	f1c0 0320 	rsb	r3, r0, #32
 800fe7a:	280a      	cmp	r0, #10
 800fe7c:	600b      	str	r3, [r1, #0]
 800fe7e:	491b      	ldr	r1, [pc, #108]	; (800feec <__b2d+0x90>)
 800fe80:	dc15      	bgt.n	800feae <__b2d+0x52>
 800fe82:	f1c0 0c0b 	rsb	ip, r0, #11
 800fe86:	fa22 f30c 	lsr.w	r3, r2, ip
 800fe8a:	45b8      	cmp	r8, r7
 800fe8c:	ea43 0501 	orr.w	r5, r3, r1
 800fe90:	bf34      	ite	cc
 800fe92:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fe96:	2300      	movcs	r3, #0
 800fe98:	3015      	adds	r0, #21
 800fe9a:	fa02 f000 	lsl.w	r0, r2, r0
 800fe9e:	fa23 f30c 	lsr.w	r3, r3, ip
 800fea2:	4303      	orrs	r3, r0
 800fea4:	461c      	mov	r4, r3
 800fea6:	ec45 4b10 	vmov	d0, r4, r5
 800feaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800feae:	45b8      	cmp	r8, r7
 800feb0:	bf3a      	itte	cc
 800feb2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800feb6:	f1a6 0708 	subcc.w	r7, r6, #8
 800feba:	2300      	movcs	r3, #0
 800febc:	380b      	subs	r0, #11
 800febe:	d012      	beq.n	800fee6 <__b2d+0x8a>
 800fec0:	f1c0 0120 	rsb	r1, r0, #32
 800fec4:	fa23 f401 	lsr.w	r4, r3, r1
 800fec8:	4082      	lsls	r2, r0
 800feca:	4322      	orrs	r2, r4
 800fecc:	4547      	cmp	r7, r8
 800fece:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800fed2:	bf8c      	ite	hi
 800fed4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800fed8:	2200      	movls	r2, #0
 800feda:	4083      	lsls	r3, r0
 800fedc:	40ca      	lsrs	r2, r1
 800fede:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800fee2:	4313      	orrs	r3, r2
 800fee4:	e7de      	b.n	800fea4 <__b2d+0x48>
 800fee6:	ea42 0501 	orr.w	r5, r2, r1
 800feea:	e7db      	b.n	800fea4 <__b2d+0x48>
 800feec:	3ff00000 	.word	0x3ff00000

0800fef0 <__d2b>:
 800fef0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fef4:	460f      	mov	r7, r1
 800fef6:	2101      	movs	r1, #1
 800fef8:	ec59 8b10 	vmov	r8, r9, d0
 800fefc:	4616      	mov	r6, r2
 800fefe:	f7ff fc1b 	bl	800f738 <_Balloc>
 800ff02:	4604      	mov	r4, r0
 800ff04:	b930      	cbnz	r0, 800ff14 <__d2b+0x24>
 800ff06:	4602      	mov	r2, r0
 800ff08:	4b24      	ldr	r3, [pc, #144]	; (800ff9c <__d2b+0xac>)
 800ff0a:	4825      	ldr	r0, [pc, #148]	; (800ffa0 <__d2b+0xb0>)
 800ff0c:	f240 310f 	movw	r1, #783	; 0x30f
 800ff10:	f000 f98a 	bl	8010228 <__assert_func>
 800ff14:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ff18:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ff1c:	bb2d      	cbnz	r5, 800ff6a <__d2b+0x7a>
 800ff1e:	9301      	str	r3, [sp, #4]
 800ff20:	f1b8 0300 	subs.w	r3, r8, #0
 800ff24:	d026      	beq.n	800ff74 <__d2b+0x84>
 800ff26:	4668      	mov	r0, sp
 800ff28:	9300      	str	r3, [sp, #0]
 800ff2a:	f7ff fd17 	bl	800f95c <__lo0bits>
 800ff2e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ff32:	b1e8      	cbz	r0, 800ff70 <__d2b+0x80>
 800ff34:	f1c0 0320 	rsb	r3, r0, #32
 800ff38:	fa02 f303 	lsl.w	r3, r2, r3
 800ff3c:	430b      	orrs	r3, r1
 800ff3e:	40c2      	lsrs	r2, r0
 800ff40:	6163      	str	r3, [r4, #20]
 800ff42:	9201      	str	r2, [sp, #4]
 800ff44:	9b01      	ldr	r3, [sp, #4]
 800ff46:	61a3      	str	r3, [r4, #24]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	bf14      	ite	ne
 800ff4c:	2202      	movne	r2, #2
 800ff4e:	2201      	moveq	r2, #1
 800ff50:	6122      	str	r2, [r4, #16]
 800ff52:	b1bd      	cbz	r5, 800ff84 <__d2b+0x94>
 800ff54:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ff58:	4405      	add	r5, r0
 800ff5a:	603d      	str	r5, [r7, #0]
 800ff5c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ff60:	6030      	str	r0, [r6, #0]
 800ff62:	4620      	mov	r0, r4
 800ff64:	b003      	add	sp, #12
 800ff66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ff6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ff6e:	e7d6      	b.n	800ff1e <__d2b+0x2e>
 800ff70:	6161      	str	r1, [r4, #20]
 800ff72:	e7e7      	b.n	800ff44 <__d2b+0x54>
 800ff74:	a801      	add	r0, sp, #4
 800ff76:	f7ff fcf1 	bl	800f95c <__lo0bits>
 800ff7a:	9b01      	ldr	r3, [sp, #4]
 800ff7c:	6163      	str	r3, [r4, #20]
 800ff7e:	3020      	adds	r0, #32
 800ff80:	2201      	movs	r2, #1
 800ff82:	e7e5      	b.n	800ff50 <__d2b+0x60>
 800ff84:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ff88:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ff8c:	6038      	str	r0, [r7, #0]
 800ff8e:	6918      	ldr	r0, [r3, #16]
 800ff90:	f7ff fcc4 	bl	800f91c <__hi0bits>
 800ff94:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ff98:	e7e2      	b.n	800ff60 <__d2b+0x70>
 800ff9a:	bf00      	nop
 800ff9c:	080112a8 	.word	0x080112a8
 800ffa0:	08011330 	.word	0x08011330

0800ffa4 <__ratio>:
 800ffa4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffa8:	4688      	mov	r8, r1
 800ffaa:	4669      	mov	r1, sp
 800ffac:	4681      	mov	r9, r0
 800ffae:	f7ff ff55 	bl	800fe5c <__b2d>
 800ffb2:	a901      	add	r1, sp, #4
 800ffb4:	4640      	mov	r0, r8
 800ffb6:	ec55 4b10 	vmov	r4, r5, d0
 800ffba:	f7ff ff4f 	bl	800fe5c <__b2d>
 800ffbe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ffc2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ffc6:	eba3 0c02 	sub.w	ip, r3, r2
 800ffca:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ffce:	1a9b      	subs	r3, r3, r2
 800ffd0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ffd4:	ec51 0b10 	vmov	r0, r1, d0
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	bfd6      	itet	le
 800ffdc:	460a      	movle	r2, r1
 800ffde:	462a      	movgt	r2, r5
 800ffe0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ffe4:	468b      	mov	fp, r1
 800ffe6:	462f      	mov	r7, r5
 800ffe8:	bfd4      	ite	le
 800ffea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ffee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fff2:	4620      	mov	r0, r4
 800fff4:	ee10 2a10 	vmov	r2, s0
 800fff8:	465b      	mov	r3, fp
 800fffa:	4639      	mov	r1, r7
 800fffc:	f7f0 fc1e 	bl	800083c <__aeabi_ddiv>
 8010000:	ec41 0b10 	vmov	d0, r0, r1
 8010004:	b003      	add	sp, #12
 8010006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801000a <__copybits>:
 801000a:	3901      	subs	r1, #1
 801000c:	b570      	push	{r4, r5, r6, lr}
 801000e:	1149      	asrs	r1, r1, #5
 8010010:	6914      	ldr	r4, [r2, #16]
 8010012:	3101      	adds	r1, #1
 8010014:	f102 0314 	add.w	r3, r2, #20
 8010018:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801001c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010020:	1f05      	subs	r5, r0, #4
 8010022:	42a3      	cmp	r3, r4
 8010024:	d30c      	bcc.n	8010040 <__copybits+0x36>
 8010026:	1aa3      	subs	r3, r4, r2
 8010028:	3b11      	subs	r3, #17
 801002a:	f023 0303 	bic.w	r3, r3, #3
 801002e:	3211      	adds	r2, #17
 8010030:	42a2      	cmp	r2, r4
 8010032:	bf88      	it	hi
 8010034:	2300      	movhi	r3, #0
 8010036:	4418      	add	r0, r3
 8010038:	2300      	movs	r3, #0
 801003a:	4288      	cmp	r0, r1
 801003c:	d305      	bcc.n	801004a <__copybits+0x40>
 801003e:	bd70      	pop	{r4, r5, r6, pc}
 8010040:	f853 6b04 	ldr.w	r6, [r3], #4
 8010044:	f845 6f04 	str.w	r6, [r5, #4]!
 8010048:	e7eb      	b.n	8010022 <__copybits+0x18>
 801004a:	f840 3b04 	str.w	r3, [r0], #4
 801004e:	e7f4      	b.n	801003a <__copybits+0x30>

08010050 <__any_on>:
 8010050:	f100 0214 	add.w	r2, r0, #20
 8010054:	6900      	ldr	r0, [r0, #16]
 8010056:	114b      	asrs	r3, r1, #5
 8010058:	4298      	cmp	r0, r3
 801005a:	b510      	push	{r4, lr}
 801005c:	db11      	blt.n	8010082 <__any_on+0x32>
 801005e:	dd0a      	ble.n	8010076 <__any_on+0x26>
 8010060:	f011 011f 	ands.w	r1, r1, #31
 8010064:	d007      	beq.n	8010076 <__any_on+0x26>
 8010066:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801006a:	fa24 f001 	lsr.w	r0, r4, r1
 801006e:	fa00 f101 	lsl.w	r1, r0, r1
 8010072:	428c      	cmp	r4, r1
 8010074:	d10b      	bne.n	801008e <__any_on+0x3e>
 8010076:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801007a:	4293      	cmp	r3, r2
 801007c:	d803      	bhi.n	8010086 <__any_on+0x36>
 801007e:	2000      	movs	r0, #0
 8010080:	bd10      	pop	{r4, pc}
 8010082:	4603      	mov	r3, r0
 8010084:	e7f7      	b.n	8010076 <__any_on+0x26>
 8010086:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801008a:	2900      	cmp	r1, #0
 801008c:	d0f5      	beq.n	801007a <__any_on+0x2a>
 801008e:	2001      	movs	r0, #1
 8010090:	e7f6      	b.n	8010080 <__any_on+0x30>

08010092 <__ascii_wctomb>:
 8010092:	b149      	cbz	r1, 80100a8 <__ascii_wctomb+0x16>
 8010094:	2aff      	cmp	r2, #255	; 0xff
 8010096:	bf85      	ittet	hi
 8010098:	238a      	movhi	r3, #138	; 0x8a
 801009a:	6003      	strhi	r3, [r0, #0]
 801009c:	700a      	strbls	r2, [r1, #0]
 801009e:	f04f 30ff 	movhi.w	r0, #4294967295
 80100a2:	bf98      	it	ls
 80100a4:	2001      	movls	r0, #1
 80100a6:	4770      	bx	lr
 80100a8:	4608      	mov	r0, r1
 80100aa:	4770      	bx	lr

080100ac <__sflush_r>:
 80100ac:	898a      	ldrh	r2, [r1, #12]
 80100ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100b2:	4605      	mov	r5, r0
 80100b4:	0710      	lsls	r0, r2, #28
 80100b6:	460c      	mov	r4, r1
 80100b8:	d458      	bmi.n	801016c <__sflush_r+0xc0>
 80100ba:	684b      	ldr	r3, [r1, #4]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	dc05      	bgt.n	80100cc <__sflush_r+0x20>
 80100c0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	dc02      	bgt.n	80100cc <__sflush_r+0x20>
 80100c6:	2000      	movs	r0, #0
 80100c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100cc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80100ce:	2e00      	cmp	r6, #0
 80100d0:	d0f9      	beq.n	80100c6 <__sflush_r+0x1a>
 80100d2:	2300      	movs	r3, #0
 80100d4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80100d8:	682f      	ldr	r7, [r5, #0]
 80100da:	6a21      	ldr	r1, [r4, #32]
 80100dc:	602b      	str	r3, [r5, #0]
 80100de:	d032      	beq.n	8010146 <__sflush_r+0x9a>
 80100e0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80100e2:	89a3      	ldrh	r3, [r4, #12]
 80100e4:	075a      	lsls	r2, r3, #29
 80100e6:	d505      	bpl.n	80100f4 <__sflush_r+0x48>
 80100e8:	6863      	ldr	r3, [r4, #4]
 80100ea:	1ac0      	subs	r0, r0, r3
 80100ec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80100ee:	b10b      	cbz	r3, 80100f4 <__sflush_r+0x48>
 80100f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80100f2:	1ac0      	subs	r0, r0, r3
 80100f4:	2300      	movs	r3, #0
 80100f6:	4602      	mov	r2, r0
 80100f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80100fa:	6a21      	ldr	r1, [r4, #32]
 80100fc:	4628      	mov	r0, r5
 80100fe:	47b0      	blx	r6
 8010100:	1c43      	adds	r3, r0, #1
 8010102:	89a3      	ldrh	r3, [r4, #12]
 8010104:	d106      	bne.n	8010114 <__sflush_r+0x68>
 8010106:	6829      	ldr	r1, [r5, #0]
 8010108:	291d      	cmp	r1, #29
 801010a:	d82b      	bhi.n	8010164 <__sflush_r+0xb8>
 801010c:	4a29      	ldr	r2, [pc, #164]	; (80101b4 <__sflush_r+0x108>)
 801010e:	410a      	asrs	r2, r1
 8010110:	07d6      	lsls	r6, r2, #31
 8010112:	d427      	bmi.n	8010164 <__sflush_r+0xb8>
 8010114:	2200      	movs	r2, #0
 8010116:	6062      	str	r2, [r4, #4]
 8010118:	04d9      	lsls	r1, r3, #19
 801011a:	6922      	ldr	r2, [r4, #16]
 801011c:	6022      	str	r2, [r4, #0]
 801011e:	d504      	bpl.n	801012a <__sflush_r+0x7e>
 8010120:	1c42      	adds	r2, r0, #1
 8010122:	d101      	bne.n	8010128 <__sflush_r+0x7c>
 8010124:	682b      	ldr	r3, [r5, #0]
 8010126:	b903      	cbnz	r3, 801012a <__sflush_r+0x7e>
 8010128:	6560      	str	r0, [r4, #84]	; 0x54
 801012a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801012c:	602f      	str	r7, [r5, #0]
 801012e:	2900      	cmp	r1, #0
 8010130:	d0c9      	beq.n	80100c6 <__sflush_r+0x1a>
 8010132:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010136:	4299      	cmp	r1, r3
 8010138:	d002      	beq.n	8010140 <__sflush_r+0x94>
 801013a:	4628      	mov	r0, r5
 801013c:	f7fe fe9a 	bl	800ee74 <_free_r>
 8010140:	2000      	movs	r0, #0
 8010142:	6360      	str	r0, [r4, #52]	; 0x34
 8010144:	e7c0      	b.n	80100c8 <__sflush_r+0x1c>
 8010146:	2301      	movs	r3, #1
 8010148:	4628      	mov	r0, r5
 801014a:	47b0      	blx	r6
 801014c:	1c41      	adds	r1, r0, #1
 801014e:	d1c8      	bne.n	80100e2 <__sflush_r+0x36>
 8010150:	682b      	ldr	r3, [r5, #0]
 8010152:	2b00      	cmp	r3, #0
 8010154:	d0c5      	beq.n	80100e2 <__sflush_r+0x36>
 8010156:	2b1d      	cmp	r3, #29
 8010158:	d001      	beq.n	801015e <__sflush_r+0xb2>
 801015a:	2b16      	cmp	r3, #22
 801015c:	d101      	bne.n	8010162 <__sflush_r+0xb6>
 801015e:	602f      	str	r7, [r5, #0]
 8010160:	e7b1      	b.n	80100c6 <__sflush_r+0x1a>
 8010162:	89a3      	ldrh	r3, [r4, #12]
 8010164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010168:	81a3      	strh	r3, [r4, #12]
 801016a:	e7ad      	b.n	80100c8 <__sflush_r+0x1c>
 801016c:	690f      	ldr	r7, [r1, #16]
 801016e:	2f00      	cmp	r7, #0
 8010170:	d0a9      	beq.n	80100c6 <__sflush_r+0x1a>
 8010172:	0793      	lsls	r3, r2, #30
 8010174:	680e      	ldr	r6, [r1, #0]
 8010176:	bf08      	it	eq
 8010178:	694b      	ldreq	r3, [r1, #20]
 801017a:	600f      	str	r7, [r1, #0]
 801017c:	bf18      	it	ne
 801017e:	2300      	movne	r3, #0
 8010180:	eba6 0807 	sub.w	r8, r6, r7
 8010184:	608b      	str	r3, [r1, #8]
 8010186:	f1b8 0f00 	cmp.w	r8, #0
 801018a:	dd9c      	ble.n	80100c6 <__sflush_r+0x1a>
 801018c:	6a21      	ldr	r1, [r4, #32]
 801018e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010190:	4643      	mov	r3, r8
 8010192:	463a      	mov	r2, r7
 8010194:	4628      	mov	r0, r5
 8010196:	47b0      	blx	r6
 8010198:	2800      	cmp	r0, #0
 801019a:	dc06      	bgt.n	80101aa <__sflush_r+0xfe>
 801019c:	89a3      	ldrh	r3, [r4, #12]
 801019e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80101a2:	81a3      	strh	r3, [r4, #12]
 80101a4:	f04f 30ff 	mov.w	r0, #4294967295
 80101a8:	e78e      	b.n	80100c8 <__sflush_r+0x1c>
 80101aa:	4407      	add	r7, r0
 80101ac:	eba8 0800 	sub.w	r8, r8, r0
 80101b0:	e7e9      	b.n	8010186 <__sflush_r+0xda>
 80101b2:	bf00      	nop
 80101b4:	dfbffffe 	.word	0xdfbffffe

080101b8 <_fflush_r>:
 80101b8:	b538      	push	{r3, r4, r5, lr}
 80101ba:	690b      	ldr	r3, [r1, #16]
 80101bc:	4605      	mov	r5, r0
 80101be:	460c      	mov	r4, r1
 80101c0:	b913      	cbnz	r3, 80101c8 <_fflush_r+0x10>
 80101c2:	2500      	movs	r5, #0
 80101c4:	4628      	mov	r0, r5
 80101c6:	bd38      	pop	{r3, r4, r5, pc}
 80101c8:	b118      	cbz	r0, 80101d2 <_fflush_r+0x1a>
 80101ca:	6a03      	ldr	r3, [r0, #32]
 80101cc:	b90b      	cbnz	r3, 80101d2 <_fflush_r+0x1a>
 80101ce:	f7fe fd3b 	bl	800ec48 <__sinit>
 80101d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101d6:	2b00      	cmp	r3, #0
 80101d8:	d0f3      	beq.n	80101c2 <_fflush_r+0xa>
 80101da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80101dc:	07d0      	lsls	r0, r2, #31
 80101de:	d404      	bmi.n	80101ea <_fflush_r+0x32>
 80101e0:	0599      	lsls	r1, r3, #22
 80101e2:	d402      	bmi.n	80101ea <_fflush_r+0x32>
 80101e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80101e6:	f7fe fe34 	bl	800ee52 <__retarget_lock_acquire_recursive>
 80101ea:	4628      	mov	r0, r5
 80101ec:	4621      	mov	r1, r4
 80101ee:	f7ff ff5d 	bl	80100ac <__sflush_r>
 80101f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80101f4:	07da      	lsls	r2, r3, #31
 80101f6:	4605      	mov	r5, r0
 80101f8:	d4e4      	bmi.n	80101c4 <_fflush_r+0xc>
 80101fa:	89a3      	ldrh	r3, [r4, #12]
 80101fc:	059b      	lsls	r3, r3, #22
 80101fe:	d4e1      	bmi.n	80101c4 <_fflush_r+0xc>
 8010200:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010202:	f7fe fe27 	bl	800ee54 <__retarget_lock_release_recursive>
 8010206:	e7dd      	b.n	80101c4 <_fflush_r+0xc>

08010208 <_sbrk_r>:
 8010208:	b538      	push	{r3, r4, r5, lr}
 801020a:	4d06      	ldr	r5, [pc, #24]	; (8010224 <_sbrk_r+0x1c>)
 801020c:	2300      	movs	r3, #0
 801020e:	4604      	mov	r4, r0
 8010210:	4608      	mov	r0, r1
 8010212:	602b      	str	r3, [r5, #0]
 8010214:	f7f2 fbf4 	bl	8002a00 <_sbrk>
 8010218:	1c43      	adds	r3, r0, #1
 801021a:	d102      	bne.n	8010222 <_sbrk_r+0x1a>
 801021c:	682b      	ldr	r3, [r5, #0]
 801021e:	b103      	cbz	r3, 8010222 <_sbrk_r+0x1a>
 8010220:	6023      	str	r3, [r4, #0]
 8010222:	bd38      	pop	{r3, r4, r5, pc}
 8010224:	20000b6c 	.word	0x20000b6c

08010228 <__assert_func>:
 8010228:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801022a:	4614      	mov	r4, r2
 801022c:	461a      	mov	r2, r3
 801022e:	4b09      	ldr	r3, [pc, #36]	; (8010254 <__assert_func+0x2c>)
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	4605      	mov	r5, r0
 8010234:	68d8      	ldr	r0, [r3, #12]
 8010236:	b14c      	cbz	r4, 801024c <__assert_func+0x24>
 8010238:	4b07      	ldr	r3, [pc, #28]	; (8010258 <__assert_func+0x30>)
 801023a:	9100      	str	r1, [sp, #0]
 801023c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010240:	4906      	ldr	r1, [pc, #24]	; (801025c <__assert_func+0x34>)
 8010242:	462b      	mov	r3, r5
 8010244:	f000 f82c 	bl	80102a0 <fiprintf>
 8010248:	f000 f83c 	bl	80102c4 <abort>
 801024c:	4b04      	ldr	r3, [pc, #16]	; (8010260 <__assert_func+0x38>)
 801024e:	461c      	mov	r4, r3
 8010250:	e7f3      	b.n	801023a <__assert_func+0x12>
 8010252:	bf00      	nop
 8010254:	200001ec 	.word	0x200001ec
 8010258:	0801158d 	.word	0x0801158d
 801025c:	0801159a 	.word	0x0801159a
 8010260:	080115c8 	.word	0x080115c8

08010264 <_calloc_r>:
 8010264:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010266:	fba1 2402 	umull	r2, r4, r1, r2
 801026a:	b94c      	cbnz	r4, 8010280 <_calloc_r+0x1c>
 801026c:	4611      	mov	r1, r2
 801026e:	9201      	str	r2, [sp, #4]
 8010270:	f7ff f9c4 	bl	800f5fc <_malloc_r>
 8010274:	9a01      	ldr	r2, [sp, #4]
 8010276:	4605      	mov	r5, r0
 8010278:	b930      	cbnz	r0, 8010288 <_calloc_r+0x24>
 801027a:	4628      	mov	r0, r5
 801027c:	b003      	add	sp, #12
 801027e:	bd30      	pop	{r4, r5, pc}
 8010280:	220c      	movs	r2, #12
 8010282:	6002      	str	r2, [r0, #0]
 8010284:	2500      	movs	r5, #0
 8010286:	e7f8      	b.n	801027a <_calloc_r+0x16>
 8010288:	4621      	mov	r1, r4
 801028a:	f7fe fd56 	bl	800ed3a <memset>
 801028e:	e7f4      	b.n	801027a <_calloc_r+0x16>

08010290 <malloc>:
 8010290:	4b02      	ldr	r3, [pc, #8]	; (801029c <malloc+0xc>)
 8010292:	4601      	mov	r1, r0
 8010294:	6818      	ldr	r0, [r3, #0]
 8010296:	f7ff b9b1 	b.w	800f5fc <_malloc_r>
 801029a:	bf00      	nop
 801029c:	200001ec 	.word	0x200001ec

080102a0 <fiprintf>:
 80102a0:	b40e      	push	{r1, r2, r3}
 80102a2:	b503      	push	{r0, r1, lr}
 80102a4:	4601      	mov	r1, r0
 80102a6:	ab03      	add	r3, sp, #12
 80102a8:	4805      	ldr	r0, [pc, #20]	; (80102c0 <fiprintf+0x20>)
 80102aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80102ae:	6800      	ldr	r0, [r0, #0]
 80102b0:	9301      	str	r3, [sp, #4]
 80102b2:	f000 f837 	bl	8010324 <_vfiprintf_r>
 80102b6:	b002      	add	sp, #8
 80102b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80102bc:	b003      	add	sp, #12
 80102be:	4770      	bx	lr
 80102c0:	200001ec 	.word	0x200001ec

080102c4 <abort>:
 80102c4:	b508      	push	{r3, lr}
 80102c6:	2006      	movs	r0, #6
 80102c8:	f000 fb94 	bl	80109f4 <raise>
 80102cc:	2001      	movs	r0, #1
 80102ce:	f7f2 fb1f 	bl	8002910 <_exit>

080102d2 <__sfputc_r>:
 80102d2:	6893      	ldr	r3, [r2, #8]
 80102d4:	3b01      	subs	r3, #1
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	b410      	push	{r4}
 80102da:	6093      	str	r3, [r2, #8]
 80102dc:	da08      	bge.n	80102f0 <__sfputc_r+0x1e>
 80102de:	6994      	ldr	r4, [r2, #24]
 80102e0:	42a3      	cmp	r3, r4
 80102e2:	db01      	blt.n	80102e8 <__sfputc_r+0x16>
 80102e4:	290a      	cmp	r1, #10
 80102e6:	d103      	bne.n	80102f0 <__sfputc_r+0x1e>
 80102e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102ec:	f000 bac4 	b.w	8010878 <__swbuf_r>
 80102f0:	6813      	ldr	r3, [r2, #0]
 80102f2:	1c58      	adds	r0, r3, #1
 80102f4:	6010      	str	r0, [r2, #0]
 80102f6:	7019      	strb	r1, [r3, #0]
 80102f8:	4608      	mov	r0, r1
 80102fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102fe:	4770      	bx	lr

08010300 <__sfputs_r>:
 8010300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010302:	4606      	mov	r6, r0
 8010304:	460f      	mov	r7, r1
 8010306:	4614      	mov	r4, r2
 8010308:	18d5      	adds	r5, r2, r3
 801030a:	42ac      	cmp	r4, r5
 801030c:	d101      	bne.n	8010312 <__sfputs_r+0x12>
 801030e:	2000      	movs	r0, #0
 8010310:	e007      	b.n	8010322 <__sfputs_r+0x22>
 8010312:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010316:	463a      	mov	r2, r7
 8010318:	4630      	mov	r0, r6
 801031a:	f7ff ffda 	bl	80102d2 <__sfputc_r>
 801031e:	1c43      	adds	r3, r0, #1
 8010320:	d1f3      	bne.n	801030a <__sfputs_r+0xa>
 8010322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010324 <_vfiprintf_r>:
 8010324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010328:	460d      	mov	r5, r1
 801032a:	b09d      	sub	sp, #116	; 0x74
 801032c:	4614      	mov	r4, r2
 801032e:	4698      	mov	r8, r3
 8010330:	4606      	mov	r6, r0
 8010332:	b118      	cbz	r0, 801033c <_vfiprintf_r+0x18>
 8010334:	6a03      	ldr	r3, [r0, #32]
 8010336:	b90b      	cbnz	r3, 801033c <_vfiprintf_r+0x18>
 8010338:	f7fe fc86 	bl	800ec48 <__sinit>
 801033c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801033e:	07d9      	lsls	r1, r3, #31
 8010340:	d405      	bmi.n	801034e <_vfiprintf_r+0x2a>
 8010342:	89ab      	ldrh	r3, [r5, #12]
 8010344:	059a      	lsls	r2, r3, #22
 8010346:	d402      	bmi.n	801034e <_vfiprintf_r+0x2a>
 8010348:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801034a:	f7fe fd82 	bl	800ee52 <__retarget_lock_acquire_recursive>
 801034e:	89ab      	ldrh	r3, [r5, #12]
 8010350:	071b      	lsls	r3, r3, #28
 8010352:	d501      	bpl.n	8010358 <_vfiprintf_r+0x34>
 8010354:	692b      	ldr	r3, [r5, #16]
 8010356:	b99b      	cbnz	r3, 8010380 <_vfiprintf_r+0x5c>
 8010358:	4629      	mov	r1, r5
 801035a:	4630      	mov	r0, r6
 801035c:	f000 faca 	bl	80108f4 <__swsetup_r>
 8010360:	b170      	cbz	r0, 8010380 <_vfiprintf_r+0x5c>
 8010362:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010364:	07dc      	lsls	r4, r3, #31
 8010366:	d504      	bpl.n	8010372 <_vfiprintf_r+0x4e>
 8010368:	f04f 30ff 	mov.w	r0, #4294967295
 801036c:	b01d      	add	sp, #116	; 0x74
 801036e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010372:	89ab      	ldrh	r3, [r5, #12]
 8010374:	0598      	lsls	r0, r3, #22
 8010376:	d4f7      	bmi.n	8010368 <_vfiprintf_r+0x44>
 8010378:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801037a:	f7fe fd6b 	bl	800ee54 <__retarget_lock_release_recursive>
 801037e:	e7f3      	b.n	8010368 <_vfiprintf_r+0x44>
 8010380:	2300      	movs	r3, #0
 8010382:	9309      	str	r3, [sp, #36]	; 0x24
 8010384:	2320      	movs	r3, #32
 8010386:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801038a:	f8cd 800c 	str.w	r8, [sp, #12]
 801038e:	2330      	movs	r3, #48	; 0x30
 8010390:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8010544 <_vfiprintf_r+0x220>
 8010394:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010398:	f04f 0901 	mov.w	r9, #1
 801039c:	4623      	mov	r3, r4
 801039e:	469a      	mov	sl, r3
 80103a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103a4:	b10a      	cbz	r2, 80103aa <_vfiprintf_r+0x86>
 80103a6:	2a25      	cmp	r2, #37	; 0x25
 80103a8:	d1f9      	bne.n	801039e <_vfiprintf_r+0x7a>
 80103aa:	ebba 0b04 	subs.w	fp, sl, r4
 80103ae:	d00b      	beq.n	80103c8 <_vfiprintf_r+0xa4>
 80103b0:	465b      	mov	r3, fp
 80103b2:	4622      	mov	r2, r4
 80103b4:	4629      	mov	r1, r5
 80103b6:	4630      	mov	r0, r6
 80103b8:	f7ff ffa2 	bl	8010300 <__sfputs_r>
 80103bc:	3001      	adds	r0, #1
 80103be:	f000 80a9 	beq.w	8010514 <_vfiprintf_r+0x1f0>
 80103c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80103c4:	445a      	add	r2, fp
 80103c6:	9209      	str	r2, [sp, #36]	; 0x24
 80103c8:	f89a 3000 	ldrb.w	r3, [sl]
 80103cc:	2b00      	cmp	r3, #0
 80103ce:	f000 80a1 	beq.w	8010514 <_vfiprintf_r+0x1f0>
 80103d2:	2300      	movs	r3, #0
 80103d4:	f04f 32ff 	mov.w	r2, #4294967295
 80103d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80103dc:	f10a 0a01 	add.w	sl, sl, #1
 80103e0:	9304      	str	r3, [sp, #16]
 80103e2:	9307      	str	r3, [sp, #28]
 80103e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80103e8:	931a      	str	r3, [sp, #104]	; 0x68
 80103ea:	4654      	mov	r4, sl
 80103ec:	2205      	movs	r2, #5
 80103ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80103f2:	4854      	ldr	r0, [pc, #336]	; (8010544 <_vfiprintf_r+0x220>)
 80103f4:	f7ef feec 	bl	80001d0 <memchr>
 80103f8:	9a04      	ldr	r2, [sp, #16]
 80103fa:	b9d8      	cbnz	r0, 8010434 <_vfiprintf_r+0x110>
 80103fc:	06d1      	lsls	r1, r2, #27
 80103fe:	bf44      	itt	mi
 8010400:	2320      	movmi	r3, #32
 8010402:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010406:	0713      	lsls	r3, r2, #28
 8010408:	bf44      	itt	mi
 801040a:	232b      	movmi	r3, #43	; 0x2b
 801040c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010410:	f89a 3000 	ldrb.w	r3, [sl]
 8010414:	2b2a      	cmp	r3, #42	; 0x2a
 8010416:	d015      	beq.n	8010444 <_vfiprintf_r+0x120>
 8010418:	9a07      	ldr	r2, [sp, #28]
 801041a:	4654      	mov	r4, sl
 801041c:	2000      	movs	r0, #0
 801041e:	f04f 0c0a 	mov.w	ip, #10
 8010422:	4621      	mov	r1, r4
 8010424:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010428:	3b30      	subs	r3, #48	; 0x30
 801042a:	2b09      	cmp	r3, #9
 801042c:	d94d      	bls.n	80104ca <_vfiprintf_r+0x1a6>
 801042e:	b1b0      	cbz	r0, 801045e <_vfiprintf_r+0x13a>
 8010430:	9207      	str	r2, [sp, #28]
 8010432:	e014      	b.n	801045e <_vfiprintf_r+0x13a>
 8010434:	eba0 0308 	sub.w	r3, r0, r8
 8010438:	fa09 f303 	lsl.w	r3, r9, r3
 801043c:	4313      	orrs	r3, r2
 801043e:	9304      	str	r3, [sp, #16]
 8010440:	46a2      	mov	sl, r4
 8010442:	e7d2      	b.n	80103ea <_vfiprintf_r+0xc6>
 8010444:	9b03      	ldr	r3, [sp, #12]
 8010446:	1d19      	adds	r1, r3, #4
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	9103      	str	r1, [sp, #12]
 801044c:	2b00      	cmp	r3, #0
 801044e:	bfbb      	ittet	lt
 8010450:	425b      	neglt	r3, r3
 8010452:	f042 0202 	orrlt.w	r2, r2, #2
 8010456:	9307      	strge	r3, [sp, #28]
 8010458:	9307      	strlt	r3, [sp, #28]
 801045a:	bfb8      	it	lt
 801045c:	9204      	strlt	r2, [sp, #16]
 801045e:	7823      	ldrb	r3, [r4, #0]
 8010460:	2b2e      	cmp	r3, #46	; 0x2e
 8010462:	d10c      	bne.n	801047e <_vfiprintf_r+0x15a>
 8010464:	7863      	ldrb	r3, [r4, #1]
 8010466:	2b2a      	cmp	r3, #42	; 0x2a
 8010468:	d134      	bne.n	80104d4 <_vfiprintf_r+0x1b0>
 801046a:	9b03      	ldr	r3, [sp, #12]
 801046c:	1d1a      	adds	r2, r3, #4
 801046e:	681b      	ldr	r3, [r3, #0]
 8010470:	9203      	str	r2, [sp, #12]
 8010472:	2b00      	cmp	r3, #0
 8010474:	bfb8      	it	lt
 8010476:	f04f 33ff 	movlt.w	r3, #4294967295
 801047a:	3402      	adds	r4, #2
 801047c:	9305      	str	r3, [sp, #20]
 801047e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8010554 <_vfiprintf_r+0x230>
 8010482:	7821      	ldrb	r1, [r4, #0]
 8010484:	2203      	movs	r2, #3
 8010486:	4650      	mov	r0, sl
 8010488:	f7ef fea2 	bl	80001d0 <memchr>
 801048c:	b138      	cbz	r0, 801049e <_vfiprintf_r+0x17a>
 801048e:	9b04      	ldr	r3, [sp, #16]
 8010490:	eba0 000a 	sub.w	r0, r0, sl
 8010494:	2240      	movs	r2, #64	; 0x40
 8010496:	4082      	lsls	r2, r0
 8010498:	4313      	orrs	r3, r2
 801049a:	3401      	adds	r4, #1
 801049c:	9304      	str	r3, [sp, #16]
 801049e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104a2:	4829      	ldr	r0, [pc, #164]	; (8010548 <_vfiprintf_r+0x224>)
 80104a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80104a8:	2206      	movs	r2, #6
 80104aa:	f7ef fe91 	bl	80001d0 <memchr>
 80104ae:	2800      	cmp	r0, #0
 80104b0:	d03f      	beq.n	8010532 <_vfiprintf_r+0x20e>
 80104b2:	4b26      	ldr	r3, [pc, #152]	; (801054c <_vfiprintf_r+0x228>)
 80104b4:	bb1b      	cbnz	r3, 80104fe <_vfiprintf_r+0x1da>
 80104b6:	9b03      	ldr	r3, [sp, #12]
 80104b8:	3307      	adds	r3, #7
 80104ba:	f023 0307 	bic.w	r3, r3, #7
 80104be:	3308      	adds	r3, #8
 80104c0:	9303      	str	r3, [sp, #12]
 80104c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104c4:	443b      	add	r3, r7
 80104c6:	9309      	str	r3, [sp, #36]	; 0x24
 80104c8:	e768      	b.n	801039c <_vfiprintf_r+0x78>
 80104ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80104ce:	460c      	mov	r4, r1
 80104d0:	2001      	movs	r0, #1
 80104d2:	e7a6      	b.n	8010422 <_vfiprintf_r+0xfe>
 80104d4:	2300      	movs	r3, #0
 80104d6:	3401      	adds	r4, #1
 80104d8:	9305      	str	r3, [sp, #20]
 80104da:	4619      	mov	r1, r3
 80104dc:	f04f 0c0a 	mov.w	ip, #10
 80104e0:	4620      	mov	r0, r4
 80104e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80104e6:	3a30      	subs	r2, #48	; 0x30
 80104e8:	2a09      	cmp	r2, #9
 80104ea:	d903      	bls.n	80104f4 <_vfiprintf_r+0x1d0>
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d0c6      	beq.n	801047e <_vfiprintf_r+0x15a>
 80104f0:	9105      	str	r1, [sp, #20]
 80104f2:	e7c4      	b.n	801047e <_vfiprintf_r+0x15a>
 80104f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80104f8:	4604      	mov	r4, r0
 80104fa:	2301      	movs	r3, #1
 80104fc:	e7f0      	b.n	80104e0 <_vfiprintf_r+0x1bc>
 80104fe:	ab03      	add	r3, sp, #12
 8010500:	9300      	str	r3, [sp, #0]
 8010502:	462a      	mov	r2, r5
 8010504:	4b12      	ldr	r3, [pc, #72]	; (8010550 <_vfiprintf_r+0x22c>)
 8010506:	a904      	add	r1, sp, #16
 8010508:	4630      	mov	r0, r6
 801050a:	f3af 8000 	nop.w
 801050e:	4607      	mov	r7, r0
 8010510:	1c78      	adds	r0, r7, #1
 8010512:	d1d6      	bne.n	80104c2 <_vfiprintf_r+0x19e>
 8010514:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010516:	07d9      	lsls	r1, r3, #31
 8010518:	d405      	bmi.n	8010526 <_vfiprintf_r+0x202>
 801051a:	89ab      	ldrh	r3, [r5, #12]
 801051c:	059a      	lsls	r2, r3, #22
 801051e:	d402      	bmi.n	8010526 <_vfiprintf_r+0x202>
 8010520:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010522:	f7fe fc97 	bl	800ee54 <__retarget_lock_release_recursive>
 8010526:	89ab      	ldrh	r3, [r5, #12]
 8010528:	065b      	lsls	r3, r3, #25
 801052a:	f53f af1d 	bmi.w	8010368 <_vfiprintf_r+0x44>
 801052e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010530:	e71c      	b.n	801036c <_vfiprintf_r+0x48>
 8010532:	ab03      	add	r3, sp, #12
 8010534:	9300      	str	r3, [sp, #0]
 8010536:	462a      	mov	r2, r5
 8010538:	4b05      	ldr	r3, [pc, #20]	; (8010550 <_vfiprintf_r+0x22c>)
 801053a:	a904      	add	r1, sp, #16
 801053c:	4630      	mov	r0, r6
 801053e:	f000 f879 	bl	8010634 <_printf_i>
 8010542:	e7e4      	b.n	801050e <_vfiprintf_r+0x1ea>
 8010544:	080115c9 	.word	0x080115c9
 8010548:	080115d3 	.word	0x080115d3
 801054c:	00000000 	.word	0x00000000
 8010550:	08010301 	.word	0x08010301
 8010554:	080115cf 	.word	0x080115cf

08010558 <_printf_common>:
 8010558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801055c:	4616      	mov	r6, r2
 801055e:	4699      	mov	r9, r3
 8010560:	688a      	ldr	r2, [r1, #8]
 8010562:	690b      	ldr	r3, [r1, #16]
 8010564:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010568:	4293      	cmp	r3, r2
 801056a:	bfb8      	it	lt
 801056c:	4613      	movlt	r3, r2
 801056e:	6033      	str	r3, [r6, #0]
 8010570:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010574:	4607      	mov	r7, r0
 8010576:	460c      	mov	r4, r1
 8010578:	b10a      	cbz	r2, 801057e <_printf_common+0x26>
 801057a:	3301      	adds	r3, #1
 801057c:	6033      	str	r3, [r6, #0]
 801057e:	6823      	ldr	r3, [r4, #0]
 8010580:	0699      	lsls	r1, r3, #26
 8010582:	bf42      	ittt	mi
 8010584:	6833      	ldrmi	r3, [r6, #0]
 8010586:	3302      	addmi	r3, #2
 8010588:	6033      	strmi	r3, [r6, #0]
 801058a:	6825      	ldr	r5, [r4, #0]
 801058c:	f015 0506 	ands.w	r5, r5, #6
 8010590:	d106      	bne.n	80105a0 <_printf_common+0x48>
 8010592:	f104 0a19 	add.w	sl, r4, #25
 8010596:	68e3      	ldr	r3, [r4, #12]
 8010598:	6832      	ldr	r2, [r6, #0]
 801059a:	1a9b      	subs	r3, r3, r2
 801059c:	42ab      	cmp	r3, r5
 801059e:	dc26      	bgt.n	80105ee <_printf_common+0x96>
 80105a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80105a4:	1e13      	subs	r3, r2, #0
 80105a6:	6822      	ldr	r2, [r4, #0]
 80105a8:	bf18      	it	ne
 80105aa:	2301      	movne	r3, #1
 80105ac:	0692      	lsls	r2, r2, #26
 80105ae:	d42b      	bmi.n	8010608 <_printf_common+0xb0>
 80105b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80105b4:	4649      	mov	r1, r9
 80105b6:	4638      	mov	r0, r7
 80105b8:	47c0      	blx	r8
 80105ba:	3001      	adds	r0, #1
 80105bc:	d01e      	beq.n	80105fc <_printf_common+0xa4>
 80105be:	6823      	ldr	r3, [r4, #0]
 80105c0:	6922      	ldr	r2, [r4, #16]
 80105c2:	f003 0306 	and.w	r3, r3, #6
 80105c6:	2b04      	cmp	r3, #4
 80105c8:	bf02      	ittt	eq
 80105ca:	68e5      	ldreq	r5, [r4, #12]
 80105cc:	6833      	ldreq	r3, [r6, #0]
 80105ce:	1aed      	subeq	r5, r5, r3
 80105d0:	68a3      	ldr	r3, [r4, #8]
 80105d2:	bf0c      	ite	eq
 80105d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80105d8:	2500      	movne	r5, #0
 80105da:	4293      	cmp	r3, r2
 80105dc:	bfc4      	itt	gt
 80105de:	1a9b      	subgt	r3, r3, r2
 80105e0:	18ed      	addgt	r5, r5, r3
 80105e2:	2600      	movs	r6, #0
 80105e4:	341a      	adds	r4, #26
 80105e6:	42b5      	cmp	r5, r6
 80105e8:	d11a      	bne.n	8010620 <_printf_common+0xc8>
 80105ea:	2000      	movs	r0, #0
 80105ec:	e008      	b.n	8010600 <_printf_common+0xa8>
 80105ee:	2301      	movs	r3, #1
 80105f0:	4652      	mov	r2, sl
 80105f2:	4649      	mov	r1, r9
 80105f4:	4638      	mov	r0, r7
 80105f6:	47c0      	blx	r8
 80105f8:	3001      	adds	r0, #1
 80105fa:	d103      	bne.n	8010604 <_printf_common+0xac>
 80105fc:	f04f 30ff 	mov.w	r0, #4294967295
 8010600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010604:	3501      	adds	r5, #1
 8010606:	e7c6      	b.n	8010596 <_printf_common+0x3e>
 8010608:	18e1      	adds	r1, r4, r3
 801060a:	1c5a      	adds	r2, r3, #1
 801060c:	2030      	movs	r0, #48	; 0x30
 801060e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010612:	4422      	add	r2, r4
 8010614:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010618:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801061c:	3302      	adds	r3, #2
 801061e:	e7c7      	b.n	80105b0 <_printf_common+0x58>
 8010620:	2301      	movs	r3, #1
 8010622:	4622      	mov	r2, r4
 8010624:	4649      	mov	r1, r9
 8010626:	4638      	mov	r0, r7
 8010628:	47c0      	blx	r8
 801062a:	3001      	adds	r0, #1
 801062c:	d0e6      	beq.n	80105fc <_printf_common+0xa4>
 801062e:	3601      	adds	r6, #1
 8010630:	e7d9      	b.n	80105e6 <_printf_common+0x8e>
	...

08010634 <_printf_i>:
 8010634:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010638:	7e0f      	ldrb	r7, [r1, #24]
 801063a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801063c:	2f78      	cmp	r7, #120	; 0x78
 801063e:	4691      	mov	r9, r2
 8010640:	4680      	mov	r8, r0
 8010642:	460c      	mov	r4, r1
 8010644:	469a      	mov	sl, r3
 8010646:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801064a:	d807      	bhi.n	801065c <_printf_i+0x28>
 801064c:	2f62      	cmp	r7, #98	; 0x62
 801064e:	d80a      	bhi.n	8010666 <_printf_i+0x32>
 8010650:	2f00      	cmp	r7, #0
 8010652:	f000 80d4 	beq.w	80107fe <_printf_i+0x1ca>
 8010656:	2f58      	cmp	r7, #88	; 0x58
 8010658:	f000 80c0 	beq.w	80107dc <_printf_i+0x1a8>
 801065c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010660:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010664:	e03a      	b.n	80106dc <_printf_i+0xa8>
 8010666:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801066a:	2b15      	cmp	r3, #21
 801066c:	d8f6      	bhi.n	801065c <_printf_i+0x28>
 801066e:	a101      	add	r1, pc, #4	; (adr r1, 8010674 <_printf_i+0x40>)
 8010670:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010674:	080106cd 	.word	0x080106cd
 8010678:	080106e1 	.word	0x080106e1
 801067c:	0801065d 	.word	0x0801065d
 8010680:	0801065d 	.word	0x0801065d
 8010684:	0801065d 	.word	0x0801065d
 8010688:	0801065d 	.word	0x0801065d
 801068c:	080106e1 	.word	0x080106e1
 8010690:	0801065d 	.word	0x0801065d
 8010694:	0801065d 	.word	0x0801065d
 8010698:	0801065d 	.word	0x0801065d
 801069c:	0801065d 	.word	0x0801065d
 80106a0:	080107e5 	.word	0x080107e5
 80106a4:	0801070d 	.word	0x0801070d
 80106a8:	0801079f 	.word	0x0801079f
 80106ac:	0801065d 	.word	0x0801065d
 80106b0:	0801065d 	.word	0x0801065d
 80106b4:	08010807 	.word	0x08010807
 80106b8:	0801065d 	.word	0x0801065d
 80106bc:	0801070d 	.word	0x0801070d
 80106c0:	0801065d 	.word	0x0801065d
 80106c4:	0801065d 	.word	0x0801065d
 80106c8:	080107a7 	.word	0x080107a7
 80106cc:	682b      	ldr	r3, [r5, #0]
 80106ce:	1d1a      	adds	r2, r3, #4
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	602a      	str	r2, [r5, #0]
 80106d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80106d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80106dc:	2301      	movs	r3, #1
 80106de:	e09f      	b.n	8010820 <_printf_i+0x1ec>
 80106e0:	6820      	ldr	r0, [r4, #0]
 80106e2:	682b      	ldr	r3, [r5, #0]
 80106e4:	0607      	lsls	r7, r0, #24
 80106e6:	f103 0104 	add.w	r1, r3, #4
 80106ea:	6029      	str	r1, [r5, #0]
 80106ec:	d501      	bpl.n	80106f2 <_printf_i+0xbe>
 80106ee:	681e      	ldr	r6, [r3, #0]
 80106f0:	e003      	b.n	80106fa <_printf_i+0xc6>
 80106f2:	0646      	lsls	r6, r0, #25
 80106f4:	d5fb      	bpl.n	80106ee <_printf_i+0xba>
 80106f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80106fa:	2e00      	cmp	r6, #0
 80106fc:	da03      	bge.n	8010706 <_printf_i+0xd2>
 80106fe:	232d      	movs	r3, #45	; 0x2d
 8010700:	4276      	negs	r6, r6
 8010702:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010706:	485a      	ldr	r0, [pc, #360]	; (8010870 <_printf_i+0x23c>)
 8010708:	230a      	movs	r3, #10
 801070a:	e012      	b.n	8010732 <_printf_i+0xfe>
 801070c:	682b      	ldr	r3, [r5, #0]
 801070e:	6820      	ldr	r0, [r4, #0]
 8010710:	1d19      	adds	r1, r3, #4
 8010712:	6029      	str	r1, [r5, #0]
 8010714:	0605      	lsls	r5, r0, #24
 8010716:	d501      	bpl.n	801071c <_printf_i+0xe8>
 8010718:	681e      	ldr	r6, [r3, #0]
 801071a:	e002      	b.n	8010722 <_printf_i+0xee>
 801071c:	0641      	lsls	r1, r0, #25
 801071e:	d5fb      	bpl.n	8010718 <_printf_i+0xe4>
 8010720:	881e      	ldrh	r6, [r3, #0]
 8010722:	4853      	ldr	r0, [pc, #332]	; (8010870 <_printf_i+0x23c>)
 8010724:	2f6f      	cmp	r7, #111	; 0x6f
 8010726:	bf0c      	ite	eq
 8010728:	2308      	moveq	r3, #8
 801072a:	230a      	movne	r3, #10
 801072c:	2100      	movs	r1, #0
 801072e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010732:	6865      	ldr	r5, [r4, #4]
 8010734:	60a5      	str	r5, [r4, #8]
 8010736:	2d00      	cmp	r5, #0
 8010738:	bfa2      	ittt	ge
 801073a:	6821      	ldrge	r1, [r4, #0]
 801073c:	f021 0104 	bicge.w	r1, r1, #4
 8010740:	6021      	strge	r1, [r4, #0]
 8010742:	b90e      	cbnz	r6, 8010748 <_printf_i+0x114>
 8010744:	2d00      	cmp	r5, #0
 8010746:	d04b      	beq.n	80107e0 <_printf_i+0x1ac>
 8010748:	4615      	mov	r5, r2
 801074a:	fbb6 f1f3 	udiv	r1, r6, r3
 801074e:	fb03 6711 	mls	r7, r3, r1, r6
 8010752:	5dc7      	ldrb	r7, [r0, r7]
 8010754:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8010758:	4637      	mov	r7, r6
 801075a:	42bb      	cmp	r3, r7
 801075c:	460e      	mov	r6, r1
 801075e:	d9f4      	bls.n	801074a <_printf_i+0x116>
 8010760:	2b08      	cmp	r3, #8
 8010762:	d10b      	bne.n	801077c <_printf_i+0x148>
 8010764:	6823      	ldr	r3, [r4, #0]
 8010766:	07de      	lsls	r6, r3, #31
 8010768:	d508      	bpl.n	801077c <_printf_i+0x148>
 801076a:	6923      	ldr	r3, [r4, #16]
 801076c:	6861      	ldr	r1, [r4, #4]
 801076e:	4299      	cmp	r1, r3
 8010770:	bfde      	ittt	le
 8010772:	2330      	movle	r3, #48	; 0x30
 8010774:	f805 3c01 	strble.w	r3, [r5, #-1]
 8010778:	f105 35ff 	addle.w	r5, r5, #4294967295
 801077c:	1b52      	subs	r2, r2, r5
 801077e:	6122      	str	r2, [r4, #16]
 8010780:	f8cd a000 	str.w	sl, [sp]
 8010784:	464b      	mov	r3, r9
 8010786:	aa03      	add	r2, sp, #12
 8010788:	4621      	mov	r1, r4
 801078a:	4640      	mov	r0, r8
 801078c:	f7ff fee4 	bl	8010558 <_printf_common>
 8010790:	3001      	adds	r0, #1
 8010792:	d14a      	bne.n	801082a <_printf_i+0x1f6>
 8010794:	f04f 30ff 	mov.w	r0, #4294967295
 8010798:	b004      	add	sp, #16
 801079a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801079e:	6823      	ldr	r3, [r4, #0]
 80107a0:	f043 0320 	orr.w	r3, r3, #32
 80107a4:	6023      	str	r3, [r4, #0]
 80107a6:	4833      	ldr	r0, [pc, #204]	; (8010874 <_printf_i+0x240>)
 80107a8:	2778      	movs	r7, #120	; 0x78
 80107aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80107ae:	6823      	ldr	r3, [r4, #0]
 80107b0:	6829      	ldr	r1, [r5, #0]
 80107b2:	061f      	lsls	r7, r3, #24
 80107b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80107b8:	d402      	bmi.n	80107c0 <_printf_i+0x18c>
 80107ba:	065f      	lsls	r7, r3, #25
 80107bc:	bf48      	it	mi
 80107be:	b2b6      	uxthmi	r6, r6
 80107c0:	07df      	lsls	r7, r3, #31
 80107c2:	bf48      	it	mi
 80107c4:	f043 0320 	orrmi.w	r3, r3, #32
 80107c8:	6029      	str	r1, [r5, #0]
 80107ca:	bf48      	it	mi
 80107cc:	6023      	strmi	r3, [r4, #0]
 80107ce:	b91e      	cbnz	r6, 80107d8 <_printf_i+0x1a4>
 80107d0:	6823      	ldr	r3, [r4, #0]
 80107d2:	f023 0320 	bic.w	r3, r3, #32
 80107d6:	6023      	str	r3, [r4, #0]
 80107d8:	2310      	movs	r3, #16
 80107da:	e7a7      	b.n	801072c <_printf_i+0xf8>
 80107dc:	4824      	ldr	r0, [pc, #144]	; (8010870 <_printf_i+0x23c>)
 80107de:	e7e4      	b.n	80107aa <_printf_i+0x176>
 80107e0:	4615      	mov	r5, r2
 80107e2:	e7bd      	b.n	8010760 <_printf_i+0x12c>
 80107e4:	682b      	ldr	r3, [r5, #0]
 80107e6:	6826      	ldr	r6, [r4, #0]
 80107e8:	6961      	ldr	r1, [r4, #20]
 80107ea:	1d18      	adds	r0, r3, #4
 80107ec:	6028      	str	r0, [r5, #0]
 80107ee:	0635      	lsls	r5, r6, #24
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	d501      	bpl.n	80107f8 <_printf_i+0x1c4>
 80107f4:	6019      	str	r1, [r3, #0]
 80107f6:	e002      	b.n	80107fe <_printf_i+0x1ca>
 80107f8:	0670      	lsls	r0, r6, #25
 80107fa:	d5fb      	bpl.n	80107f4 <_printf_i+0x1c0>
 80107fc:	8019      	strh	r1, [r3, #0]
 80107fe:	2300      	movs	r3, #0
 8010800:	6123      	str	r3, [r4, #16]
 8010802:	4615      	mov	r5, r2
 8010804:	e7bc      	b.n	8010780 <_printf_i+0x14c>
 8010806:	682b      	ldr	r3, [r5, #0]
 8010808:	1d1a      	adds	r2, r3, #4
 801080a:	602a      	str	r2, [r5, #0]
 801080c:	681d      	ldr	r5, [r3, #0]
 801080e:	6862      	ldr	r2, [r4, #4]
 8010810:	2100      	movs	r1, #0
 8010812:	4628      	mov	r0, r5
 8010814:	f7ef fcdc 	bl	80001d0 <memchr>
 8010818:	b108      	cbz	r0, 801081e <_printf_i+0x1ea>
 801081a:	1b40      	subs	r0, r0, r5
 801081c:	6060      	str	r0, [r4, #4]
 801081e:	6863      	ldr	r3, [r4, #4]
 8010820:	6123      	str	r3, [r4, #16]
 8010822:	2300      	movs	r3, #0
 8010824:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010828:	e7aa      	b.n	8010780 <_printf_i+0x14c>
 801082a:	6923      	ldr	r3, [r4, #16]
 801082c:	462a      	mov	r2, r5
 801082e:	4649      	mov	r1, r9
 8010830:	4640      	mov	r0, r8
 8010832:	47d0      	blx	sl
 8010834:	3001      	adds	r0, #1
 8010836:	d0ad      	beq.n	8010794 <_printf_i+0x160>
 8010838:	6823      	ldr	r3, [r4, #0]
 801083a:	079b      	lsls	r3, r3, #30
 801083c:	d413      	bmi.n	8010866 <_printf_i+0x232>
 801083e:	68e0      	ldr	r0, [r4, #12]
 8010840:	9b03      	ldr	r3, [sp, #12]
 8010842:	4298      	cmp	r0, r3
 8010844:	bfb8      	it	lt
 8010846:	4618      	movlt	r0, r3
 8010848:	e7a6      	b.n	8010798 <_printf_i+0x164>
 801084a:	2301      	movs	r3, #1
 801084c:	4632      	mov	r2, r6
 801084e:	4649      	mov	r1, r9
 8010850:	4640      	mov	r0, r8
 8010852:	47d0      	blx	sl
 8010854:	3001      	adds	r0, #1
 8010856:	d09d      	beq.n	8010794 <_printf_i+0x160>
 8010858:	3501      	adds	r5, #1
 801085a:	68e3      	ldr	r3, [r4, #12]
 801085c:	9903      	ldr	r1, [sp, #12]
 801085e:	1a5b      	subs	r3, r3, r1
 8010860:	42ab      	cmp	r3, r5
 8010862:	dcf2      	bgt.n	801084a <_printf_i+0x216>
 8010864:	e7eb      	b.n	801083e <_printf_i+0x20a>
 8010866:	2500      	movs	r5, #0
 8010868:	f104 0619 	add.w	r6, r4, #25
 801086c:	e7f5      	b.n	801085a <_printf_i+0x226>
 801086e:	bf00      	nop
 8010870:	080115da 	.word	0x080115da
 8010874:	080115eb 	.word	0x080115eb

08010878 <__swbuf_r>:
 8010878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801087a:	460e      	mov	r6, r1
 801087c:	4614      	mov	r4, r2
 801087e:	4605      	mov	r5, r0
 8010880:	b118      	cbz	r0, 801088a <__swbuf_r+0x12>
 8010882:	6a03      	ldr	r3, [r0, #32]
 8010884:	b90b      	cbnz	r3, 801088a <__swbuf_r+0x12>
 8010886:	f7fe f9df 	bl	800ec48 <__sinit>
 801088a:	69a3      	ldr	r3, [r4, #24]
 801088c:	60a3      	str	r3, [r4, #8]
 801088e:	89a3      	ldrh	r3, [r4, #12]
 8010890:	071a      	lsls	r2, r3, #28
 8010892:	d525      	bpl.n	80108e0 <__swbuf_r+0x68>
 8010894:	6923      	ldr	r3, [r4, #16]
 8010896:	b31b      	cbz	r3, 80108e0 <__swbuf_r+0x68>
 8010898:	6823      	ldr	r3, [r4, #0]
 801089a:	6922      	ldr	r2, [r4, #16]
 801089c:	1a98      	subs	r0, r3, r2
 801089e:	6963      	ldr	r3, [r4, #20]
 80108a0:	b2f6      	uxtb	r6, r6
 80108a2:	4283      	cmp	r3, r0
 80108a4:	4637      	mov	r7, r6
 80108a6:	dc04      	bgt.n	80108b2 <__swbuf_r+0x3a>
 80108a8:	4621      	mov	r1, r4
 80108aa:	4628      	mov	r0, r5
 80108ac:	f7ff fc84 	bl	80101b8 <_fflush_r>
 80108b0:	b9e0      	cbnz	r0, 80108ec <__swbuf_r+0x74>
 80108b2:	68a3      	ldr	r3, [r4, #8]
 80108b4:	3b01      	subs	r3, #1
 80108b6:	60a3      	str	r3, [r4, #8]
 80108b8:	6823      	ldr	r3, [r4, #0]
 80108ba:	1c5a      	adds	r2, r3, #1
 80108bc:	6022      	str	r2, [r4, #0]
 80108be:	701e      	strb	r6, [r3, #0]
 80108c0:	6962      	ldr	r2, [r4, #20]
 80108c2:	1c43      	adds	r3, r0, #1
 80108c4:	429a      	cmp	r2, r3
 80108c6:	d004      	beq.n	80108d2 <__swbuf_r+0x5a>
 80108c8:	89a3      	ldrh	r3, [r4, #12]
 80108ca:	07db      	lsls	r3, r3, #31
 80108cc:	d506      	bpl.n	80108dc <__swbuf_r+0x64>
 80108ce:	2e0a      	cmp	r6, #10
 80108d0:	d104      	bne.n	80108dc <__swbuf_r+0x64>
 80108d2:	4621      	mov	r1, r4
 80108d4:	4628      	mov	r0, r5
 80108d6:	f7ff fc6f 	bl	80101b8 <_fflush_r>
 80108da:	b938      	cbnz	r0, 80108ec <__swbuf_r+0x74>
 80108dc:	4638      	mov	r0, r7
 80108de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80108e0:	4621      	mov	r1, r4
 80108e2:	4628      	mov	r0, r5
 80108e4:	f000 f806 	bl	80108f4 <__swsetup_r>
 80108e8:	2800      	cmp	r0, #0
 80108ea:	d0d5      	beq.n	8010898 <__swbuf_r+0x20>
 80108ec:	f04f 37ff 	mov.w	r7, #4294967295
 80108f0:	e7f4      	b.n	80108dc <__swbuf_r+0x64>
	...

080108f4 <__swsetup_r>:
 80108f4:	b538      	push	{r3, r4, r5, lr}
 80108f6:	4b2a      	ldr	r3, [pc, #168]	; (80109a0 <__swsetup_r+0xac>)
 80108f8:	4605      	mov	r5, r0
 80108fa:	6818      	ldr	r0, [r3, #0]
 80108fc:	460c      	mov	r4, r1
 80108fe:	b118      	cbz	r0, 8010908 <__swsetup_r+0x14>
 8010900:	6a03      	ldr	r3, [r0, #32]
 8010902:	b90b      	cbnz	r3, 8010908 <__swsetup_r+0x14>
 8010904:	f7fe f9a0 	bl	800ec48 <__sinit>
 8010908:	89a3      	ldrh	r3, [r4, #12]
 801090a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801090e:	0718      	lsls	r0, r3, #28
 8010910:	d422      	bmi.n	8010958 <__swsetup_r+0x64>
 8010912:	06d9      	lsls	r1, r3, #27
 8010914:	d407      	bmi.n	8010926 <__swsetup_r+0x32>
 8010916:	2309      	movs	r3, #9
 8010918:	602b      	str	r3, [r5, #0]
 801091a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801091e:	81a3      	strh	r3, [r4, #12]
 8010920:	f04f 30ff 	mov.w	r0, #4294967295
 8010924:	e034      	b.n	8010990 <__swsetup_r+0x9c>
 8010926:	0758      	lsls	r0, r3, #29
 8010928:	d512      	bpl.n	8010950 <__swsetup_r+0x5c>
 801092a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801092c:	b141      	cbz	r1, 8010940 <__swsetup_r+0x4c>
 801092e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010932:	4299      	cmp	r1, r3
 8010934:	d002      	beq.n	801093c <__swsetup_r+0x48>
 8010936:	4628      	mov	r0, r5
 8010938:	f7fe fa9c 	bl	800ee74 <_free_r>
 801093c:	2300      	movs	r3, #0
 801093e:	6363      	str	r3, [r4, #52]	; 0x34
 8010940:	89a3      	ldrh	r3, [r4, #12]
 8010942:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010946:	81a3      	strh	r3, [r4, #12]
 8010948:	2300      	movs	r3, #0
 801094a:	6063      	str	r3, [r4, #4]
 801094c:	6923      	ldr	r3, [r4, #16]
 801094e:	6023      	str	r3, [r4, #0]
 8010950:	89a3      	ldrh	r3, [r4, #12]
 8010952:	f043 0308 	orr.w	r3, r3, #8
 8010956:	81a3      	strh	r3, [r4, #12]
 8010958:	6923      	ldr	r3, [r4, #16]
 801095a:	b94b      	cbnz	r3, 8010970 <__swsetup_r+0x7c>
 801095c:	89a3      	ldrh	r3, [r4, #12]
 801095e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010962:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010966:	d003      	beq.n	8010970 <__swsetup_r+0x7c>
 8010968:	4621      	mov	r1, r4
 801096a:	4628      	mov	r0, r5
 801096c:	f000 f884 	bl	8010a78 <__smakebuf_r>
 8010970:	89a0      	ldrh	r0, [r4, #12]
 8010972:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010976:	f010 0301 	ands.w	r3, r0, #1
 801097a:	d00a      	beq.n	8010992 <__swsetup_r+0x9e>
 801097c:	2300      	movs	r3, #0
 801097e:	60a3      	str	r3, [r4, #8]
 8010980:	6963      	ldr	r3, [r4, #20]
 8010982:	425b      	negs	r3, r3
 8010984:	61a3      	str	r3, [r4, #24]
 8010986:	6923      	ldr	r3, [r4, #16]
 8010988:	b943      	cbnz	r3, 801099c <__swsetup_r+0xa8>
 801098a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801098e:	d1c4      	bne.n	801091a <__swsetup_r+0x26>
 8010990:	bd38      	pop	{r3, r4, r5, pc}
 8010992:	0781      	lsls	r1, r0, #30
 8010994:	bf58      	it	pl
 8010996:	6963      	ldrpl	r3, [r4, #20]
 8010998:	60a3      	str	r3, [r4, #8]
 801099a:	e7f4      	b.n	8010986 <__swsetup_r+0x92>
 801099c:	2000      	movs	r0, #0
 801099e:	e7f7      	b.n	8010990 <__swsetup_r+0x9c>
 80109a0:	200001ec 	.word	0x200001ec

080109a4 <_raise_r>:
 80109a4:	291f      	cmp	r1, #31
 80109a6:	b538      	push	{r3, r4, r5, lr}
 80109a8:	4604      	mov	r4, r0
 80109aa:	460d      	mov	r5, r1
 80109ac:	d904      	bls.n	80109b8 <_raise_r+0x14>
 80109ae:	2316      	movs	r3, #22
 80109b0:	6003      	str	r3, [r0, #0]
 80109b2:	f04f 30ff 	mov.w	r0, #4294967295
 80109b6:	bd38      	pop	{r3, r4, r5, pc}
 80109b8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80109ba:	b112      	cbz	r2, 80109c2 <_raise_r+0x1e>
 80109bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80109c0:	b94b      	cbnz	r3, 80109d6 <_raise_r+0x32>
 80109c2:	4620      	mov	r0, r4
 80109c4:	f000 f830 	bl	8010a28 <_getpid_r>
 80109c8:	462a      	mov	r2, r5
 80109ca:	4601      	mov	r1, r0
 80109cc:	4620      	mov	r0, r4
 80109ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80109d2:	f000 b817 	b.w	8010a04 <_kill_r>
 80109d6:	2b01      	cmp	r3, #1
 80109d8:	d00a      	beq.n	80109f0 <_raise_r+0x4c>
 80109da:	1c59      	adds	r1, r3, #1
 80109dc:	d103      	bne.n	80109e6 <_raise_r+0x42>
 80109de:	2316      	movs	r3, #22
 80109e0:	6003      	str	r3, [r0, #0]
 80109e2:	2001      	movs	r0, #1
 80109e4:	e7e7      	b.n	80109b6 <_raise_r+0x12>
 80109e6:	2400      	movs	r4, #0
 80109e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80109ec:	4628      	mov	r0, r5
 80109ee:	4798      	blx	r3
 80109f0:	2000      	movs	r0, #0
 80109f2:	e7e0      	b.n	80109b6 <_raise_r+0x12>

080109f4 <raise>:
 80109f4:	4b02      	ldr	r3, [pc, #8]	; (8010a00 <raise+0xc>)
 80109f6:	4601      	mov	r1, r0
 80109f8:	6818      	ldr	r0, [r3, #0]
 80109fa:	f7ff bfd3 	b.w	80109a4 <_raise_r>
 80109fe:	bf00      	nop
 8010a00:	200001ec 	.word	0x200001ec

08010a04 <_kill_r>:
 8010a04:	b538      	push	{r3, r4, r5, lr}
 8010a06:	4d07      	ldr	r5, [pc, #28]	; (8010a24 <_kill_r+0x20>)
 8010a08:	2300      	movs	r3, #0
 8010a0a:	4604      	mov	r4, r0
 8010a0c:	4608      	mov	r0, r1
 8010a0e:	4611      	mov	r1, r2
 8010a10:	602b      	str	r3, [r5, #0]
 8010a12:	f7f1 ff6d 	bl	80028f0 <_kill>
 8010a16:	1c43      	adds	r3, r0, #1
 8010a18:	d102      	bne.n	8010a20 <_kill_r+0x1c>
 8010a1a:	682b      	ldr	r3, [r5, #0]
 8010a1c:	b103      	cbz	r3, 8010a20 <_kill_r+0x1c>
 8010a1e:	6023      	str	r3, [r4, #0]
 8010a20:	bd38      	pop	{r3, r4, r5, pc}
 8010a22:	bf00      	nop
 8010a24:	20000b6c 	.word	0x20000b6c

08010a28 <_getpid_r>:
 8010a28:	f7f1 bf5a 	b.w	80028e0 <_getpid>

08010a2c <__swhatbuf_r>:
 8010a2c:	b570      	push	{r4, r5, r6, lr}
 8010a2e:	460c      	mov	r4, r1
 8010a30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010a34:	2900      	cmp	r1, #0
 8010a36:	b096      	sub	sp, #88	; 0x58
 8010a38:	4615      	mov	r5, r2
 8010a3a:	461e      	mov	r6, r3
 8010a3c:	da0d      	bge.n	8010a5a <__swhatbuf_r+0x2e>
 8010a3e:	89a3      	ldrh	r3, [r4, #12]
 8010a40:	f013 0f80 	tst.w	r3, #128	; 0x80
 8010a44:	f04f 0100 	mov.w	r1, #0
 8010a48:	bf0c      	ite	eq
 8010a4a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8010a4e:	2340      	movne	r3, #64	; 0x40
 8010a50:	2000      	movs	r0, #0
 8010a52:	6031      	str	r1, [r6, #0]
 8010a54:	602b      	str	r3, [r5, #0]
 8010a56:	b016      	add	sp, #88	; 0x58
 8010a58:	bd70      	pop	{r4, r5, r6, pc}
 8010a5a:	466a      	mov	r2, sp
 8010a5c:	f000 f848 	bl	8010af0 <_fstat_r>
 8010a60:	2800      	cmp	r0, #0
 8010a62:	dbec      	blt.n	8010a3e <__swhatbuf_r+0x12>
 8010a64:	9901      	ldr	r1, [sp, #4]
 8010a66:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8010a6a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8010a6e:	4259      	negs	r1, r3
 8010a70:	4159      	adcs	r1, r3
 8010a72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010a76:	e7eb      	b.n	8010a50 <__swhatbuf_r+0x24>

08010a78 <__smakebuf_r>:
 8010a78:	898b      	ldrh	r3, [r1, #12]
 8010a7a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010a7c:	079d      	lsls	r5, r3, #30
 8010a7e:	4606      	mov	r6, r0
 8010a80:	460c      	mov	r4, r1
 8010a82:	d507      	bpl.n	8010a94 <__smakebuf_r+0x1c>
 8010a84:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010a88:	6023      	str	r3, [r4, #0]
 8010a8a:	6123      	str	r3, [r4, #16]
 8010a8c:	2301      	movs	r3, #1
 8010a8e:	6163      	str	r3, [r4, #20]
 8010a90:	b002      	add	sp, #8
 8010a92:	bd70      	pop	{r4, r5, r6, pc}
 8010a94:	ab01      	add	r3, sp, #4
 8010a96:	466a      	mov	r2, sp
 8010a98:	f7ff ffc8 	bl	8010a2c <__swhatbuf_r>
 8010a9c:	9900      	ldr	r1, [sp, #0]
 8010a9e:	4605      	mov	r5, r0
 8010aa0:	4630      	mov	r0, r6
 8010aa2:	f7fe fdab 	bl	800f5fc <_malloc_r>
 8010aa6:	b948      	cbnz	r0, 8010abc <__smakebuf_r+0x44>
 8010aa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010aac:	059a      	lsls	r2, r3, #22
 8010aae:	d4ef      	bmi.n	8010a90 <__smakebuf_r+0x18>
 8010ab0:	f023 0303 	bic.w	r3, r3, #3
 8010ab4:	f043 0302 	orr.w	r3, r3, #2
 8010ab8:	81a3      	strh	r3, [r4, #12]
 8010aba:	e7e3      	b.n	8010a84 <__smakebuf_r+0xc>
 8010abc:	89a3      	ldrh	r3, [r4, #12]
 8010abe:	6020      	str	r0, [r4, #0]
 8010ac0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ac4:	81a3      	strh	r3, [r4, #12]
 8010ac6:	9b00      	ldr	r3, [sp, #0]
 8010ac8:	6163      	str	r3, [r4, #20]
 8010aca:	9b01      	ldr	r3, [sp, #4]
 8010acc:	6120      	str	r0, [r4, #16]
 8010ace:	b15b      	cbz	r3, 8010ae8 <__smakebuf_r+0x70>
 8010ad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010ad4:	4630      	mov	r0, r6
 8010ad6:	f000 f81d 	bl	8010b14 <_isatty_r>
 8010ada:	b128      	cbz	r0, 8010ae8 <__smakebuf_r+0x70>
 8010adc:	89a3      	ldrh	r3, [r4, #12]
 8010ade:	f023 0303 	bic.w	r3, r3, #3
 8010ae2:	f043 0301 	orr.w	r3, r3, #1
 8010ae6:	81a3      	strh	r3, [r4, #12]
 8010ae8:	89a3      	ldrh	r3, [r4, #12]
 8010aea:	431d      	orrs	r5, r3
 8010aec:	81a5      	strh	r5, [r4, #12]
 8010aee:	e7cf      	b.n	8010a90 <__smakebuf_r+0x18>

08010af0 <_fstat_r>:
 8010af0:	b538      	push	{r3, r4, r5, lr}
 8010af2:	4d07      	ldr	r5, [pc, #28]	; (8010b10 <_fstat_r+0x20>)
 8010af4:	2300      	movs	r3, #0
 8010af6:	4604      	mov	r4, r0
 8010af8:	4608      	mov	r0, r1
 8010afa:	4611      	mov	r1, r2
 8010afc:	602b      	str	r3, [r5, #0]
 8010afe:	f7f1 ff56 	bl	80029ae <_fstat>
 8010b02:	1c43      	adds	r3, r0, #1
 8010b04:	d102      	bne.n	8010b0c <_fstat_r+0x1c>
 8010b06:	682b      	ldr	r3, [r5, #0]
 8010b08:	b103      	cbz	r3, 8010b0c <_fstat_r+0x1c>
 8010b0a:	6023      	str	r3, [r4, #0]
 8010b0c:	bd38      	pop	{r3, r4, r5, pc}
 8010b0e:	bf00      	nop
 8010b10:	20000b6c 	.word	0x20000b6c

08010b14 <_isatty_r>:
 8010b14:	b538      	push	{r3, r4, r5, lr}
 8010b16:	4d06      	ldr	r5, [pc, #24]	; (8010b30 <_isatty_r+0x1c>)
 8010b18:	2300      	movs	r3, #0
 8010b1a:	4604      	mov	r4, r0
 8010b1c:	4608      	mov	r0, r1
 8010b1e:	602b      	str	r3, [r5, #0]
 8010b20:	f7f1 ff55 	bl	80029ce <_isatty>
 8010b24:	1c43      	adds	r3, r0, #1
 8010b26:	d102      	bne.n	8010b2e <_isatty_r+0x1a>
 8010b28:	682b      	ldr	r3, [r5, #0]
 8010b2a:	b103      	cbz	r3, 8010b2e <_isatty_r+0x1a>
 8010b2c:	6023      	str	r3, [r4, #0]
 8010b2e:	bd38      	pop	{r3, r4, r5, pc}
 8010b30:	20000b6c 	.word	0x20000b6c

08010b34 <_init>:
 8010b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b36:	bf00      	nop
 8010b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b3a:	bc08      	pop	{r3}
 8010b3c:	469e      	mov	lr, r3
 8010b3e:	4770      	bx	lr

08010b40 <_fini>:
 8010b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b42:	bf00      	nop
 8010b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010b46:	bc08      	pop	{r3}
 8010b48:	469e      	mov	lr, r3
 8010b4a:	4770      	bx	lr
