<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: Peripheral Declaration</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M471M/R1/S BSP<span id="projectnumber">&#160;V3.01.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M4521</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">Peripheral Declaration<div class="ingroups"><a class="el" href="../../df/d35/group___memory_map.html">Memory Mapping</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Peripheral Declaration:</div>
<div class="dyncontent">
<div class="center"><img src="../../d6/d93/group___peripheral_decl.png" border="0" usemap="#ad6_2d93_2group______peripheral__decl" alt=""/></div>
<map name="ad6_2d93_2group______peripheral__decl" id="ad6_2d93_2group______peripheral__decl">
<area shape="rect" href="../../df/d35/group___memory_map.html" title=" " alt="" coords="5,5,128,31"/>
<area shape="rect" title=" " alt="" coords="176,5,325,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae3d9f52a1a315303ad04f0576bd42a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>&#160;&#160;&#160;((<a class="el" href="../../d8/d7f/struct_s_y_s___t.html">SYS_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gab33b8c0d1115b19422b58e6efa42c8a6">GCR_BASE</a>)</td></tr>
<tr class="separator:gae3d9f52a1a315303ad04f0576bd42a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022456aa828fe927be60f3c35482c709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga022456aa828fe927be60f3c35482c709">SYSINT</a>&#160;&#160;&#160;((<a class="el" href="../../d4/d25/struct_s_y_s___i_n_t___t.html">SYS_INT_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#gab83441b5ca9bd3c25e8e4489f2071f1f">INT_BASE</a>)</td></tr>
<tr class="separator:ga022456aa828fe927be60f3c35482c709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b355291fe6b8ba8e167ab0faa862e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>&#160;&#160;&#160;((<a class="el" href="../../d5/d89/struct_c_l_k___t.html">CLK_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga0385aaf8679955f827be0a0abda8566d">CLK_BASE</a>)</td></tr>
<tr class="separator:ga4b355291fe6b8ba8e167ab0faa862e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74cb3af6041b109c53743b600ebbcf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga74cb3af6041b109c53743b600ebbcf4c">PA</a>&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="separator:ga74cb3af6041b109c53743b600ebbcf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a06f3773d46878dc58f8dadd6fd0d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2a06f3773d46878dc58f8dadd6fd0d72">PB</a>&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:ga2a06f3773d46878dc58f8dadd6fd0d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600721f0222b857dc8a3ae59e5077347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga600721f0222b857dc8a3ae59e5077347">PC</a>&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:ga600721f0222b857dc8a3ae59e5077347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960c2f6c3fca885af2c1ea2b88dee7b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga960c2f6c3fca885af2c1ea2b88dee7b7">PD</a>&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:ga960c2f6c3fca885af2c1ea2b88dee7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga211238ffe3627f42ca7b04bc96cc8fa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga211238ffe3627f42ca7b04bc96cc8fa6">PE</a>&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:ga211238ffe3627f42ca7b04bc96cc8fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e278c26c25558741febfadd7216caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa0e278c26c25558741febfadd7216caa">PF</a>&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:gaa0e278c26c25558741febfadd7216caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1037b18e2d226fe7d327d4a6f17a21c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>&#160;&#160;&#160;((<a class="el" href="../../d4/d7d/struct_g_p_i_o___d_b_c_t_l___t.html">GPIO_DBCTL_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#gabe7e4f57b4f943bb2bcac01fe614696c">GPIO_DBCTL_BASE</a>)</td></tr>
<tr class="separator:ga1037b18e2d226fe7d327d4a6f17a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831dc633b2f4d92d1099d3526733dc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga831dc633b2f4d92d1099d3526733dc31">PDMA</a>&#160;&#160;&#160;((<a class="el" href="../../d1/d00/struct_p_d_m_a___t.html">PDMA_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga4504a584e7a34e5cd56239b0bd4b8e5a">PDMA_BASE</a>)</td></tr>
<tr class="separator:ga831dc633b2f4d92d1099d3526733dc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82e359d74617572f0ab6de9e235b9462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga82e359d74617572f0ab6de9e235b9462">USBH</a>&#160;&#160;&#160;((<a class="el" href="../../d8/d5c/struct_u_s_b_h___t.html">USBH_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga8d4523a108d8d8794c6eda654b8afb16">USBH_BASE</a>)</td></tr>
<tr class="separator:ga82e359d74617572f0ab6de9e235b9462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970254e6dadedc433f57d43709636664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga970254e6dadedc433f57d43709636664">FMC</a>&#160;&#160;&#160;((<a class="el" href="../../d7/d18/struct_f_m_c___t.html">FMC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a>)</td></tr>
<tr class="separator:ga970254e6dadedc433f57d43709636664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab534c0fc7902a85b9d85e8917705bdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab534c0fc7902a85b9d85e8917705bdc3">EBI</a>&#160;&#160;&#160;((<a class="el" href="../../d5/dfe/struct_e_b_i___t.html">EBI_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga3be6c12e68d7fb624dbe792805295160">EBI_BASE</a>)</td></tr>
<tr class="separator:gab534c0fc7902a85b9d85e8917705bdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4381bb54c2dbc34500521165aa7b89b1">CRC</a>&#160;&#160;&#160;((<a class="el" href="../../d9/d2c/struct_c_r_c___t.html">CRC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9646f603341e1ee220bf5d9948f05cb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9646f603341e1ee220bf5d9948f05cb0">WDT</a>&#160;&#160;&#160;((<a class="el" href="../../d9/d18/struct_w_d_t___t.html">WDT_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>)</td></tr>
<tr class="separator:ga9646f603341e1ee220bf5d9948f05cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8191172d5a07f323cfcb4bebf36801d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8191172d5a07f323cfcb4bebf36801d6">WWDT</a>&#160;&#160;&#160;((<a class="el" href="../../d3/d15/struct_w_w_d_t___t.html">WWDT_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga2e03465382873f5ec4eb6842d3d7acad">WWDT_BASE</a>)</td></tr>
<tr class="separator:ga8191172d5a07f323cfcb4bebf36801d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="../../d3/db0/struct_r_t_c___t.html">RTC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3af62d225292c07bf36b108f4a51a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa3af62d225292c07bf36b108f4a51a23">EADC</a>&#160;&#160;&#160;((<a class="el" href="../../d8/d00/struct_e_a_d_c___t.html">EADC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gaafcc1169dd3ce2d6bc3dbfa20880af7c">EADC0_BASE</a>)</td></tr>
<tr class="separator:gaa3af62d225292c07bf36b108f4a51a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4d0bb7007c58f544db6f34c4effa9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa4d0bb7007c58f544db6f34c4effa9aa">USBD</a>&#160;&#160;&#160;((<a class="el" href="../../dc/daf/struct_u_s_b_d___t.html">USBD_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gaada5d1375e0ffba98bea65e328ca3ca5">USBD_BASE</a>)</td></tr>
<tr class="separator:gaa4d0bb7007c58f544db6f34c4effa9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf1b746ba5ab7d0ab657156ebda0f290c">TIMER0</a>&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#gadec6c55bec50793b5421a0032767315a">TMR01_BASE</a>)</td></tr>
<tr class="separator:gaf1b746ba5ab7d0ab657156ebda0f290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bf4f24c85f26e838f55701a5e69831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga63bf4f24c85f26e838f55701a5e69831">TIMER1</a>&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) (<a class="el" href="../../df/d35/group___memory_map.html#gadec6c55bec50793b5421a0032767315a">TMR01_BASE</a> + 0x20))</td></tr>
<tr class="separator:ga63bf4f24c85f26e838f55701a5e69831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca904d0e4ebb6d643c349f7f05613995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaca904d0e4ebb6d643c349f7f05613995">TIMER2</a>&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#ga7b249f4664920cdf8b20785d89bd9bd0">TMR23_BASE</a>)</td></tr>
<tr class="separator:gaca904d0e4ebb6d643c349f7f05613995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6d4063b72c434f0e7afa8eb2a0e7ee00">TIMER3</a>&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) (<a class="el" href="../../df/d35/group___memory_map.html#ga7b249f4664920cdf8b20785d89bd9bd0">TMR23_BASE</a> + 0x20))</td></tr>
<tr class="separator:ga6d4063b72c434f0e7afa8eb2a0e7ee00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4ad06a2bcb1065209a117ea09bbfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7a4ad06a2bcb1065209a117ea09bbfbf">PWM0</a>&#160;&#160;&#160;((<a class="el" href="../../dd/d2d/struct_p_w_m___t.html">PWM_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gafd4cf3319d145ce948188816693d06d6">PWM0_BASE</a>)</td></tr>
<tr class="separator:ga7a4ad06a2bcb1065209a117ea09bbfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1c370cc3193ef37474f000a2b982bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadd1c370cc3193ef37474f000a2b982bb">PWM1</a>&#160;&#160;&#160;((<a class="el" href="../../dd/d2d/struct_p_w_m___t.html">PWM_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga8b7b369c2f714ba8ed9f34f1af48118b">PWM1_BASE</a>)</td></tr>
<tr class="separator:gadd1c370cc3193ef37474f000a2b982bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf26e39c91b262cc480085abcc450d3d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td></tr>
<tr class="separator:gaf26e39c91b262cc480085abcc450d3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0508661f121639ffdee7de2353a0def2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0508661f121639ffdee7de2353a0def2">UART0</a>&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td></tr>
<tr class="separator:ga0508661f121639ffdee7de2353a0def2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga961726a611b38bcaf61f3d598b0a59ec">UART3</a>&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td></tr>
<tr class="separator:ga961726a611b38bcaf61f3d598b0a59ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86abb2e8858d177c04e60c41e9242045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga86abb2e8858d177c04e60c41e9242045">I2C0</a>&#160;&#160;&#160;((<a class="el" href="../../d2/d62/struct_i2_c___t.html">I2C_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gabf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a>)</td></tr>
<tr class="separator:ga86abb2e8858d177c04e60c41e9242045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="../../d2/d62/struct_i2_c___t.html">I2C_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadab49b9fc27febd87bbc529b0b9a5d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadab49b9fc27febd87bbc529b0b9a5d67">SC0</a>&#160;&#160;&#160;((<a class="el" href="../../d6/d6b/struct_s_c___t.html">SC_T</a> *)    <a class="el" href="../../df/d35/group___memory_map.html#gac033c7daa22ae646408a635005a3cdd7">SC0_BASE</a>)</td></tr>
<tr class="separator:gadab49b9fc27febd87bbc529b0b9a5d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d43f8748b542bce39e18790f845ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad4d43f8748b542bce39e18790f845ecc">BIT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gad4d43f8748b542bce39e18790f845ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601923eba46784638244c1ebf2622a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga601923eba46784638244c1ebf2622a2a">BIT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga601923eba46784638244c1ebf2622a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9560bccccb00174801c728f1ed1399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9c9560bccccb00174801c728f1ed1399">BIT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga9c9560bccccb00174801c728f1ed1399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8e44574a8a8becc885b05f3bc367ef6a">BIT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga8e44574a8a8becc885b05f3bc367ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa731e0b6cf75f4e637ee88959315f5e4">BIT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gaa731e0b6cf75f4e637ee88959315f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae692bc3df48028ceb1ddc2534a993bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae692bc3df48028ceb1ddc2534a993bb8">BIT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gae692bc3df48028ceb1ddc2534a993bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2d074401e2b6322ee8f03476c24677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacc2d074401e2b6322ee8f03476c24677">BIT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gacc2d074401e2b6322ee8f03476c24677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gaa6b8f3261ae9e2e1043380c192f7b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e80e65237843fa1ff15c68cd78066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0e80e65237843fa1ff15c68cd78066f8">BIT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga0e80e65237843fa1ff15c68cd78066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3aa20ab5eb33383fa31b0e94f4401cdf">BIT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:ga3aa20ab5eb33383fa31b0e94f4401cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8c0f01fdf020d0f7467449b181fe95cb">BIT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga8c0f01fdf020d0f7467449b181fe95cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cda1debde057b596766eba6a76daca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2cda1debde057b596766eba6a76daca0">BIT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga2cda1debde057b596766eba6a76daca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaa0a6acba8436baabcaa1e91fad6c0bd">BIT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gaaa0a6acba8436baabcaa1e91fad6c0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga965dc1748ab1cf91426bd04a2fe16ecf">BIT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga965dc1748ab1cf91426bd04a2fe16ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41e750b67eb36c8da10328c565b90dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga41e750b67eb36c8da10328c565b90dd5">BIT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga41e750b67eb36c8da10328c565b90dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae40f5db1c57c98c6db42f15e0a56f03a">BIT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gae40f5db1c57c98c6db42f15e0a56f03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c55b9d74a6a1b129397792053cf08d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7c55b9d74a6a1b129397792053cf08d5">BIT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga7c55b9d74a6a1b129397792053cf08d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27fe52b845a36280f50414ab4a00f74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga27fe52b845a36280f50414ab4a00f74f">BIT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:ga27fe52b845a36280f50414ab4a00f74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56a026d146963b7d977255d9b1f682ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga56a026d146963b7d977255d9b1f682ae">BIT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga56a026d146963b7d977255d9b1f682ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce58ae33c478370e59c915b04b05381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9ce58ae33c478370e59c915b04b05381">BIT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr class="separator:ga9ce58ae33c478370e59c915b04b05381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga83aaba3456aa46dfefe199fe6264d8dc">BIT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:ga83aaba3456aa46dfefe199fe6264d8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">BIT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d">BIT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:gafdaa01ee37bdcd01ea44dbab6a30fd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada7be80971d1875e5c4774edd3ecd97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gada7be80971d1875e5c4774edd3ecd97d">BIT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:gada7be80971d1875e5c4774edd3ecd97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga96cfb019bda32752ff4c8b8244aa6ea0">BIT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr class="separator:ga96cfb019bda32752ff4c8b8244aa6ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3017291241a7269c1582154a3d3b1f09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3017291241a7269c1582154a3d3b1f09">BIT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr class="separator:ga3017291241a7269c1582154a3d3b1f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97a8963cc15a1a50521d855b8a1331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4f97a8963cc15a1a50521d855b8a1331">BIT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr class="separator:ga4f97a8963cc15a1a50521d855b8a1331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd1584eaddf508717554b35a600b0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gafdd1584eaddf508717554b35a600b0fd">BIT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr class="separator:gafdd1584eaddf508717554b35a600b0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4361544977e96fb8eb8387ff0feaf6b6">BIT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="separator:ga4361544977e96fb8eb8387ff0feaf6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb368e517e545da53d8aace5923649e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadb368e517e545da53d8aace5923649e1">BIT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="separator:gadb368e517e545da53d8aace5923649e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga70105c4a8c864754c8ba9e9b0e5da52a">BIT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="separator:ga70105c4a8c864754c8ba9e9b0e5da52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb09898dca36071e32cb1fbeec479e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadfb09898dca36071e32cb1fbeec479e5">BIT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="separator:gadfb09898dca36071e32cb1fbeec479e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>&#160;&#160;&#160;(0x000000FF)</td></tr>
<tr class="separator:ga2da6b6038c3e29eb02a23385f7dfe18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>&#160;&#160;&#160;(0x0000FF00)</td></tr>
<tr class="separator:ga6bdb45c3d1adab74d72eab6116f9581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a926438abfcff696496c60ee5ebd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>&#160;&#160;&#160;(0x00FF0000)</td></tr>
<tr class="separator:ga6a926438abfcff696496c60ee5ebd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd8778bf420a922c9cd2bf7c916875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>&#160;&#160;&#160;(0xFF000000)</td></tr>
<tr class="separator:ga26cd8778bf420a922c9cd2bf7c916875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a424751930c945d094ee553ca87d752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3a424751930c945d094ee553ca87d752">_GET_BYTE0</a>(u32Param)&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>)      )</td></tr>
<tr class="separator:ga3a424751930c945d094ee553ca87d752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5d9fb8477a84947318fd11aec7eb9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaec5d9fb8477a84947318fd11aec7eb9f">_GET_BYTE1</a>(u32Param)&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>) &gt;&gt;  8)</td></tr>
<tr class="separator:gaec5d9fb8477a84947318fd11aec7eb9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006917e754c4cd030e351214f98358c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga006917e754c4cd030e351214f98358c0">_GET_BYTE2</a>(u32Param)&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>) &gt;&gt; 16)</td></tr>
<tr class="separator:ga006917e754c4cd030e351214f98358c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b97ecee162f9daa6791d0ec871a254f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2b97ecee162f9daa6791d0ec871a254f">_GET_BYTE3</a>(u32Param)&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>) &gt;&gt; 24)</td></tr>
<tr class="separator:ga2b97ecee162f9daa6791d0ec871a254f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa8cecfc5c5c054d2875c03e77b7be15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93f0eb578d23995850d61f7d61c55c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa93f0eb578d23995850d61f7d61c55c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1126ed4737160024e019b423507f63e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1126ed4737160024e019b423507f63e4">M8</a>(adr)&#160;&#160;&#160;(*((<a class="el" href="../../d6/d93/group___peripheral_decl.html#gaecf7c4189e2bd5ee7ac61f5639b1327a">vu8</a>  *) (adr)))</td></tr>
<tr class="separator:ga1126ed4737160024e019b423507f63e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83c0e0285280cbda98e939db37edc5b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga83c0e0285280cbda98e939db37edc5b4">M16</a>(adr)&#160;&#160;&#160;(*((<a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> *) (adr)))</td></tr>
<tr class="separator:ga83c0e0285280cbda98e939db37edc5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb76a8ae52f520eac9df5c8704851445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gabb76a8ae52f520eac9df5c8704851445">M32</a>(adr)&#160;&#160;&#160;(*((<a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6e2761f0a1011f84ed96b946f2c8a563">vu32</a> *) (adr)))</td></tr>
<tr class="separator:gabb76a8ae52f520eac9df5c8704851445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7f814366c290429d1d8d89848335e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1a7f814366c290429d1d8d89848335e4">outpw</a>(port,  <a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td></tr>
<tr class="separator:ga1a7f814366c290429d1d8d89848335e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b02ca2239bebbd42d53d64f7c7b334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga71b02ca2239bebbd42d53d64f7c7b334">inpw</a>(port)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port)))</td></tr>
<tr class="separator:ga71b02ca2239bebbd42d53d64f7c7b334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad38305f3ef75a65aa0605fd43126e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaad38305f3ef75a65aa0605fd43126e6e">outpb</a>(port,  <a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td></tr>
<tr class="separator:gaad38305f3ef75a65aa0605fd43126e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9feb8244483919c00a8cd001417471b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9feb8244483919c00a8cd001417471b3">inpb</a>(port)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port)))</td></tr>
<tr class="separator:ga9feb8244483919c00a8cd001417471b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aecd53542aeebb08c0434c5aea82646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7aecd53542aeebb08c0434c5aea82646">outps</a>(port,  <a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td></tr>
<tr class="separator:ga7aecd53542aeebb08c0434c5aea82646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4846e416af3b9cec294469c7ac4d2e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab4846e416af3b9cec294469c7ac4d2e6">inps</a>(port)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port)))</td></tr>
<tr class="separator:gab4846e416af3b9cec294469c7ac4d2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddcd6a63c1b6379d0c0419c465222aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9ddcd6a63c1b6379d0c0419c465222aa">outp32</a>(port,  <a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td></tr>
<tr class="separator:ga9ddcd6a63c1b6379d0c0419c465222aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9165d95e45927e33912b3310f3153419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9165d95e45927e33912b3310f3153419">inp32</a>(port)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port)))</td></tr>
<tr class="separator:ga9165d95e45927e33912b3310f3153419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4037acccb11264f556403d714b09f2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4037acccb11264f556403d714b09f2a5">outp8</a>(port,  <a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td></tr>
<tr class="separator:ga4037acccb11264f556403d714b09f2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb51593ea4ba3818c07d34fbbe1de6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9bb51593ea4ba3818c07d34fbbe1de6b">inp8</a>(port)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port)))</td></tr>
<tr class="separator:ga9bb51593ea4ba3818c07d34fbbe1de6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976c6d91f40eb1fb654483c585526b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga976c6d91f40eb1fb654483c585526b7d">outp16</a>(port,  <a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td></tr>
<tr class="separator:ga976c6d91f40eb1fb654483c585526b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50a5a7ee7c2900e8d88180d4dfdeaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad50a5a7ee7c2900e8d88180d4dfdeaea">inp16</a>(port)&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port)))</td></tr>
<tr class="separator:gad50a5a7ee7c2900e8d88180d4dfdeaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaecf7c4189e2bd5ee7ac61f5639b1327a"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaecf7c4189e2bd5ee7ac61f5639b1327a">vu8</a></td></tr>
<tr class="separator:gaecf7c4189e2bd5ee7ac61f5639b1327a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2761f0a1011f84ed96b946f2c8a563"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6e2761f0a1011f84ed96b946f2c8a563">vu32</a></td></tr>
<tr class="separator:ga6e2761f0a1011f84ed96b946f2c8a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e9f2c67df0bbcd2dd7753693525ee07"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9e9f2c67df0bbcd2dd7753693525ee07">vu16</a></td></tr>
<tr class="separator:ga9e9f2c67df0bbcd2dd7753693525ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga7711fe0704d3f1442aaee6dde2bb3bd9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7711fe0704d3f1442aaee6dde2bb3bd9">EADC_T::DAT</a> [19]</td></tr>
<tr class="separator:ga7711fe0704d3f1442aaee6dde2bb3bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b17364060fa7ab412af48ca123970ef"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4b17364060fa7ab412af48ca123970ef">EADC_T::CURDAT</a></td></tr>
<tr class="separator:ga4b17364060fa7ab412af48ca123970ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f76b976320e1043f00cf1ba06974843"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0f76b976320e1043f00cf1ba06974843">EADC_T::CTL</a></td></tr>
<tr class="separator:ga0f76b976320e1043f00cf1ba06974843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbadd7fc24373ee59089a73dde2cabee"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadbadd7fc24373ee59089a73dde2cabee">EADC_T::SWTRG</a></td></tr>
<tr class="separator:gadbadd7fc24373ee59089a73dde2cabee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ae13b8f046a4c754c80ac5b80390fc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga22ae13b8f046a4c754c80ac5b80390fc">EADC_T::PENDSTS</a></td></tr>
<tr class="separator:ga22ae13b8f046a4c754c80ac5b80390fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3574d759cf426bd6e97fd09d11641243"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3574d759cf426bd6e97fd09d11641243">EADC_T::OVSTS</a></td></tr>
<tr class="separator:ga3574d759cf426bd6e97fd09d11641243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a30aabe72d24a74de81de2a6b924aa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad3a30aabe72d24a74de81de2a6b924aa">EADC_T::RESERVE0</a> [8]</td></tr>
<tr class="separator:gad3a30aabe72d24a74de81de2a6b924aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1f59f4f7749a3f45db6b50eaf52281f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae1f59f4f7749a3f45db6b50eaf52281f">EADC_T::SCTL</a> [19]</td></tr>
<tr class="separator:gae1f59f4f7749a3f45db6b50eaf52281f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91676cd508c2a4b1fcdd131ed9ef5884"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga91676cd508c2a4b1fcdd131ed9ef5884">EADC_T::RESERVE1</a> [1]</td></tr>
<tr class="separator:ga91676cd508c2a4b1fcdd131ed9ef5884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3adc9983e565314770706309d61a8c1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf3adc9983e565314770706309d61a8c1">EADC_T::INTSRC</a> [4]</td></tr>
<tr class="separator:gaf3adc9983e565314770706309d61a8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e7f37fb06ce41e5d3ee26dc346dc825"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9e7f37fb06ce41e5d3ee26dc346dc825">EADC_T::CMP</a> [4]</td></tr>
<tr class="separator:ga9e7f37fb06ce41e5d3ee26dc346dc825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a9e9eae753312ea434da7d544bbf808"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3a9e9eae753312ea434da7d544bbf808">EADC_T::STATUS0</a></td></tr>
<tr class="separator:ga3a9e9eae753312ea434da7d544bbf808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ccb62b13782cf82084dc2c2a4bcdc7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab5ccb62b13782cf82084dc2c2a4bcdc7">EADC_T::STATUS1</a></td></tr>
<tr class="separator:gab5ccb62b13782cf82084dc2c2a4bcdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ef3b5f47e896bade83e833837fcd37"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga81ef3b5f47e896bade83e833837fcd37">EADC_T::STATUS2</a></td></tr>
<tr class="separator:ga81ef3b5f47e896bade83e833837fcd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a9209b1d93bce63d901632c57d5e81"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa2a9209b1d93bce63d901632c57d5e81">EADC_T::STATUS3</a></td></tr>
<tr class="separator:gaa2a9209b1d93bce63d901632c57d5e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafd9e36a65e2434906463cf98916726"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaafd9e36a65e2434906463cf98916726">EADC_T::DDAT</a> [4]</td></tr>
<tr class="separator:gaaafd9e36a65e2434906463cf98916726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043e27c91826440621f653efb2a0b4ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga043e27c91826440621f653efb2a0b4ca">CLK_T::PWRCTL</a></td></tr>
<tr class="separator:ga043e27c91826440621f653efb2a0b4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91278c785d081e72e090c63624d05184"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga91278c785d081e72e090c63624d05184">CLK_T::AHBCLK</a></td></tr>
<tr class="separator:ga91278c785d081e72e090c63624d05184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c529088e0925ec89f67f42b9b061035"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0c529088e0925ec89f67f42b9b061035">CLK_T::APBCLK0</a></td></tr>
<tr class="separator:ga0c529088e0925ec89f67f42b9b061035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d0f838a3bb31f42f4051aa7fd3e097"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga22d0f838a3bb31f42f4051aa7fd3e097">CLK_T::APBCLK1</a></td></tr>
<tr class="separator:ga22d0f838a3bb31f42f4051aa7fd3e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cc9cc573d39acc7229c0a304e2fbde"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga56cc9cc573d39acc7229c0a304e2fbde">CLK_T::CLKSEL0</a></td></tr>
<tr class="separator:ga56cc9cc573d39acc7229c0a304e2fbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7a11873705bdb81268ad8ac2d6087f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3a7a11873705bdb81268ad8ac2d6087f">CLK_T::CLKSEL1</a></td></tr>
<tr class="separator:ga3a7a11873705bdb81268ad8ac2d6087f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38ba89e15ce9e37866aff665694b613"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac38ba89e15ce9e37866aff665694b613">CLK_T::CLKSEL2</a></td></tr>
<tr class="separator:gac38ba89e15ce9e37866aff665694b613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf279d15c32f97345c4b45fa98689c281"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf279d15c32f97345c4b45fa98689c281">CLK_T::CLKSEL3</a></td></tr>
<tr class="separator:gaf279d15c32f97345c4b45fa98689c281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555bc6f1735813a86a2f33a16cfd3671"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga555bc6f1735813a86a2f33a16cfd3671">CLK_T::CLKDIV0</a></td></tr>
<tr class="separator:ga555bc6f1735813a86a2f33a16cfd3671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6374d45ced73454be2859fed994e22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2d6374d45ced73454be2859fed994e22">CLK_T::CLKDIV1</a></td></tr>
<tr class="separator:ga2d6374d45ced73454be2859fed994e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc65d5f4430dc33b10e3faeeacab1495"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadc65d5f4430dc33b10e3faeeacab1495">CLK_T::RESERVE0</a> [6]</td></tr>
<tr class="separator:gadc65d5f4430dc33b10e3faeeacab1495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38233aaa7c69463ab8e69a96e0f2c00"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf38233aaa7c69463ab8e69a96e0f2c00">CLK_T::PLLCTL</a></td></tr>
<tr class="separator:gaf38233aaa7c69463ab8e69a96e0f2c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac908929dd47d39fdc2c6aef45d77f56a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac908929dd47d39fdc2c6aef45d77f56a">CLK_T::RESERVE1</a> [3]</td></tr>
<tr class="separator:gac908929dd47d39fdc2c6aef45d77f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71522f2190f0f02496f2f898a1d47fd7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga71522f2190f0f02496f2f898a1d47fd7">CLK_T::STATUS</a></td></tr>
<tr class="separator:ga71522f2190f0f02496f2f898a1d47fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183fcf34fa328dee7fbe6263027764a1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga183fcf34fa328dee7fbe6263027764a1">CLK_T::RESERVE2</a> [3]</td></tr>
<tr class="separator:ga183fcf34fa328dee7fbe6263027764a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27653b0bd33df5ceedb72452e673e884"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga27653b0bd33df5ceedb72452e673e884">CLK_T::CLKOCTL</a></td></tr>
<tr class="separator:ga27653b0bd33df5ceedb72452e673e884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80524ce5dc356063be8822d24b0310fa"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga80524ce5dc356063be8822d24b0310fa">CLK_T::RESERVE3</a> [3]</td></tr>
<tr class="separator:ga80524ce5dc356063be8822d24b0310fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf941e224cf881d201562a40749c260"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaaf941e224cf881d201562a40749c260">CLK_T::CLKDCTL</a></td></tr>
<tr class="separator:gaaaf941e224cf881d201562a40749c260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26636be88874f58e2f098d4e7f705ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab26636be88874f58e2f098d4e7f705ab">CLK_T::CLKDSTS</a></td></tr>
<tr class="separator:gab26636be88874f58e2f098d4e7f705ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e792316aff2fca8e52e69bddb1447f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9e792316aff2fca8e52e69bddb1447f5">CLK_T::CDUPB</a></td></tr>
<tr class="separator:ga9e792316aff2fca8e52e69bddb1447f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7122e91679880ad8aa45e5781cbcda8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad7122e91679880ad8aa45e5781cbcda8">CLK_T::CDLOWB</a></td></tr>
<tr class="separator:gad7122e91679880ad8aa45e5781cbcda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacddc853887737be7ee1906a2f389c3df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacddc853887737be7ee1906a2f389c3df">CRC_T::CTL</a></td></tr>
<tr class="separator:gacddc853887737be7ee1906a2f389c3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaec5719c9d85776729f30563e481ffaf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaec5719c9d85776729f30563e481ffaf">CRC_T::DAT</a></td></tr>
<tr class="separator:gaaec5719c9d85776729f30563e481ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df4ed37d0ffe483e3139314e92a93da"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0df4ed37d0ffe483e3139314e92a93da">CRC_T::SEED</a></td></tr>
<tr class="separator:ga0df4ed37d0ffe483e3139314e92a93da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7262212788bcc954221be55fcf8d1d01"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7262212788bcc954221be55fcf8d1d01">CRC_T::CHECKSUM</a></td></tr>
<tr class="separator:ga7262212788bcc954221be55fcf8d1d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca0193a27b1b9169bc1586e08595f3f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2ca0193a27b1b9169bc1586e08595f3f">EBI_T::CTL0</a></td></tr>
<tr class="separator:ga2ca0193a27b1b9169bc1586e08595f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503d2ee9640231fb4f3d0a2f9a4d7429"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga503d2ee9640231fb4f3d0a2f9a4d7429">EBI_T::TCTL0</a></td></tr>
<tr class="separator:ga503d2ee9640231fb4f3d0a2f9a4d7429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad705dc5e86c00ebcb822a22f94b5bb91"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad705dc5e86c00ebcb822a22f94b5bb91">EBI_T::RESERVE0</a> [2]</td></tr>
<tr class="separator:gad705dc5e86c00ebcb822a22f94b5bb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea3bd6d0a204b4f2f9bae5024954719"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9ea3bd6d0a204b4f2f9bae5024954719">EBI_T::CTL1</a></td></tr>
<tr class="separator:ga9ea3bd6d0a204b4f2f9bae5024954719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b8e5121930e538b70b4eafcdcb165f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab2b8e5121930e538b70b4eafcdcb165f">EBI_T::TCTL1</a></td></tr>
<tr class="separator:gab2b8e5121930e538b70b4eafcdcb165f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9417e5f36c49c47f9daa77155b7b687"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae9417e5f36c49c47f9daa77155b7b687">FMC_T::ISPCTL</a></td></tr>
<tr class="separator:gae9417e5f36c49c47f9daa77155b7b687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f3856febaa771dd514073d127d0f91"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga75f3856febaa771dd514073d127d0f91">FMC_T::ISPADDR</a></td></tr>
<tr class="separator:ga75f3856febaa771dd514073d127d0f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c48d59719ca197e52d7eae9d26c6600"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9c48d59719ca197e52d7eae9d26c6600">FMC_T::ISPDAT</a></td></tr>
<tr class="separator:ga9c48d59719ca197e52d7eae9d26c6600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga095e1f869199de86a9f56bcaae06ea69"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga095e1f869199de86a9f56bcaae06ea69">FMC_T::ISPCMD</a></td></tr>
<tr class="separator:ga095e1f869199de86a9f56bcaae06ea69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga172d47d716db9a6a91f01d0c63fae006"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga172d47d716db9a6a91f01d0c63fae006">FMC_T::ISPTRG</a></td></tr>
<tr class="separator:ga172d47d716db9a6a91f01d0c63fae006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d16097395a054eb4d52bc7ac9b6f943"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9d16097395a054eb4d52bc7ac9b6f943">FMC_T::DFBA</a></td></tr>
<tr class="separator:ga9d16097395a054eb4d52bc7ac9b6f943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06afdd4c3b46686055db7232a9849322"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga06afdd4c3b46686055db7232a9849322">FMC_T::FTCTL</a></td></tr>
<tr class="separator:ga06afdd4c3b46686055db7232a9849322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00289a7c19a0fce6c3ec889a788a88cc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga00289a7c19a0fce6c3ec889a788a88cc">FMC_T::RESERVE0</a> [9]</td></tr>
<tr class="separator:ga00289a7c19a0fce6c3ec889a788a88cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f4e93377445909cf29c19efd1897cc2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6f4e93377445909cf29c19efd1897cc2">FMC_T::ISPSTS</a></td></tr>
<tr class="separator:ga6f4e93377445909cf29c19efd1897cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb462f65c1f7e02e75cd2dd785e031c1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gafb462f65c1f7e02e75cd2dd785e031c1">FMC_T::RESERVE1</a> [15]</td></tr>
<tr class="separator:gafb462f65c1f7e02e75cd2dd785e031c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42512a8571832bff135b0c6f2f1be540"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga42512a8571832bff135b0c6f2f1be540">FMC_T::MPDAT0</a></td></tr>
<tr class="separator:ga42512a8571832bff135b0c6f2f1be540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b099a7831b7f0ad5cbe228be847bd90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5b099a7831b7f0ad5cbe228be847bd90">FMC_T::MPDAT1</a></td></tr>
<tr class="separator:ga5b099a7831b7f0ad5cbe228be847bd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e07ee801277e3e301212d8e61eaee18"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1e07ee801277e3e301212d8e61eaee18">FMC_T::MPDAT2</a></td></tr>
<tr class="separator:ga1e07ee801277e3e301212d8e61eaee18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4cb3b0e3ebc01d2daa63b7714f4005f5">FMC_T::MPDAT3</a></td></tr>
<tr class="separator:ga4cb3b0e3ebc01d2daa63b7714f4005f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6daefa34aeadc09f92ef2d7d316e6156"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6daefa34aeadc09f92ef2d7d316e6156">FMC_T::RESERVE2</a> [12]</td></tr>
<tr class="separator:ga6daefa34aeadc09f92ef2d7d316e6156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac5553c8de6ee8057263f6bfbe96ad0cb">FMC_T::MPSTS</a></td></tr>
<tr class="separator:gac5553c8de6ee8057263f6bfbe96ad0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b100ed602ea54e8ba1226b36101b42c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0b100ed602ea54e8ba1226b36101b42c">FMC_T::MPADDR</a></td></tr>
<tr class="separator:ga0b100ed602ea54e8ba1226b36101b42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5781796564afa8436d6075e6e4c7dbb3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5781796564afa8436d6075e6e4c7dbb3">GPIO_T::MODE</a></td></tr>
<tr class="separator:ga5781796564afa8436d6075e6e4c7dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e03ea04c822d32f707ce8d5376ee051"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3e03ea04c822d32f707ce8d5376ee051">GPIO_T::DINOFF</a></td></tr>
<tr class="separator:ga3e03ea04c822d32f707ce8d5376ee051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fcd07d7ba730b38ef79cccbf8faad7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga93fcd07d7ba730b38ef79cccbf8faad7">GPIO_T::DOUT</a></td></tr>
<tr class="separator:ga93fcd07d7ba730b38ef79cccbf8faad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5722408080d2975102c13912e18e3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5b5722408080d2975102c13912e18e3d">GPIO_T::DATMSK</a></td></tr>
<tr class="separator:ga5b5722408080d2975102c13912e18e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717d5dd5b020c3b7c41a338ead1defe2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga717d5dd5b020c3b7c41a338ead1defe2">GPIO_T::PIN</a></td></tr>
<tr class="separator:ga717d5dd5b020c3b7c41a338ead1defe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a93cad44a3ff3c5f14ae8524f057311"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4a93cad44a3ff3c5f14ae8524f057311">GPIO_T::DBEN</a></td></tr>
<tr class="separator:ga4a93cad44a3ff3c5f14ae8524f057311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2a3e05f14e8b636392f403d091f48c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7c2a3e05f14e8b636392f403d091f48c">GPIO_T::INTTYPE</a></td></tr>
<tr class="separator:ga7c2a3e05f14e8b636392f403d091f48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0c6390edd9eca833ed915a23b5c0aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9a0c6390edd9eca833ed915a23b5c0aa">GPIO_T::INTEN</a></td></tr>
<tr class="separator:ga9a0c6390edd9eca833ed915a23b5c0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4cd8191565b69ec9a7131b093927ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacd4cd8191565b69ec9a7131b093927ca">GPIO_T::INTSRC</a></td></tr>
<tr class="separator:gacd4cd8191565b69ec9a7131b093927ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f7201ea6f52c4e12d84a7cc46fe9a1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae8f7201ea6f52c4e12d84a7cc46fe9a1">GPIO_T::SMTEN</a></td></tr>
<tr class="separator:gae8f7201ea6f52c4e12d84a7cc46fe9a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb47050e11290d34b1fc6080c36c43"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga20fb47050e11290d34b1fc6080c36c43">GPIO_T::SLEWCTL</a></td></tr>
<tr class="separator:ga20fb47050e11290d34b1fc6080c36c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21c12dfb7f61e8c01b43dc87d2fe3cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad21c12dfb7f61e8c01b43dc87d2fe3cd">GPIO_T::DRVCTL</a></td></tr>
<tr class="separator:gad21c12dfb7f61e8c01b43dc87d2fe3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb446fb84fd069cf5e77898ca3afedf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaacb446fb84fd069cf5e77898ca3afedf">GPIO_DBCTL_T::DBCTL</a></td></tr>
<tr class="separator:gaacb446fb84fd069cf5e77898ca3afedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637638a4c4885036f63958ef0044ca5f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga637638a4c4885036f63958ef0044ca5f">I2C_T::CTL</a></td></tr>
<tr class="separator:ga637638a4c4885036f63958ef0044ca5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8464865c00e677399329959fef3a24"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4f8464865c00e677399329959fef3a24">I2C_T::ADDR0</a></td></tr>
<tr class="separator:ga4f8464865c00e677399329959fef3a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d029c616624d2b2954da6149c10ac9d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6d029c616624d2b2954da6149c10ac9d">I2C_T::DAT</a></td></tr>
<tr class="separator:ga6d029c616624d2b2954da6149c10ac9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c159bc8636a3bc938bdbe4f2aed3d6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae1c159bc8636a3bc938bdbe4f2aed3d6">I2C_T::STATUS</a></td></tr>
<tr class="separator:gae1c159bc8636a3bc938bdbe4f2aed3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b21e70ca084e096fc7662986714c9fd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5b21e70ca084e096fc7662986714c9fd">I2C_T::CLKDIV</a></td></tr>
<tr class="separator:ga5b21e70ca084e096fc7662986714c9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5347674482d9ca92745b2f48b4974437"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5347674482d9ca92745b2f48b4974437">I2C_T::TOCTL</a></td></tr>
<tr class="separator:ga5347674482d9ca92745b2f48b4974437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72c8d32409a783693e3b488ee326b6c7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga72c8d32409a783693e3b488ee326b6c7">I2C_T::ADDR1</a></td></tr>
<tr class="separator:ga72c8d32409a783693e3b488ee326b6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9dd42f9ba85990d3016bb92cc97356"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0b9dd42f9ba85990d3016bb92cc97356">I2C_T::ADDR2</a></td></tr>
<tr class="separator:ga0b9dd42f9ba85990d3016bb92cc97356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd9696fe17e2a863186ac8d79affa36"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3bd9696fe17e2a863186ac8d79affa36">I2C_T::ADDR3</a></td></tr>
<tr class="separator:ga3bd9696fe17e2a863186ac8d79affa36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac0c4c8c8f3d125faf4acce138dd198"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaac0c4c8c8f3d125faf4acce138dd198">I2C_T::ADDRMSK0</a></td></tr>
<tr class="separator:gaaac0c4c8c8f3d125faf4acce138dd198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb9dd209e000f506fd2c6ad918ca294"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3eb9dd209e000f506fd2c6ad918ca294">I2C_T::ADDRMSK1</a></td></tr>
<tr class="separator:ga3eb9dd209e000f506fd2c6ad918ca294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9924d6b245e0a7cb2f418b8f71a56043"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9924d6b245e0a7cb2f418b8f71a56043">I2C_T::ADDRMSK2</a></td></tr>
<tr class="separator:ga9924d6b245e0a7cb2f418b8f71a56043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6aa02cc0f8bdae5f892f3a95d8d0c3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac6aa02cc0f8bdae5f892f3a95d8d0c3d">I2C_T::ADDRMSK3</a></td></tr>
<tr class="separator:gac6aa02cc0f8bdae5f892f3a95d8d0c3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060273c08496faa1a31bb575525469d1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga060273c08496faa1a31bb575525469d1">I2C_T::RESERVE0</a> [2]</td></tr>
<tr class="separator:ga060273c08496faa1a31bb575525469d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd06b5484c9a62d1b1ad1de762d4173"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gafbd06b5484c9a62d1b1ad1de762d4173">I2C_T::WKCTL</a></td></tr>
<tr class="separator:gafbd06b5484c9a62d1b1ad1de762d4173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf492aa5e03db5b43f88346009ee085c3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf492aa5e03db5b43f88346009ee085c3">I2C_T::WKSTS</a></td></tr>
<tr class="separator:gaf492aa5e03db5b43f88346009ee085c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f164bfc0bb1af18953aa86ae7075dd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab7f164bfc0bb1af18953aa86ae7075dd">I2C_T::BUSCTL</a></td></tr>
<tr class="separator:gab7f164bfc0bb1af18953aa86ae7075dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3091aa627a06bbf479d681645143db28"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3091aa627a06bbf479d681645143db28">I2C_T::BUSTCTL</a></td></tr>
<tr class="separator:ga3091aa627a06bbf479d681645143db28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b779aebbac6166546c56931cbaab7d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9b779aebbac6166546c56931cbaab7d5">I2C_T::BUSSTS</a></td></tr>
<tr class="separator:ga9b779aebbac6166546c56931cbaab7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada2be7e1978c2a1890325cd4e67074e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gada2be7e1978c2a1890325cd4e67074e6">I2C_T::PKTSIZE</a></td></tr>
<tr class="separator:gada2be7e1978c2a1890325cd4e67074e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8e04ec7c85e574df8f5d0f82248cca"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6d8e04ec7c85e574df8f5d0f82248cca">I2C_T::PKTCRC</a></td></tr>
<tr class="separator:ga6d8e04ec7c85e574df8f5d0f82248cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741114ce9d9fb4dec6a093cbb4cb74c4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga741114ce9d9fb4dec6a093cbb4cb74c4">I2C_T::BUSTOUT</a></td></tr>
<tr class="separator:ga741114ce9d9fb4dec6a093cbb4cb74c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04abe4c4ccedce320ebd5547e7d43445"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga04abe4c4ccedce320ebd5547e7d43445">I2C_T::CLKTOUT</a></td></tr>
<tr class="separator:ga04abe4c4ccedce320ebd5547e7d43445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf428766a864680806bc82111dfeb37f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadf428766a864680806bc82111dfeb37f">DSCT_T::CTL</a></td></tr>
<tr class="separator:gadf428766a864680806bc82111dfeb37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a82783cb6a039404d32c71fd1f5805a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1a82783cb6a039404d32c71fd1f5805a">DSCT_T::SA</a></td></tr>
<tr class="separator:ga1a82783cb6a039404d32c71fd1f5805a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f3aac0b0f2ed95cfe114ba8ba7d437"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf9f3aac0b0f2ed95cfe114ba8ba7d437">DSCT_T::DA</a></td></tr>
<tr class="separator:gaf9f3aac0b0f2ed95cfe114ba8ba7d437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8931451b8a98f814b5c6917ccfbc0934"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8931451b8a98f814b5c6917ccfbc0934">DSCT_T::NEXT</a></td></tr>
<tr class="separator:ga8931451b8a98f814b5c6917ccfbc0934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02218f1aaacc26c2537b01d4286954d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d06/struct_d_s_c_t___t.html">DSCT_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac02218f1aaacc26c2537b01d4286954d">PDMA_T::DSCT</a> [12]</td></tr>
<tr class="separator:gac02218f1aaacc26c2537b01d4286954d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e1503b648875fbd06808af9a8046a6"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga25e1503b648875fbd06808af9a8046a6">PDMA_T::CURSCAT</a> [12]</td></tr>
<tr class="separator:ga25e1503b648875fbd06808af9a8046a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881cfab43d2f89d56eb9e703f19844c2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga881cfab43d2f89d56eb9e703f19844c2">PDMA_T::RESERVE0</a> [196]</td></tr>
<tr class="separator:ga881cfab43d2f89d56eb9e703f19844c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae050800b100683f4a4c5b2a815d167df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae050800b100683f4a4c5b2a815d167df">PDMA_T::CHCTL</a></td></tr>
<tr class="separator:gae050800b100683f4a4c5b2a815d167df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ba030cb585921cbc9fccd1ef66d999"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga52ba030cb585921cbc9fccd1ef66d999">PDMA_T::STOP</a></td></tr>
<tr class="separator:ga52ba030cb585921cbc9fccd1ef66d999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b45b43fc022732d557ea2fe8cdf679"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga70b45b43fc022732d557ea2fe8cdf679">PDMA_T::SWREQ</a></td></tr>
<tr class="separator:ga70b45b43fc022732d557ea2fe8cdf679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ccaf5ec5bed25f4c15a7c0c5930b6e4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5ccaf5ec5bed25f4c15a7c0c5930b6e4">PDMA_T::TRGSTS</a></td></tr>
<tr class="separator:ga5ccaf5ec5bed25f4c15a7c0c5930b6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1525e243fb57c5ff22e2a05f128a2cfd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1525e243fb57c5ff22e2a05f128a2cfd">PDMA_T::PRISET</a></td></tr>
<tr class="separator:ga1525e243fb57c5ff22e2a05f128a2cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5495cffc865f3e565eb8f14b8bbf63df"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5495cffc865f3e565eb8f14b8bbf63df">PDMA_T::PRICLR</a></td></tr>
<tr class="separator:ga5495cffc865f3e565eb8f14b8bbf63df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2be1f8b8e6e7179b7c5ec502f3e87dd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac2be1f8b8e6e7179b7c5ec502f3e87dd">PDMA_T::INTEN</a></td></tr>
<tr class="separator:gac2be1f8b8e6e7179b7c5ec502f3e87dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca3f483870c56da0d2200491b0a9148"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gabca3f483870c56da0d2200491b0a9148">PDMA_T::INTSTS</a></td></tr>
<tr class="separator:gabca3f483870c56da0d2200491b0a9148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab837f8e4611f05d3441ba8437030d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaab837f8e4611f05d3441ba8437030d6">PDMA_T::ABTSTS</a></td></tr>
<tr class="separator:gaaab837f8e4611f05d3441ba8437030d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365bc8529e808782af26a16839c67c5c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga365bc8529e808782af26a16839c67c5c">PDMA_T::TDSTS</a></td></tr>
<tr class="separator:ga365bc8529e808782af26a16839c67c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dee4c3f859c2ca18332dfde363112f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0dee4c3f859c2ca18332dfde363112f7">PDMA_T::SCATSTS</a></td></tr>
<tr class="separator:ga0dee4c3f859c2ca18332dfde363112f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28efe5dd3adddfadc3f03908e9780cd3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga28efe5dd3adddfadc3f03908e9780cd3">PDMA_T::TACTSTS</a></td></tr>
<tr class="separator:ga28efe5dd3adddfadc3f03908e9780cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb97b8b7742dec8aa700d1a5f6deceb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacfb97b8b7742dec8aa700d1a5f6deceb">PDMA_T::RESERVE1</a> [1]</td></tr>
<tr class="separator:gacfb97b8b7742dec8aa700d1a5f6deceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0910876c0888cee29c43c5942bd834e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0910876c0888cee29c43c5942bd834e5">PDMA_T::TOUTEN</a></td></tr>
<tr class="separator:ga0910876c0888cee29c43c5942bd834e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fa019371f8e28d1f5b13695f1f6402a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0fa019371f8e28d1f5b13695f1f6402a">PDMA_T::TOUTIEN</a></td></tr>
<tr class="separator:ga0fa019371f8e28d1f5b13695f1f6402a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c133b0cb18c03b980afd210ad73a192"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8c133b0cb18c03b980afd210ad73a192">PDMA_T::SCATBA</a></td></tr>
<tr class="separator:ga8c133b0cb18c03b980afd210ad73a192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be215aac734529811219eec999f03eb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4be215aac734529811219eec999f03eb">PDMA_T::TOC0_1</a></td></tr>
<tr class="separator:ga4be215aac734529811219eec999f03eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceba55191fcc7e19d33b0e5b6a3db8d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaceba55191fcc7e19d33b0e5b6a3db8d6">PDMA_T::TOC2_3</a></td></tr>
<tr class="separator:gaceba55191fcc7e19d33b0e5b6a3db8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65374e1c3cb6429dcc5bbec34c2ee9c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga65374e1c3cb6429dcc5bbec34c2ee9c5">PDMA_T::TOC4_5</a></td></tr>
<tr class="separator:ga65374e1c3cb6429dcc5bbec34c2ee9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea680f09bbb16e68533034c68e1a76b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2ea680f09bbb16e68533034c68e1a76b">PDMA_T::TOC6_7</a></td></tr>
<tr class="separator:ga2ea680f09bbb16e68533034c68e1a76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9825e7c223c28dea9c68beb12e07e9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gace9825e7c223c28dea9c68beb12e07e9">PDMA_T::RESERVE2</a> [12]</td></tr>
<tr class="separator:gace9825e7c223c28dea9c68beb12e07e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7d99c2385a39621865d3b2571ab8cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacf7d99c2385a39621865d3b2571ab8cd">PDMA_T::REQSEL0_3</a></td></tr>
<tr class="separator:gacf7d99c2385a39621865d3b2571ab8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8969fe98bb07eb45a5fc9f813fde926b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8969fe98bb07eb45a5fc9f813fde926b">PDMA_T::REQSEL4_7</a></td></tr>
<tr class="separator:ga8969fe98bb07eb45a5fc9f813fde926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11850cfe7da1ff8fef22415b492d8143"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga11850cfe7da1ff8fef22415b492d8143">PDMA_T::REQSEL8_11</a></td></tr>
<tr class="separator:ga11850cfe7da1ff8fef22415b492d8143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821a90c5e2b926e73501f62fd147c8ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga821a90c5e2b926e73501f62fd147c8ee">PWM_T::CTL0</a></td></tr>
<tr class="separator:ga821a90c5e2b926e73501f62fd147c8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8734edcbe0ca925823e087d1873822f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac8734edcbe0ca925823e087d1873822f">PWM_T::CTL1</a></td></tr>
<tr class="separator:gac8734edcbe0ca925823e087d1873822f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bbf3397f7a4421a4797fabe4a05c188"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6bbf3397f7a4421a4797fabe4a05c188">PWM_T::SYNC</a></td></tr>
<tr class="separator:ga6bbf3397f7a4421a4797fabe4a05c188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff966eb261a65b20691c93f06443a1a0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaff966eb261a65b20691c93f06443a1a0">PWM_T::SWSYNC</a></td></tr>
<tr class="separator:gaff966eb261a65b20691c93f06443a1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26d6c901c2d03aebd097f6ddd5027abf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga26d6c901c2d03aebd097f6ddd5027abf">PWM_T::CLKSRC</a></td></tr>
<tr class="separator:ga26d6c901c2d03aebd097f6ddd5027abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a66830d3ba82cabd388a5296234b75"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga45a66830d3ba82cabd388a5296234b75">PWM_T::CLKPSC0_1</a></td></tr>
<tr class="separator:ga45a66830d3ba82cabd388a5296234b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924291c7424853566d0143c4f3720bf9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga924291c7424853566d0143c4f3720bf9">PWM_T::CLKPSC2_3</a></td></tr>
<tr class="separator:ga924291c7424853566d0143c4f3720bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9b2e663c3c0aa2ab901db7c7889a29c6">PWM_T::CLKPSC4_5</a></td></tr>
<tr class="separator:ga9b2e663c3c0aa2ab901db7c7889a29c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff9223b5a31e3a1d467e63bfd815a41"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0ff9223b5a31e3a1d467e63bfd815a41">PWM_T::CNTEN</a></td></tr>
<tr class="separator:ga0ff9223b5a31e3a1d467e63bfd815a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4007af1d755886a77159920ae02faae1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4007af1d755886a77159920ae02faae1">PWM_T::CNTCLR</a></td></tr>
<tr class="separator:ga4007af1d755886a77159920ae02faae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba045f2e1488e37ed18ec38dae3eb71"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacba045f2e1488e37ed18ec38dae3eb71">PWM_T::LOAD</a></td></tr>
<tr class="separator:gacba045f2e1488e37ed18ec38dae3eb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890369dafa7930438fc4b29cc94c5f9a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga890369dafa7930438fc4b29cc94c5f9a">PWM_T::RESERVE0</a> [1]</td></tr>
<tr class="separator:ga890369dafa7930438fc4b29cc94c5f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga202c954f8791685be52b3e3762c45981"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga202c954f8791685be52b3e3762c45981">PWM_T::PERIOD</a> [6]</td></tr>
<tr class="separator:ga202c954f8791685be52b3e3762c45981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadfac033893f91a1b46bd8c52c2a5bf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadadfac033893f91a1b46bd8c52c2a5bf">PWM_T::RESERVE1</a> [2]</td></tr>
<tr class="separator:gadadfac033893f91a1b46bd8c52c2a5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864f66b5bd55e4c77eb26681f468939b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga864f66b5bd55e4c77eb26681f468939b">PWM_T::CMPDAT</a> [6]</td></tr>
<tr class="separator:ga864f66b5bd55e4c77eb26681f468939b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ebb713aaf1fe066fed2324053d1f90"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae3ebb713aaf1fe066fed2324053d1f90">PWM_T::RESERVE2</a> [2]</td></tr>
<tr class="separator:gae3ebb713aaf1fe066fed2324053d1f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50db6d60a967ced42553c6891afe96c5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga50db6d60a967ced42553c6891afe96c5">PWM_T::DTCTL0_1</a></td></tr>
<tr class="separator:ga50db6d60a967ced42553c6891afe96c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c133caa64fc83eb3e27d1d2b64f229"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga05c133caa64fc83eb3e27d1d2b64f229">PWM_T::DTCTL2_3</a></td></tr>
<tr class="separator:ga05c133caa64fc83eb3e27d1d2b64f229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac85500ab02cff9a079daca62dc6badd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaac85500ab02cff9a079daca62dc6badd">PWM_T::DTCTL4_5</a></td></tr>
<tr class="separator:gaac85500ab02cff9a079daca62dc6badd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadc828a484a790a0a379c26dbdc6635d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaadc828a484a790a0a379c26dbdc6635d">PWM_T::RESERVE3</a> [1]</td></tr>
<tr class="separator:gaadc828a484a790a0a379c26dbdc6635d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a60f872bef683656908c02d93efaee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac8a60f872bef683656908c02d93efaee">PWM_T::PHS0_1</a></td></tr>
<tr class="separator:gac8a60f872bef683656908c02d93efaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2b36f704ec8fede02d5a3820f8a1e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9b2b36f704ec8fede02d5a3820f8a1e5">PWM_T::PHS2_3</a></td></tr>
<tr class="separator:ga9b2b36f704ec8fede02d5a3820f8a1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8fedadb86ec2b8197daddc04fa2647"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaff8fedadb86ec2b8197daddc04fa2647">PWM_T::PHS4_5</a></td></tr>
<tr class="separator:gaff8fedadb86ec2b8197daddc04fa2647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dea99e506424343f8eee38d61569813"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7dea99e506424343f8eee38d61569813">PWM_T::RESERVE4</a> [1]</td></tr>
<tr class="separator:ga7dea99e506424343f8eee38d61569813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00dc00899d9865b98a341e81f2076a79"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga00dc00899d9865b98a341e81f2076a79">PWM_T::CNT</a> [6]</td></tr>
<tr class="separator:ga00dc00899d9865b98a341e81f2076a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ac43c96acc8d3bc4706519ca4b9cb5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga75ac43c96acc8d3bc4706519ca4b9cb5">PWM_T::RESERVE5</a> [2]</td></tr>
<tr class="separator:ga75ac43c96acc8d3bc4706519ca4b9cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d456e4072779cc6aa5cceeff6a9ff20"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3d456e4072779cc6aa5cceeff6a9ff20">PWM_T::WGCTL0</a></td></tr>
<tr class="separator:ga3d456e4072779cc6aa5cceeff6a9ff20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga86ecc2b0af47fd6523fac5bfff8ac7d5">PWM_T::WGCTL1</a></td></tr>
<tr class="separator:ga86ecc2b0af47fd6523fac5bfff8ac7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dc91ba325591a97a296d44fc8289c42"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5dc91ba325591a97a296d44fc8289c42">PWM_T::MSKEN</a></td></tr>
<tr class="separator:ga5dc91ba325591a97a296d44fc8289c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8439097ba3a140a30780629ca61cda0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac8439097ba3a140a30780629ca61cda0">PWM_T::MSK</a></td></tr>
<tr class="separator:gac8439097ba3a140a30780629ca61cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a4f97fbd78ae3b86d953cc3da35829"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab2a4f97fbd78ae3b86d953cc3da35829">PWM_T::BNF</a></td></tr>
<tr class="separator:gab2a4f97fbd78ae3b86d953cc3da35829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeacef58982226833de1b5e20038e54bd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaeacef58982226833de1b5e20038e54bd">PWM_T::FAILBRK</a></td></tr>
<tr class="separator:gaeacef58982226833de1b5e20038e54bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6e9eeb6b8f93088f3243893680d2b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaed6e9eeb6b8f93088f3243893680d2b2">PWM_T::BRKCTL0_1</a></td></tr>
<tr class="separator:gaed6e9eeb6b8f93088f3243893680d2b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab68dc8964e84f3ba77a6a1629a59d0b7">PWM_T::BRKCTL2_3</a></td></tr>
<tr class="separator:gab68dc8964e84f3ba77a6a1629a59d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5683fe577c4a1746d9f8c58c233eee6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf5683fe577c4a1746d9f8c58c233eee6">PWM_T::BRKCTL4_5</a></td></tr>
<tr class="separator:gaf5683fe577c4a1746d9f8c58c233eee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738ef7c37c381cac7b9caa2e7b213cbd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga738ef7c37c381cac7b9caa2e7b213cbd">PWM_T::POLCTL</a></td></tr>
<tr class="separator:ga738ef7c37c381cac7b9caa2e7b213cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd72c2f40f9a86a1170a668d49e8d1de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadd72c2f40f9a86a1170a668d49e8d1de">PWM_T::POEN</a></td></tr>
<tr class="separator:gadd72c2f40f9a86a1170a668d49e8d1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819451e5352edaf9bc71ef417fc0ece9"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga819451e5352edaf9bc71ef417fc0ece9">PWM_T::SWBRK</a></td></tr>
<tr class="separator:ga819451e5352edaf9bc71ef417fc0ece9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81295b1746685a75014c3e12f4e9b0f7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga81295b1746685a75014c3e12f4e9b0f7">PWM_T::INTEN0</a></td></tr>
<tr class="separator:ga81295b1746685a75014c3e12f4e9b0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d4a93fadbc005cf8c56c8816b4f412"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga40d4a93fadbc005cf8c56c8816b4f412">PWM_T::INTEN1</a></td></tr>
<tr class="separator:ga40d4a93fadbc005cf8c56c8816b4f412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41061229cc18a31f1af6b34efcbbf7d2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga41061229cc18a31f1af6b34efcbbf7d2">PWM_T::INTSTS0</a></td></tr>
<tr class="separator:ga41061229cc18a31f1af6b34efcbbf7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fcc3e96ee7b50286d6bb90347ce006d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6fcc3e96ee7b50286d6bb90347ce006d">PWM_T::INTSTS1</a></td></tr>
<tr class="separator:ga6fcc3e96ee7b50286d6bb90347ce006d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce7bc11f4c82261fae0efd1cb37a95e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3ce7bc11f4c82261fae0efd1cb37a95e">PWM_T::IFA</a></td></tr>
<tr class="separator:ga3ce7bc11f4c82261fae0efd1cb37a95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421420028d9bfaa7a0bcb0ec5e3e14bb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga421420028d9bfaa7a0bcb0ec5e3e14bb">PWM_T::RESERVE6</a> [1]</td></tr>
<tr class="separator:ga421420028d9bfaa7a0bcb0ec5e3e14bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed3be66aa45650421034161a06bcbc2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaeed3be66aa45650421034161a06bcbc2">PWM_T::EADCTS0</a></td></tr>
<tr class="separator:gaeed3be66aa45650421034161a06bcbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a39ce5fbb63b3848d47b2dbd4fab0eb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4a39ce5fbb63b3848d47b2dbd4fab0eb">PWM_T::EADCTS1</a></td></tr>
<tr class="separator:ga4a39ce5fbb63b3848d47b2dbd4fab0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6315b003dc5d747627ddf326da95a09"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae6315b003dc5d747627ddf326da95a09">PWM_T::FTCMPDAT0_1</a></td></tr>
<tr class="separator:gae6315b003dc5d747627ddf326da95a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4073029a936990aecccc956ec2cb380e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4073029a936990aecccc956ec2cb380e">PWM_T::FTCMPDAT2_3</a></td></tr>
<tr class="separator:ga4073029a936990aecccc956ec2cb380e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161a452fdf756933395ee30c3b29a18f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga161a452fdf756933395ee30c3b29a18f">PWM_T::FTCMPDAT4_5</a></td></tr>
<tr class="separator:ga161a452fdf756933395ee30c3b29a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8460b7800b01ec82466e4fec305e7832"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8460b7800b01ec82466e4fec305e7832">PWM_T::RESERVE7</a> [1]</td></tr>
<tr class="separator:ga8460b7800b01ec82466e4fec305e7832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb0d0c7fda73c11eea0e784c9c48d0b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4eb0d0c7fda73c11eea0e784c9c48d0b">PWM_T::SSCTL</a></td></tr>
<tr class="separator:ga4eb0d0c7fda73c11eea0e784c9c48d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fa75d821f2b991c735726da44333ef"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga02fa75d821f2b991c735726da44333ef">PWM_T::SSTRG</a></td></tr>
<tr class="separator:ga02fa75d821f2b991c735726da44333ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a32235db30299adeb76ae165b64206"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga66a32235db30299adeb76ae165b64206">PWM_T::RESERVE8</a> [2]</td></tr>
<tr class="separator:ga66a32235db30299adeb76ae165b64206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24a4984d3dce9abc590b7cad5900e48"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae24a4984d3dce9abc590b7cad5900e48">PWM_T::STATUS</a></td></tr>
<tr class="separator:gae24a4984d3dce9abc590b7cad5900e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9cea86bae8020192c58ec9feec54e0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaae9cea86bae8020192c58ec9feec54e0">PWM_T::RESERVE9</a> [55]</td></tr>
<tr class="separator:gaae9cea86bae8020192c58ec9feec54e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaace893922d71126f754f2d24966ade1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaace893922d71126f754f2d24966ade1">PWM_T::CAPINEN</a></td></tr>
<tr class="separator:gaaace893922d71126f754f2d24966ade1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6f46a75a6d281447f0944832bc249e7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae6f46a75a6d281447f0944832bc249e7">PWM_T::CAPCTL</a></td></tr>
<tr class="separator:gae6f46a75a6d281447f0944832bc249e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6473ad99a80b36a98b3076d5396e6be3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6473ad99a80b36a98b3076d5396e6be3">PWM_T::CAPSTS</a></td></tr>
<tr class="separator:ga6473ad99a80b36a98b3076d5396e6be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe35889a69ad184c9f23baac4a12c437"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gafe35889a69ad184c9f23baac4a12c437">PWM_T::RCAPDAT0</a></td></tr>
<tr class="separator:gafe35889a69ad184c9f23baac4a12c437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e6b60f0c2684451ae1093ff679b322"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga69e6b60f0c2684451ae1093ff679b322">PWM_T::FCAPDAT0</a></td></tr>
<tr class="separator:ga69e6b60f0c2684451ae1093ff679b322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2feccde3d97892891636b2edb7add6f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab2feccde3d97892891636b2edb7add6f">PWM_T::RCAPDAT1</a></td></tr>
<tr class="separator:gab2feccde3d97892891636b2edb7add6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9f54ed67a0de344d2c6e229bb62984"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5a9f54ed67a0de344d2c6e229bb62984">PWM_T::FCAPDAT1</a></td></tr>
<tr class="separator:ga5a9f54ed67a0de344d2c6e229bb62984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a99233be49df8c19d560efc67d98cdb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3a99233be49df8c19d560efc67d98cdb">PWM_T::RCAPDAT2</a></td></tr>
<tr class="separator:ga3a99233be49df8c19d560efc67d98cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0387603298674ba86be0888064011898"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0387603298674ba86be0888064011898">PWM_T::FCAPDAT2</a></td></tr>
<tr class="separator:ga0387603298674ba86be0888064011898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3d5d7861fd3fffb3882fc40a531a4d3e">PWM_T::RCAPDAT3</a></td></tr>
<tr class="separator:ga3d5d7861fd3fffb3882fc40a531a4d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eae9cbc635515200cc6b8a2eeaed96a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2eae9cbc635515200cc6b8a2eeaed96a">PWM_T::FCAPDAT3</a></td></tr>
<tr class="separator:ga2eae9cbc635515200cc6b8a2eeaed96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f95572cb243c4a5c68bd52e620376e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga71f95572cb243c4a5c68bd52e620376e">PWM_T::RCAPDAT4</a></td></tr>
<tr class="separator:ga71f95572cb243c4a5c68bd52e620376e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae47d1b57ef9ab854f70801b38e9e7cd1">PWM_T::FCAPDAT4</a></td></tr>
<tr class="separator:gae47d1b57ef9ab854f70801b38e9e7cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140a33cdb94409cbdbf47a4b63018efd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga140a33cdb94409cbdbf47a4b63018efd">PWM_T::RCAPDAT5</a></td></tr>
<tr class="separator:ga140a33cdb94409cbdbf47a4b63018efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6343a4665735a9e16d8ff6de01efbf7e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6343a4665735a9e16d8ff6de01efbf7e">PWM_T::FCAPDAT5</a></td></tr>
<tr class="separator:ga6343a4665735a9e16d8ff6de01efbf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0949cb94807355ff5e93d3924bd3ef2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae0949cb94807355ff5e93d3924bd3ef2">PWM_T::PDMACTL</a></td></tr>
<tr class="separator:gae0949cb94807355ff5e93d3924bd3ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf672775f4c1aa1892d4a4c7bd26169ed"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf672775f4c1aa1892d4a4c7bd26169ed">PWM_T::PDMACAP0_1</a></td></tr>
<tr class="separator:gaf672775f4c1aa1892d4a4c7bd26169ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0194b1ab45c3eb952aedd0dc002a47"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9a0194b1ab45c3eb952aedd0dc002a47">PWM_T::PDMACAP2_3</a></td></tr>
<tr class="separator:ga9a0194b1ab45c3eb952aedd0dc002a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacede5b517932ae388035ac7cbd29c613"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacede5b517932ae388035ac7cbd29c613">PWM_T::PDMACAP4_5</a></td></tr>
<tr class="separator:gacede5b517932ae388035ac7cbd29c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ffef1e6b45b1c3c4c51a2bc52b8578"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf3ffef1e6b45b1c3c4c51a2bc52b8578">PWM_T::RESERVE10</a> [1]</td></tr>
<tr class="separator:gaf3ffef1e6b45b1c3c4c51a2bc52b8578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada79982ad7c3aeffd775a871522dcf6b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gada79982ad7c3aeffd775a871522dcf6b">PWM_T::CAPIEN</a></td></tr>
<tr class="separator:gada79982ad7c3aeffd775a871522dcf6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64670f0f479029c3b9fc68c27b78b49b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga64670f0f479029c3b9fc68c27b78b49b">PWM_T::CAPIF</a></td></tr>
<tr class="separator:ga64670f0f479029c3b9fc68c27b78b49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592a76ca36d9adf978af8e53e6f4d118"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga592a76ca36d9adf978af8e53e6f4d118">PWM_T::RESERVE11</a> [43]</td></tr>
<tr class="separator:ga592a76ca36d9adf978af8e53e6f4d118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ff1cbdfa3c98b6bfac4063ff8dc058"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga82ff1cbdfa3c98b6bfac4063ff8dc058">PWM_T::PBUF</a> [6]</td></tr>
<tr class="separator:ga82ff1cbdfa3c98b6bfac4063ff8dc058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128a17ee4d9d6c72aed1d4d7f3c3be05"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga128a17ee4d9d6c72aed1d4d7f3c3be05">PWM_T::CMPBUF</a> [6]</td></tr>
<tr class="separator:ga128a17ee4d9d6c72aed1d4d7f3c3be05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0add5d9f4d74f2571674a97331b92450"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0add5d9f4d74f2571674a97331b92450">PWM_T::RESERVE12</a> [3]</td></tr>
<tr class="separator:ga0add5d9f4d74f2571674a97331b92450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9393a6cbdc0f7e1b858af525d03efe8b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9393a6cbdc0f7e1b858af525d03efe8b">PWM_T::FTCBUF0_1</a></td></tr>
<tr class="separator:ga9393a6cbdc0f7e1b858af525d03efe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8e8de30edf14b60e7b23574d5d5b9cd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa8e8de30edf14b60e7b23574d5d5b9cd">PWM_T::FTCBUF2_3</a></td></tr>
<tr class="separator:gaa8e8de30edf14b60e7b23574d5d5b9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42225e69d0f12e7d475a7f87fbe266eb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga42225e69d0f12e7d475a7f87fbe266eb">PWM_T::FTCBUF4_5</a></td></tr>
<tr class="separator:ga42225e69d0f12e7d475a7f87fbe266eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae25334ac3db427fbbd3518d84e476c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6ae25334ac3db427fbbd3518d84e476c">PWM_T::FTCI</a></td></tr>
<tr class="separator:ga6ae25334ac3db427fbbd3518d84e476c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8">RTC_T::INIT</a></td></tr>
<tr class="separator:ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7a6d4158d3a8e69d4ce15f06bb87cf"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3c7a6d4158d3a8e69d4ce15f06bb87cf">RTC_T::RWEN</a></td></tr>
<tr class="separator:ga3c7a6d4158d3a8e69d4ce15f06bb87cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8e3b8ff938ef0d9ba784dca5888120"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3c8e3b8ff938ef0d9ba784dca5888120">RTC_T::FREQADJ</a></td></tr>
<tr class="separator:ga3c8e3b8ff938ef0d9ba784dca5888120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0ffd2cef1a3f0c22249631a99342b90"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac0ffd2cef1a3f0c22249631a99342b90">RTC_T::TIME</a></td></tr>
<tr class="separator:gac0ffd2cef1a3f0c22249631a99342b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbba0bdf88960e57e9e8dc54b85f1ac9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacbba0bdf88960e57e9e8dc54b85f1ac9">RTC_T::CAL</a></td></tr>
<tr class="separator:gacbba0bdf88960e57e9e8dc54b85f1ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b98d82e1fdaea74089b5116e076d97d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0b98d82e1fdaea74089b5116e076d97d">RTC_T::CLKFMT</a></td></tr>
<tr class="separator:ga0b98d82e1fdaea74089b5116e076d97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada72cda64631d0c05899316cc792cc3e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gada72cda64631d0c05899316cc792cc3e">RTC_T::WEEKDAY</a></td></tr>
<tr class="separator:gada72cda64631d0c05899316cc792cc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4e39c8725333bf17cbece744b465c6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaae4e39c8725333bf17cbece744b465c6">RTC_T::TALM</a></td></tr>
<tr class="separator:gaae4e39c8725333bf17cbece744b465c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07cf89c2565dbebc0764fa684639388"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab07cf89c2565dbebc0764fa684639388">RTC_T::CALM</a></td></tr>
<tr class="separator:gab07cf89c2565dbebc0764fa684639388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c9f364107138b9ec8a4734656dc82b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa8c9f364107138b9ec8a4734656dc82b">RTC_T::LEAPYEAR</a></td></tr>
<tr class="separator:gaa8c9f364107138b9ec8a4734656dc82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8386f05c974ad78ad2f116447dc111a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab8386f05c974ad78ad2f116447dc111a">RTC_T::INTEN</a></td></tr>
<tr class="separator:gab8386f05c974ad78ad2f116447dc111a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5272ebbbabfb3fa227985f2eee2f5a83"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5272ebbbabfb3fa227985f2eee2f5a83">RTC_T::INTSTS</a></td></tr>
<tr class="separator:ga5272ebbbabfb3fa227985f2eee2f5a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4bfcd5030302d72cdd282c1ab945362"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad4bfcd5030302d72cdd282c1ab945362">RTC_T::TICK</a></td></tr>
<tr class="separator:gad4bfcd5030302d72cdd282c1ab945362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753fc35db3871717bb3c97536b2294ca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga753fc35db3871717bb3c97536b2294ca">RTC_T::TAMSK</a></td></tr>
<tr class="separator:ga753fc35db3871717bb3c97536b2294ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga427af492e813f70670fd5e430190e049"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga427af492e813f70670fd5e430190e049">RTC_T::CAMSK</a></td></tr>
<tr class="separator:ga427af492e813f70670fd5e430190e049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad89d6e1ec7ba24ebe377b42acb88bda"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaad89d6e1ec7ba24ebe377b42acb88bda">RTC_T::SPRCTL</a></td></tr>
<tr class="separator:gaad89d6e1ec7ba24ebe377b42acb88bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dc230731ead5b938288729c9084055"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga84dc230731ead5b938288729c9084055">RTC_T::SPR</a> [20]</td></tr>
<tr class="separator:ga84dc230731ead5b938288729c9084055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab547392a926408b8f0cfde9e07f11fb0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab547392a926408b8f0cfde9e07f11fb0">RTC_T::RESERVE0</a> [28]</td></tr>
<tr class="separator:gab547392a926408b8f0cfde9e07f11fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2777cbf948e62a67a7ce9d80d2b5e37d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2777cbf948e62a67a7ce9d80d2b5e37d">RTC_T::LXTCTL</a></td></tr>
<tr class="separator:ga2777cbf948e62a67a7ce9d80d2b5e37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5daf37838e6745d0b7cd1d91b14a0764"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5daf37838e6745d0b7cd1d91b14a0764">RTC_T::LXTOCTL</a></td></tr>
<tr class="separator:ga5daf37838e6745d0b7cd1d91b14a0764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369111932acb2dec07748d4175e21d55"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga369111932acb2dec07748d4175e21d55">RTC_T::LXTICTL</a></td></tr>
<tr class="separator:ga369111932acb2dec07748d4175e21d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc6443280049adc1f9247700ead5d0a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2fc6443280049adc1f9247700ead5d0a">RTC_T::TAMPCTL</a></td></tr>
<tr class="separator:ga2fc6443280049adc1f9247700ead5d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b9392001378ff1d731861a5eda5d7d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga08b9392001378ff1d731861a5eda5d7d">SC_T::DAT</a></td></tr>
<tr class="separator:ga08b9392001378ff1d731861a5eda5d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7098b2e65c064be85bd9349eeb8465"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5d7098b2e65c064be85bd9349eeb8465">SC_T::CTL</a></td></tr>
<tr class="separator:ga5d7098b2e65c064be85bd9349eeb8465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1c60adf67f1b3cc6602a972c2cb29f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1f1c60adf67f1b3cc6602a972c2cb29f">SC_T::ALTCTL</a></td></tr>
<tr class="separator:ga1f1c60adf67f1b3cc6602a972c2cb29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24513a3f822d239e34bdf15165af5ae"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae24513a3f822d239e34bdf15165af5ae">SC_T::EGT</a></td></tr>
<tr class="separator:gae24513a3f822d239e34bdf15165af5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c1bc739dc56f6b842cd80a44a70515"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad4c1bc739dc56f6b842cd80a44a70515">SC_T::RXTOUT</a></td></tr>
<tr class="separator:gad4c1bc739dc56f6b842cd80a44a70515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a21fcbc41c567481506ac04a41bf52e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2a21fcbc41c567481506ac04a41bf52e">SC_T::ETUCTL</a></td></tr>
<tr class="separator:ga2a21fcbc41c567481506ac04a41bf52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50538e16985f66771d5464743feb1b7a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga50538e16985f66771d5464743feb1b7a">SC_T::INTEN</a></td></tr>
<tr class="separator:ga50538e16985f66771d5464743feb1b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadeadbb0ba51539b0c2de4ad947fb0a8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaadeadbb0ba51539b0c2de4ad947fb0a8">SC_T::INTSTS</a></td></tr>
<tr class="separator:gaadeadbb0ba51539b0c2de4ad947fb0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga763cbd039f818865fc97569ebfb553e3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga763cbd039f818865fc97569ebfb553e3">SC_T::STATUS</a></td></tr>
<tr class="separator:ga763cbd039f818865fc97569ebfb553e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c045cb802cc04954a95356c2308ce4c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7c045cb802cc04954a95356c2308ce4c">SC_T::PINCTL</a></td></tr>
<tr class="separator:ga7c045cb802cc04954a95356c2308ce4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d">SC_T::TMRCTL0</a></td></tr>
<tr class="separator:ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ec89f4fa30ee9e8c6480abf814d849"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga93ec89f4fa30ee9e8c6480abf814d849">SC_T::TMRCTL1</a></td></tr>
<tr class="separator:ga93ec89f4fa30ee9e8c6480abf814d849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c05c3ae1f45e417764abe3ab1d769c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga12c05c3ae1f45e417764abe3ab1d769c">SC_T::TMRCTL2</a></td></tr>
<tr class="separator:ga12c05c3ae1f45e417764abe3ab1d769c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea818bd8186138fa212ebf17ffbd8d5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaea818bd8186138fa212ebf17ffbd8d5">SC_T::UARTCTL</a></td></tr>
<tr class="separator:gaaea818bd8186138fa212ebf17ffbd8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9632ccc6a95e03a6f670f89e3a1986"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1f9632ccc6a95e03a6f670f89e3a1986">SC_T::TMRDAT0</a></td></tr>
<tr class="separator:ga1f9632ccc6a95e03a6f670f89e3a1986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0469dac5ca17b3155ad2229e97382f0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae0469dac5ca17b3155ad2229e97382f0">SC_T::TMRDAT1_2</a></td></tr>
<tr class="separator:gae0469dac5ca17b3155ad2229e97382f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af14c012bab1f4978af2ced01bb3ea7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4af14c012bab1f4978af2ced01bb3ea7">SPI_T::CTL</a></td></tr>
<tr class="separator:ga4af14c012bab1f4978af2ced01bb3ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3de044e4b17cbd5af0001f256fe3f9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaac3de044e4b17cbd5af0001f256fe3f9">SPI_T::CLKDIV</a></td></tr>
<tr class="separator:gaac3de044e4b17cbd5af0001f256fe3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ced326eafea489fe145d80d96ac0cab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8ced326eafea489fe145d80d96ac0cab">SPI_T::SSCTL</a></td></tr>
<tr class="separator:ga8ced326eafea489fe145d80d96ac0cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70facf25a25f16b8d817cc8a5efee378"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga70facf25a25f16b8d817cc8a5efee378">SPI_T::PDMACTL</a></td></tr>
<tr class="separator:ga70facf25a25f16b8d817cc8a5efee378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42bd75cdeab853186f7fecead2e77f97"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga42bd75cdeab853186f7fecead2e77f97">SPI_T::FIFOCTL</a></td></tr>
<tr class="separator:ga42bd75cdeab853186f7fecead2e77f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463a7dc0398240e38e1c356316e79a4d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga463a7dc0398240e38e1c356316e79a4d">SPI_T::STATUS</a></td></tr>
<tr class="separator:ga463a7dc0398240e38e1c356316e79a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c65a15b7d0e2b981b6987873afbf498"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga3c65a15b7d0e2b981b6987873afbf498">SPI_T::RESERVE0</a> [2]</td></tr>
<tr class="separator:ga3c65a15b7d0e2b981b6987873afbf498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfc54f0cd2fc536fb4e7eb0b8f9f18c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaacfc54f0cd2fc536fb4e7eb0b8f9f18c">SPI_T::TX</a></td></tr>
<tr class="separator:gaacfc54f0cd2fc536fb4e7eb0b8f9f18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed224919fb914cb41e5fee396742cf69"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaed224919fb914cb41e5fee396742cf69">SPI_T::RESERVE1</a> [3]</td></tr>
<tr class="separator:gaed224919fb914cb41e5fee396742cf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec4bee1b0ac67e6d48beca95d9a41bb"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4ec4bee1b0ac67e6d48beca95d9a41bb">SPI_T::RX</a></td></tr>
<tr class="separator:ga4ec4bee1b0ac67e6d48beca95d9a41bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a46fc4e9ee81381ab29b23747c77c5"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga11a46fc4e9ee81381ab29b23747c77c5">SPI_T::RESERVE2</a> [11]</td></tr>
<tr class="separator:ga11a46fc4e9ee81381ab29b23747c77c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1828f08e26251855f0760f0f5063083a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1828f08e26251855f0760f0f5063083a">SPI_T::I2SCTL</a></td></tr>
<tr class="separator:ga1828f08e26251855f0760f0f5063083a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga076380d6b671b86dfb4e3c2fb4f00836"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga076380d6b671b86dfb4e3c2fb4f00836">SPI_T::I2SCLK</a></td></tr>
<tr class="separator:ga076380d6b671b86dfb4e3c2fb4f00836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360e199d4b6ceb99720a788b42127ea4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga360e199d4b6ceb99720a788b42127ea4">SPI_T::I2SSTS</a></td></tr>
<tr class="separator:ga360e199d4b6ceb99720a788b42127ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c44c630b54e2df3bf779fca81ff37e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga98c44c630b54e2df3bf779fca81ff37e">SYS_T::PDID</a></td></tr>
<tr class="separator:ga98c44c630b54e2df3bf779fca81ff37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378aa7441637420df17bde686e165770"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga378aa7441637420df17bde686e165770">SYS_T::RSTSTS</a></td></tr>
<tr class="separator:ga378aa7441637420df17bde686e165770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae220d21942847ae93322ba00e6911e5c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae220d21942847ae93322ba00e6911e5c">SYS_T::IPRST0</a></td></tr>
<tr class="separator:gae220d21942847ae93322ba00e6911e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8683a6bf8116c92108bbb38385942e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf8683a6bf8116c92108bbb38385942e0">SYS_T::IPRST1</a></td></tr>
<tr class="separator:gaf8683a6bf8116c92108bbb38385942e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fba5658eb489848ce7e205bb20cf4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga15fba5658eb489848ce7e205bb20cf4f">SYS_T::IPRST2</a></td></tr>
<tr class="separator:ga15fba5658eb489848ce7e205bb20cf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e01fdbda7dd02ace2d5c5aaf19a363"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga80e01fdbda7dd02ace2d5c5aaf19a363">SYS_T::RESERVE0</a> [1]</td></tr>
<tr class="separator:ga80e01fdbda7dd02ace2d5c5aaf19a363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ec534d4476785f80e2a0aabdefc3ec"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa0ec534d4476785f80e2a0aabdefc3ec">SYS_T::BODCTL</a></td></tr>
<tr class="separator:gaa0ec534d4476785f80e2a0aabdefc3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552b276e5bff03b91856d12227352a4c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga552b276e5bff03b91856d12227352a4c">SYS_T::IVSCTL</a></td></tr>
<tr class="separator:ga552b276e5bff03b91856d12227352a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2fe4720db638538c67eb47a9ff33bd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaba2fe4720db638538c67eb47a9ff33bd">SYS_T::RESERVE1</a> [1]</td></tr>
<tr class="separator:gaba2fe4720db638538c67eb47a9ff33bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c4205ce6e8c27ddaca0493c99cdda5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga58c4205ce6e8c27ddaca0493c99cdda5">SYS_T::PORCTL</a></td></tr>
<tr class="separator:ga58c4205ce6e8c27ddaca0493c99cdda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e072f62693f85c4a59311d3e3dca74"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga49e072f62693f85c4a59311d3e3dca74">SYS_T::VREFCTL</a></td></tr>
<tr class="separator:ga49e072f62693f85c4a59311d3e3dca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a015c69af600740dcd0d9ffd07aac8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga89a015c69af600740dcd0d9ffd07aac8">SYS_T::USBPHY</a></td></tr>
<tr class="separator:ga89a015c69af600740dcd0d9ffd07aac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a03e10c205b034173e15b13cf250c54"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9a03e10c205b034173e15b13cf250c54">SYS_T::GPA_MFPL</a></td></tr>
<tr class="separator:ga9a03e10c205b034173e15b13cf250c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b93ff188c442c3ad97b3e55b215b2b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga21b93ff188c442c3ad97b3e55b215b2b">SYS_T::GPA_MFPH</a></td></tr>
<tr class="separator:ga21b93ff188c442c3ad97b3e55b215b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54a1e3222a0f16f98af64069587b636"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf54a1e3222a0f16f98af64069587b636">SYS_T::GPB_MFPL</a></td></tr>
<tr class="separator:gaf54a1e3222a0f16f98af64069587b636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga44b4dcf365ceb2fe570865a5a6d4a0e6">SYS_T::GPB_MFPH</a></td></tr>
<tr class="separator:ga44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc350722fe458151421ed6a33471a7e8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gacc350722fe458151421ed6a33471a7e8">SYS_T::GPC_MFPL</a></td></tr>
<tr class="separator:gacc350722fe458151421ed6a33471a7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc41156a35c42847828d926efd65b65f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gabc41156a35c42847828d926efd65b65f">SYS_T::GPC_MFPH</a></td></tr>
<tr class="separator:gabc41156a35c42847828d926efd65b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955475a9fe10d5a8b98cd8a509c21f9b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga955475a9fe10d5a8b98cd8a509c21f9b">SYS_T::GPD_MFPL</a></td></tr>
<tr class="separator:ga955475a9fe10d5a8b98cd8a509c21f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb72336a6b365d90b2462a3ba2300c66"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadb72336a6b365d90b2462a3ba2300c66">SYS_T::GPD_MFPH</a></td></tr>
<tr class="separator:gadb72336a6b365d90b2462a3ba2300c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c990a849c14895d01f3c090c5062a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga78c990a849c14895d01f3c090c5062a2">SYS_T::GPE_MFPL</a></td></tr>
<tr class="separator:ga78c990a849c14895d01f3c090c5062a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0a692b2b8e437b037456d9bf671848"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8f0a692b2b8e437b037456d9bf671848">SYS_T::GPE_MFPH</a></td></tr>
<tr class="separator:ga8f0a692b2b8e437b037456d9bf671848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03540e23beda3a30fe90e9aa839368b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf03540e23beda3a30fe90e9aa839368b">SYS_T::GPF_MFPL</a></td></tr>
<tr class="separator:gaf03540e23beda3a30fe90e9aa839368b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfab79a1d884a9b03f78a185f455b0b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8dfab79a1d884a9b03f78a185f455b0b">SYS_T::RESERVE2</a> [29]</td></tr>
<tr class="separator:ga8dfab79a1d884a9b03f78a185f455b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0388aae01b1b61980c0047307f992c84"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0388aae01b1b61980c0047307f992c84">SYS_T::SRAM_BISTCTL</a></td></tr>
<tr class="separator:ga0388aae01b1b61980c0047307f992c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7d95c6ede74edbb82e5a208b6421f4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9c7d95c6ede74edbb82e5a208b6421f4">SYS_T::SRAM_BISTSTS</a></td></tr>
<tr class="separator:ga9c7d95c6ede74edbb82e5a208b6421f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d899f54db47d07ead0d78625e096e9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga14d899f54db47d07ead0d78625e096e9">SYS_T::RESERVE3</a> [6]</td></tr>
<tr class="separator:ga14d899f54db47d07ead0d78625e096e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa51a5824b1af00c8f26ff83ce56f783"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaaa51a5824b1af00c8f26ff83ce56f783">SYS_T::IRCTCTL</a></td></tr>
<tr class="separator:gaaa51a5824b1af00c8f26ff83ce56f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c06a5e28aa9c28124e02c92522cf1e4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4c06a5e28aa9c28124e02c92522cf1e4">SYS_T::IRCTIEN</a></td></tr>
<tr class="separator:ga4c06a5e28aa9c28124e02c92522cf1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf1f8624823a7294d240fc7e74a27cb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1bf1f8624823a7294d240fc7e74a27cb">SYS_T::IRCTISTS</a></td></tr>
<tr class="separator:ga1bf1f8624823a7294d240fc7e74a27cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33face4009ccd09f1ffd6a792520ad46"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga33face4009ccd09f1ffd6a792520ad46">SYS_T::RESERVE4</a> [1]</td></tr>
<tr class="separator:ga33face4009ccd09f1ffd6a792520ad46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197e4fed077b77ad85d90e67954bfb2c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga197e4fed077b77ad85d90e67954bfb2c">SYS_T::REGLCTL</a></td></tr>
<tr class="separator:ga197e4fed077b77ad85d90e67954bfb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga481b15ebb8777afeabd83ecddbb32d06"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga481b15ebb8777afeabd83ecddbb32d06">SYS_T::RESERVE5</a> [11]</td></tr>
<tr class="separator:ga481b15ebb8777afeabd83ecddbb32d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48a7af5856f364eabfddd9450442b44d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga48a7af5856f364eabfddd9450442b44d">SYS_T::IRC48MTCTL</a></td></tr>
<tr class="separator:ga48a7af5856f364eabfddd9450442b44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b834513df9d7e2ab5dd2fee748acb2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga13b834513df9d7e2ab5dd2fee748acb2">SYS_T::IRC48MTIEN</a></td></tr>
<tr class="separator:ga13b834513df9d7e2ab5dd2fee748acb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf7fc87ab81ed0249ebb62707bcd292"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaacf7fc87ab81ed0249ebb62707bcd292">SYS_T::IRC48MTISTS</a></td></tr>
<tr class="separator:gaacf7fc87ab81ed0249ebb62707bcd292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8c0ca9ae2c3831ed1b189bb32f7cc6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8a8c0ca9ae2c3831ed1b189bb32f7cc6">SYS_INT_T::NMIEN</a></td></tr>
<tr class="separator:ga8a8c0ca9ae2c3831ed1b189bb32f7cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2897bc70ee93a1d84f5048741b204f38"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2897bc70ee93a1d84f5048741b204f38">SYS_INT_T::NMISTS</a></td></tr>
<tr class="separator:ga2897bc70ee93a1d84f5048741b204f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864eb3cd83034391eb171fb7ff8ee414"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga864eb3cd83034391eb171fb7ff8ee414">TIMER_T::CTL</a></td></tr>
<tr class="separator:ga864eb3cd83034391eb171fb7ff8ee414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7da7c1248264148917d20a6c088a798b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7da7c1248264148917d20a6c088a798b">TIMER_T::CMP</a></td></tr>
<tr class="separator:ga7da7c1248264148917d20a6c088a798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f4013b18574183c6e2f05351bdf93f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga28f4013b18574183c6e2f05351bdf93f">TIMER_T::INTSTS</a></td></tr>
<tr class="separator:ga28f4013b18574183c6e2f05351bdf93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ba8611ea15b2d559ef0efb5837297f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga02ba8611ea15b2d559ef0efb5837297f">TIMER_T::CNT</a></td></tr>
<tr class="separator:ga02ba8611ea15b2d559ef0efb5837297f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d73d586c19f48b249c87babd4ae4cf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga81d73d586c19f48b249c87babd4ae4cf">TIMER_T::CAP</a></td></tr>
<tr class="separator:ga81d73d586c19f48b249c87babd4ae4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f4542d7a568060772d4e6cd060e4ac"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa1f4542d7a568060772d4e6cd060e4ac">TIMER_T::EXTCTL</a></td></tr>
<tr class="separator:gaa1f4542d7a568060772d4e6cd060e4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8cf5e35ab05d15308ddba48ecf6ffa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6d8cf5e35ab05d15308ddba48ecf6ffa">TIMER_T::EINTSTS</a></td></tr>
<tr class="separator:ga6d8cf5e35ab05d15308ddba48ecf6ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b6f92555f0223a7cf1b7f28d62a63f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga02b6f92555f0223a7cf1b7f28d62a63f">UART_T::DAT</a></td></tr>
<tr class="separator:ga02b6f92555f0223a7cf1b7f28d62a63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf055aeb3159102df9c35e5fc62359c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0cf055aeb3159102df9c35e5fc62359c">UART_T::INTEN</a></td></tr>
<tr class="separator:ga0cf055aeb3159102df9c35e5fc62359c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de833089a87f96f64fe1eb2e96ac893"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9de833089a87f96f64fe1eb2e96ac893">UART_T::FIFO</a></td></tr>
<tr class="separator:ga9de833089a87f96f64fe1eb2e96ac893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabb58cc2e95cfafa6b62518953d37aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gafabb58cc2e95cfafa6b62518953d37aa">UART_T::LINE</a></td></tr>
<tr class="separator:gafabb58cc2e95cfafa6b62518953d37aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38873ff3f8930d902c756500ec1eb4a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa38873ff3f8930d902c756500ec1eb4a">UART_T::MODEM</a></td></tr>
<tr class="separator:gaa38873ff3f8930d902c756500ec1eb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa690036996b10aec30c30f25f68692e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa690036996b10aec30c30f25f68692e6">UART_T::MODEMSTS</a></td></tr>
<tr class="separator:gaa690036996b10aec30c30f25f68692e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e343a39888f896bb89cb13a6cd56e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga13e343a39888f896bb89cb13a6cd56e6">UART_T::FIFOSTS</a></td></tr>
<tr class="separator:ga13e343a39888f896bb89cb13a6cd56e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada15f66e56e66795932cb68174048260"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gada15f66e56e66795932cb68174048260">UART_T::INTSTS</a></td></tr>
<tr class="separator:gada15f66e56e66795932cb68174048260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccaf08eb25ede5ba592d720ef865d93"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gabccaf08eb25ede5ba592d720ef865d93">UART_T::TOUT</a></td></tr>
<tr class="separator:gabccaf08eb25ede5ba592d720ef865d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60210f63317de5a3432d775dbc4c9209"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga60210f63317de5a3432d775dbc4c9209">UART_T::BAUD</a></td></tr>
<tr class="separator:ga60210f63317de5a3432d775dbc4c9209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac01ae1a9bbaa02f54a6e7cc944450b62"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac01ae1a9bbaa02f54a6e7cc944450b62">UART_T::IRDA</a></td></tr>
<tr class="separator:gac01ae1a9bbaa02f54a6e7cc944450b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga252c7acfa6d3c8de8524c72fc78d76f1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga252c7acfa6d3c8de8524c72fc78d76f1">UART_T::ALTCTL</a></td></tr>
<tr class="separator:ga252c7acfa6d3c8de8524c72fc78d76f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1259d698217673bdf587e52f022961"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5f1259d698217673bdf587e52f022961">UART_T::FUNCSEL</a></td></tr>
<tr class="separator:ga5f1259d698217673bdf587e52f022961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82aa51926109f8d5c1f32f01c58991a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa82aa51926109f8d5c1f32f01c58991a">USBD_EP_T::BUFSEG</a></td></tr>
<tr class="separator:gaa82aa51926109f8d5c1f32f01c58991a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2577d06ac7ba198b6762aed0d64aa4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6b2577d06ac7ba198b6762aed0d64aa4">USBD_EP_T::MXPLD</a></td></tr>
<tr class="separator:ga6b2577d06ac7ba198b6762aed0d64aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da156bc88270d83c9a4f0f4023cfe7d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0da156bc88270d83c9a4f0f4023cfe7d">USBD_EP_T::CFG</a></td></tr>
<tr class="separator:ga0da156bc88270d83c9a4f0f4023cfe7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f475cf6857a3c45e922dae45d392f22"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6f475cf6857a3c45e922dae45d392f22">USBD_EP_T::CFGP</a></td></tr>
<tr class="separator:ga6f475cf6857a3c45e922dae45d392f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf5633d718bd44be2f735f892b0e5fd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1bf5633d718bd44be2f735f892b0e5fd">USBD_T::INTEN</a></td></tr>
<tr class="separator:ga1bf5633d718bd44be2f735f892b0e5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4867f71eea031e776dda15f9ee8941d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad4867f71eea031e776dda15f9ee8941d">USBD_T::INTSTS</a></td></tr>
<tr class="separator:gad4867f71eea031e776dda15f9ee8941d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3441e976517c201084ee3ebbe5f5340"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa3441e976517c201084ee3ebbe5f5340">USBD_T::FADDR</a></td></tr>
<tr class="separator:gaa3441e976517c201084ee3ebbe5f5340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bfc71565a02b1a8d008449645b45c56"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga8bfc71565a02b1a8d008449645b45c56">USBD_T::EPSTS</a></td></tr>
<tr class="separator:ga8bfc71565a02b1a8d008449645b45c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56d0f773b8bd611cdf81526a1a696aa"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf56d0f773b8bd611cdf81526a1a696aa">USBD_T::ATTR</a></td></tr>
<tr class="separator:gaf56d0f773b8bd611cdf81526a1a696aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad28f3a64bfd9a1709640ac1bfad65de"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaad28f3a64bfd9a1709640ac1bfad65de">USBD_T::VBUSDET</a></td></tr>
<tr class="separator:gaad28f3a64bfd9a1709640ac1bfad65de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba816b374aa1e9f1129d9e7328b729b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9ba816b374aa1e9f1129d9e7328b729b">USBD_T::STBUFSEG</a></td></tr>
<tr class="separator:ga9ba816b374aa1e9f1129d9e7328b729b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ccb385f6b4d1bb3dc7053c8b146a0f7"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1ccb385f6b4d1bb3dc7053c8b146a0f7">USBD_T::RESERVE0</a> [29]</td></tr>
<tr class="separator:ga1ccb385f6b4d1bb3dc7053c8b146a0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091050ebb068c0bebcab9a2b52f9a128"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga091050ebb068c0bebcab9a2b52f9a128">USBD_T::SE0</a></td></tr>
<tr class="separator:ga091050ebb068c0bebcab9a2b52f9a128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12db4171bc4417457e19a33b7308da04"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga12db4171bc4417457e19a33b7308da04">USBD_T::RESERVE1</a> [283]</td></tr>
<tr class="separator:ga12db4171bc4417457e19a33b7308da04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1861c6de6d659700be45ccd6c270e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df2/struct_u_s_b_d___e_p___t.html">USBD_EP_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga5c1861c6de6d659700be45ccd6c270e3">USBD_T::EP</a> [8]</td></tr>
<tr class="separator:ga5c1861c6de6d659700be45ccd6c270e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f7cda18d6bc05fbf29cc68b54fc2e44"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9f7cda18d6bc05fbf29cc68b54fc2e44">USBH_T::HcRevision</a></td></tr>
<tr class="separator:ga9f7cda18d6bc05fbf29cc68b54fc2e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96789f50c220261a18441233192db44e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga96789f50c220261a18441233192db44e">USBH_T::HcControl</a></td></tr>
<tr class="separator:ga96789f50c220261a18441233192db44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf70521f69c6a6fe2e796b0c57d8dffe8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaf70521f69c6a6fe2e796b0c57d8dffe8">USBH_T::HcCommandStatus</a></td></tr>
<tr class="separator:gaf70521f69c6a6fe2e796b0c57d8dffe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac78b3db606b8e66027926537b368ec9d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac78b3db606b8e66027926537b368ec9d">USBH_T::HcInterruptStatus</a></td></tr>
<tr class="separator:gac78b3db606b8e66027926537b368ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ea46bdcb89ce895b90bb4fa00b7a4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gae5ea46bdcb89ce895b90bb4fa00b7a4f">USBH_T::HcInterruptEnable</a></td></tr>
<tr class="separator:gae5ea46bdcb89ce895b90bb4fa00b7a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45be2115922ce1e11164a1b765a89935"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga45be2115922ce1e11164a1b765a89935">USBH_T::HcInterruptDisable</a></td></tr>
<tr class="separator:ga45be2115922ce1e11164a1b765a89935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aced04347ca623c411eb8cb55ceb01a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga7aced04347ca623c411eb8cb55ceb01a">USBH_T::HcHCCA</a></td></tr>
<tr class="separator:ga7aced04347ca623c411eb8cb55ceb01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85d5d5124915220a337301e8983d3df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa85d5d5124915220a337301e8983d3df">USBH_T::HcPeriodCurrentED</a></td></tr>
<tr class="separator:gaa85d5d5124915220a337301e8983d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed3d926ff77594e79837239a1a8d9d0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gafed3d926ff77594e79837239a1a8d9d0">USBH_T::HcControlHeadED</a></td></tr>
<tr class="separator:gafed3d926ff77594e79837239a1a8d9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07739ac4d8db75ad78b60d63bb58a55"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab07739ac4d8db75ad78b60d63bb58a55">USBH_T::HcControlCurrentED</a></td></tr>
<tr class="separator:gab07739ac4d8db75ad78b60d63bb58a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae538c37a757a082414c251e0615c91a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaae538c37a757a082414c251e0615c91a">USBH_T::HcBulkHeadED</a></td></tr>
<tr class="separator:gaae538c37a757a082414c251e0615c91a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0031be3c112021004645f92c9ff89a32"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga0031be3c112021004645f92c9ff89a32">USBH_T::HcBulkCurrentED</a></td></tr>
<tr class="separator:ga0031be3c112021004645f92c9ff89a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3162485c5892ebd94445eb278571c3b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaa3162485c5892ebd94445eb278571c3b">USBH_T::HcDoneHead</a></td></tr>
<tr class="separator:gaa3162485c5892ebd94445eb278571c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a14bb3236e55e0331276e416c57acb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga28a14bb3236e55e0331276e416c57acb">USBH_T::HcFmInterval</a></td></tr>
<tr class="separator:ga28a14bb3236e55e0331276e416c57acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8d79312c763f57cb2507026c5784b9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gabf8d79312c763f57cb2507026c5784b9">USBH_T::HcFmRemaining</a></td></tr>
<tr class="separator:gabf8d79312c763f57cb2507026c5784b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac50898bb3490811516faf430f243731e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac50898bb3490811516faf430f243731e">USBH_T::HcFmNumber</a></td></tr>
<tr class="separator:gac50898bb3490811516faf430f243731e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d8b18ebcda90742b1587719f7acc1f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gad9d8b18ebcda90742b1587719f7acc1f">USBH_T::HcPeriodicStart</a></td></tr>
<tr class="separator:gad9d8b18ebcda90742b1587719f7acc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8e06446ed530d5690f78d3bd80ac7a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga4f8e06446ed530d5690f78d3bd80ac7a">USBH_T::HcLSThreshold</a></td></tr>
<tr class="separator:ga4f8e06446ed530d5690f78d3bd80ac7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea15212729a61a6f5f1c22e26233ec27"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaea15212729a61a6f5f1c22e26233ec27">USBH_T::HcRhDescriptorA</a></td></tr>
<tr class="separator:gaea15212729a61a6f5f1c22e26233ec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1473f301e2bfc93f56c49b98d9e235d7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga1473f301e2bfc93f56c49b98d9e235d7">USBH_T::HcRhDescriptorB</a></td></tr>
<tr class="separator:ga1473f301e2bfc93f56c49b98d9e235d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fefbc644d6d2b6f703550de8f015a5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac8fefbc644d6d2b6f703550de8f015a5">USBH_T::HcRhStatus</a></td></tr>
<tr class="separator:gac8fefbc644d6d2b6f703550de8f015a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71897f9ae5268c157f8ac776d9d6772a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga71897f9ae5268c157f8ac776d9d6772a">USBH_T::HcRhPortStatus</a> [2]</td></tr>
<tr class="separator:ga71897f9ae5268c157f8ac776d9d6772a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e44a805002eca829eeee84028a54d79"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9e44a805002eca829eeee84028a54d79">USBH_T::RESERVE0</a> [105]</td></tr>
<tr class="separator:ga9e44a805002eca829eeee84028a54d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19047cd9a2f6ec254da0d5b63b27eaeb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga19047cd9a2f6ec254da0d5b63b27eaeb">USBH_T::HcPhyControl</a></td></tr>
<tr class="separator:ga19047cd9a2f6ec254da0d5b63b27eaeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19f334f33b93ceccd0e63df34ad25fb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac19f334f33b93ceccd0e63df34ad25fb">USBH_T::HcMiscControl</a></td></tr>
<tr class="separator:gac19f334f33b93ceccd0e63df34ad25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda8c6adbe3d0f31f2d8422311899d1e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gadda8c6adbe3d0f31f2d8422311899d1e">WDT_T::CTL</a></td></tr>
<tr class="separator:gadda8c6adbe3d0f31f2d8422311899d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba6d4aaf8a1a8c0454a782d4f9ceefe9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gaba6d4aaf8a1a8c0454a782d4f9ceefe9">WDT_T::ALTCTL</a></td></tr>
<tr class="separator:gaba6d4aaf8a1a8c0454a782d4f9ceefe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab697bbf6d7590b4e5080786b3e716c1c"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gab697bbf6d7590b4e5080786b3e716c1c">WWDT_T::RLDCNT</a></td></tr>
<tr class="separator:gab697bbf6d7590b4e5080786b3e716c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82f14b2e02f4f63afd0b12ba571bca4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#gac82f14b2e02f4f63afd0b12ba571bca4">WWDT_T::CTL</a></td></tr>
<tr class="separator:gac82f14b2e02f4f63afd0b12ba571bca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984ebe7db34039accdc64260906e306b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga984ebe7db34039accdc64260906e306b">WWDT_T::STATUS</a></td></tr>
<tr class="separator:ga984ebe7db34039accdc64260906e306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f4cf53ee26f1dd8d461f16a248690f"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d93/group___peripheral_decl.html#ga81f4cf53ee26f1dd8d461f16a248690f">WWDT_T::CNT</a></td></tr>
<tr class="separator:ga81f4cf53ee26f1dd8d461f16a248690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga3a424751930c945d094ee553ca87d752" name="ga3a424751930c945d094ee553ca87d752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a424751930c945d094ee553ca87d752">&#9670;&nbsp;</a></span>_GET_BYTE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GET_BYTE0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga2da6b6038c3e29eb02a23385f7dfe18e">BYTE0_Msk</a>)      )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 0 (Bit 0~ 7) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13895">13895</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaec5d9fb8477a84947318fd11aec7eb9f" name="gaec5d9fb8477a84947318fd11aec7eb9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec5d9fb8477a84947318fd11aec7eb9f">&#9670;&nbsp;</a></span>_GET_BYTE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GET_BYTE1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6bdb45c3d1adab74d72eab6116f9581c">BYTE1_Msk</a>) &gt;&gt;  8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 1 (Bit 8~15) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13896">13896</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga006917e754c4cd030e351214f98358c0" name="ga006917e754c4cd030e351214f98358c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga006917e754c4cd030e351214f98358c0">&#9670;&nbsp;</a></span>_GET_BYTE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GET_BYTE2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6a926438abfcff696496c60ee5ebd4da">BYTE2_Msk</a>) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 2 (Bit 16~23) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13897">13897</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2b97ecee162f9daa6791d0ec871a254f" name="ga2b97ecee162f9daa6791d0ec871a254f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b97ecee162f9daa6791d0ec871a254f">&#9670;&nbsp;</a></span>_GET_BYTE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _GET_BYTE3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">u32Param</td><td>)</td>
          <td>&#160;&#160;&#160;(((u32Param) &amp; <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga26cd8778bf420a922c9cd2bf7c916875">BYTE3_Msk</a>) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Extract Byte 3 (Bit 24~31) from parameter u32Param </p>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13898">13898</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad4d43f8748b542bce39e18790f845ecc" name="gad4d43f8748b542bce39e18790f845ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4d43f8748b542bce39e18790f845ecc">&#9670;&nbsp;</a></span>BIT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13856">13856</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga601923eba46784638244c1ebf2622a2a" name="ga601923eba46784638244c1ebf2622a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga601923eba46784638244c1ebf2622a2a">&#9670;&nbsp;</a></span>BIT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT1&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13857">13857</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8c0f01fdf020d0f7467449b181fe95cb" name="ga8c0f01fdf020d0f7467449b181fe95cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c0f01fdf020d0f7467449b181fe95cb">&#9670;&nbsp;</a></span>BIT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT10&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13866">13866</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2cda1debde057b596766eba6a76daca0" name="ga2cda1debde057b596766eba6a76daca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cda1debde057b596766eba6a76daca0">&#9670;&nbsp;</a></span>BIT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT11&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13867">13867</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaa0a6acba8436baabcaa1e91fad6c0bd" name="gaaa0a6acba8436baabcaa1e91fad6c0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa0a6acba8436baabcaa1e91fad6c0bd">&#9670;&nbsp;</a></span>BIT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT12&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13868">13868</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga965dc1748ab1cf91426bd04a2fe16ecf" name="ga965dc1748ab1cf91426bd04a2fe16ecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga965dc1748ab1cf91426bd04a2fe16ecf">&#9670;&nbsp;</a></span>BIT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT13&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13869">13869</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga41e750b67eb36c8da10328c565b90dd5" name="ga41e750b67eb36c8da10328c565b90dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41e750b67eb36c8da10328c565b90dd5">&#9670;&nbsp;</a></span>BIT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT14&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13870">13870</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae40f5db1c57c98c6db42f15e0a56f03a" name="gae40f5db1c57c98c6db42f15e0a56f03a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae40f5db1c57c98c6db42f15e0a56f03a">&#9670;&nbsp;</a></span>BIT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT15&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13871">13871</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7c55b9d74a6a1b129397792053cf08d5" name="ga7c55b9d74a6a1b129397792053cf08d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c55b9d74a6a1b129397792053cf08d5">&#9670;&nbsp;</a></span>BIT16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT16&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13872">13872</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga27fe52b845a36280f50414ab4a00f74f" name="ga27fe52b845a36280f50414ab4a00f74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27fe52b845a36280f50414ab4a00f74f">&#9670;&nbsp;</a></span>BIT17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT17&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13873">13873</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga56a026d146963b7d977255d9b1f682ae" name="ga56a026d146963b7d977255d9b1f682ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56a026d146963b7d977255d9b1f682ae">&#9670;&nbsp;</a></span>BIT18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT18&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13874">13874</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9ce58ae33c478370e59c915b04b05381" name="ga9ce58ae33c478370e59c915b04b05381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ce58ae33c478370e59c915b04b05381">&#9670;&nbsp;</a></span>BIT19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT19&#160;&#160;&#160;0x00080000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13875">13875</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9c9560bccccb00174801c728f1ed1399" name="ga9c9560bccccb00174801c728f1ed1399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c9560bccccb00174801c728f1ed1399">&#9670;&nbsp;</a></span>BIT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT2&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13858">13858</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga83aaba3456aa46dfefe199fe6264d8dc" name="ga83aaba3456aa46dfefe199fe6264d8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83aaba3456aa46dfefe199fe6264d8dc">&#9670;&nbsp;</a></span>BIT20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT20&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13876">13876</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1a5b4d4ca137f11bcb2e9c381f2ea6c5" name="ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5">&#9670;&nbsp;</a></span>BIT21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT21&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13877">13877</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gafdaa01ee37bdcd01ea44dbab6a30fd0d" name="gafdaa01ee37bdcd01ea44dbab6a30fd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdaa01ee37bdcd01ea44dbab6a30fd0d">&#9670;&nbsp;</a></span>BIT22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT22&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13878">13878</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gada7be80971d1875e5c4774edd3ecd97d" name="gada7be80971d1875e5c4774edd3ecd97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada7be80971d1875e5c4774edd3ecd97d">&#9670;&nbsp;</a></span>BIT23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT23&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13879">13879</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga96cfb019bda32752ff4c8b8244aa6ea0" name="ga96cfb019bda32752ff4c8b8244aa6ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96cfb019bda32752ff4c8b8244aa6ea0">&#9670;&nbsp;</a></span>BIT24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT24&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13880">13880</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3017291241a7269c1582154a3d3b1f09" name="ga3017291241a7269c1582154a3d3b1f09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3017291241a7269c1582154a3d3b1f09">&#9670;&nbsp;</a></span>BIT25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT25&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13881">13881</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4f97a8963cc15a1a50521d855b8a1331" name="ga4f97a8963cc15a1a50521d855b8a1331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f97a8963cc15a1a50521d855b8a1331">&#9670;&nbsp;</a></span>BIT26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT26&#160;&#160;&#160;0x04000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13882">13882</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gafdd1584eaddf508717554b35a600b0fd" name="gafdd1584eaddf508717554b35a600b0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdd1584eaddf508717554b35a600b0fd">&#9670;&nbsp;</a></span>BIT27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT27&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13883">13883</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4361544977e96fb8eb8387ff0feaf6b6" name="ga4361544977e96fb8eb8387ff0feaf6b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4361544977e96fb8eb8387ff0feaf6b6">&#9670;&nbsp;</a></span>BIT28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT28&#160;&#160;&#160;0x10000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13884">13884</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadb368e517e545da53d8aace5923649e1" name="gadb368e517e545da53d8aace5923649e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb368e517e545da53d8aace5923649e1">&#9670;&nbsp;</a></span>BIT29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT29&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13885">13885</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8e44574a8a8becc885b05f3bc367ef6a" name="ga8e44574a8a8becc885b05f3bc367ef6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e44574a8a8becc885b05f3bc367ef6a">&#9670;&nbsp;</a></span>BIT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT3&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13859">13859</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga70105c4a8c864754c8ba9e9b0e5da52a" name="ga70105c4a8c864754c8ba9e9b0e5da52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70105c4a8c864754c8ba9e9b0e5da52a">&#9670;&nbsp;</a></span>BIT30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT30&#160;&#160;&#160;0x40000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13886">13886</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadfb09898dca36071e32cb1fbeec479e5" name="gadfb09898dca36071e32cb1fbeec479e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb09898dca36071e32cb1fbeec479e5">&#9670;&nbsp;</a></span>BIT31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13887">13887</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa731e0b6cf75f4e637ee88959315f5e4" name="gaa731e0b6cf75f4e637ee88959315f5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa731e0b6cf75f4e637ee88959315f5e4">&#9670;&nbsp;</a></span>BIT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT4&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13860">13860</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae692bc3df48028ceb1ddc2534a993bb8" name="gae692bc3df48028ceb1ddc2534a993bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae692bc3df48028ceb1ddc2534a993bb8">&#9670;&nbsp;</a></span>BIT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT5&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13861">13861</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacc2d074401e2b6322ee8f03476c24677" name="gacc2d074401e2b6322ee8f03476c24677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc2d074401e2b6322ee8f03476c24677">&#9670;&nbsp;</a></span>BIT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT6&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13862">13862</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa6b8f3261ae9e2e1043380c192f7b5f0" name="gaa6b8f3261ae9e2e1043380c192f7b5f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6b8f3261ae9e2e1043380c192f7b5f0">&#9670;&nbsp;</a></span>BIT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT7&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13863">13863</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0e80e65237843fa1ff15c68cd78066f8" name="ga0e80e65237843fa1ff15c68cd78066f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e80e65237843fa1ff15c68cd78066f8">&#9670;&nbsp;</a></span>BIT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT8&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13864">13864</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3aa20ab5eb33383fa31b0e94f4401cdf" name="ga3aa20ab5eb33383fa31b0e94f4401cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3aa20ab5eb33383fa31b0e94f4401cdf">&#9670;&nbsp;</a></span>BIT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BIT9&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13865">13865</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2da6b6038c3e29eb02a23385f7dfe18e" name="ga2da6b6038c3e29eb02a23385f7dfe18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2da6b6038c3e29eb02a23385f7dfe18e">&#9670;&nbsp;</a></span>BYTE0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE0_Msk&#160;&#160;&#160;(0x000000FF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13890">13890</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6bdb45c3d1adab74d72eab6116f9581c" name="ga6bdb45c3d1adab74d72eab6116f9581c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bdb45c3d1adab74d72eab6116f9581c">&#9670;&nbsp;</a></span>BYTE1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE1_Msk&#160;&#160;&#160;(0x0000FF00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13891">13891</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6a926438abfcff696496c60ee5ebd4da" name="ga6a926438abfcff696496c60ee5ebd4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a926438abfcff696496c60ee5ebd4da">&#9670;&nbsp;</a></span>BYTE2_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE2_Msk&#160;&#160;&#160;(0x00FF0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13892">13892</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga26cd8778bf420a922c9cd2bf7c916875" name="ga26cd8778bf420a922c9cd2bf7c916875"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cd8778bf420a922c9cd2bf7c916875">&#9670;&nbsp;</a></span>BYTE3_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTE3_Msk&#160;&#160;&#160;(0xFF000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13893">13893</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4b355291fe6b8ba8e167ab0faa862e45" name="ga4b355291fe6b8ba8e167ab0faa862e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b355291fe6b8ba8e167ab0faa862e45">&#9670;&nbsp;</a></span>CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLK&#160;&#160;&#160;((<a class="el" href="../../d5/d89/struct_c_l_k___t.html">CLK_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga0385aaf8679955f827be0a0abda8566d">CLK_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13818">13818</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4381bb54c2dbc34500521165aa7b89b1" name="ga4381bb54c2dbc34500521165aa7b89b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4381bb54c2dbc34500521165aa7b89b1">&#9670;&nbsp;</a></span>CRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CRC&#160;&#160;&#160;((<a class="el" href="../../d9/d2c/struct_c_r_c___t.html">CRC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga656a447589e785594cbf2f45c835ad7e">CRC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13830">13830</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa3af62d225292c07bf36b108f4a51a23" name="gaa3af62d225292c07bf36b108f4a51a23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3af62d225292c07bf36b108f4a51a23">&#9670;&nbsp;</a></span>EADC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EADC&#160;&#160;&#160;((<a class="el" href="../../d8/d00/struct_e_a_d_c___t.html">EADC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gaafcc1169dd3ce2d6bc3dbfa20880af7c">EADC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13835">13835</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab534c0fc7902a85b9d85e8917705bdc3" name="gab534c0fc7902a85b9d85e8917705bdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab534c0fc7902a85b9d85e8917705bdc3">&#9670;&nbsp;</a></span>EBI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EBI&#160;&#160;&#160;((<a class="el" href="../../d5/dfe/struct_e_b_i___t.html">EBI_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga3be6c12e68d7fb624dbe792805295160">EBI_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13829">13829</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa93f0eb578d23995850d61f7d61c55c1" name="gaa93f0eb578d23995850d61f7d61c55c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93f0eb578d23995850d61f7d61c55c1">&#9670;&nbsp;</a></span>FALSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FALSE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13904">13904</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga970254e6dadedc433f57d43709636664" name="ga970254e6dadedc433f57d43709636664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga970254e6dadedc433f57d43709636664">&#9670;&nbsp;</a></span>FMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FMC&#160;&#160;&#160;((<a class="el" href="../../d7/d18/struct_f_m_c___t.html">FMC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga68a39e11ba4a19785d20a98954c7fc9e">FMC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13828">13828</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1037b18e2d226fe7d327d4a6f17a21c1" name="ga1037b18e2d226fe7d327d4a6f17a21c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1037b18e2d226fe7d327d4a6f17a21c1">&#9670;&nbsp;</a></span>GPIO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO&#160;&#160;&#160;((<a class="el" href="../../d4/d7d/struct_g_p_i_o___d_b_c_t_l___t.html">GPIO_DBCTL_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#gabe7e4f57b4f943bb2bcac01fe614696c">GPIO_DBCTL_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13825">13825</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga86abb2e8858d177c04e60c41e9242045" name="ga86abb2e8858d177c04e60c41e9242045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86abb2e8858d177c04e60c41e9242045">&#9670;&nbsp;</a></span>I2C0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0&#160;&#160;&#160;((<a class="el" href="../../d2/d62/struct_i2_c___t.html">I2C_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gabf0928baf4e4350633ca9050b65d1939">I2C0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13850">13850</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab45d257574da6fe1f091cc45b7eda6cc" name="gab45d257574da6fe1f091cc45b7eda6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab45d257574da6fe1f091cc45b7eda6cc">&#9670;&nbsp;</a></span>I2C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1&#160;&#160;&#160;((<a class="el" href="../../d2/d62/struct_i2_c___t.html">I2C_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gacd72dbffb1738ca87c838545c4eb85a3">I2C1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13851">13851</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad50a5a7ee7c2900e8d88180d4dfdeaea" name="gad50a5a7ee7c2900e8d88180d4dfdeaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad50a5a7ee7c2900e8d88180d4dfdeaea">&#9670;&nbsp;</a></span>inp16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define inp16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13951">13951</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9165d95e45927e33912b3310f3153419" name="ga9165d95e45927e33912b3310f3153419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9165d95e45927e33912b3310f3153419">&#9670;&nbsp;</a></span>inp32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define inp32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13947">13947</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9bb51593ea4ba3818c07d34fbbe1de6b" name="ga9bb51593ea4ba3818c07d34fbbe1de6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bb51593ea4ba3818c07d34fbbe1de6b">&#9670;&nbsp;</a></span>inp8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define inp8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13949">13949</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9feb8244483919c00a8cd001417471b3" name="ga9feb8244483919c00a8cd001417471b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9feb8244483919c00a8cd001417471b3">&#9670;&nbsp;</a></span>inpb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define inpb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13942">13942</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab4846e416af3b9cec294469c7ac4d2e6" name="gab4846e416af3b9cec294469c7ac4d2e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab4846e416af3b9cec294469c7ac4d2e6">&#9670;&nbsp;</a></span>inps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define inps</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13944">13944</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga71b02ca2239bebbd42d53d64f7c7b334" name="ga71b02ca2239bebbd42d53d64f7c7b334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b02ca2239bebbd42d53d64f7c7b334">&#9670;&nbsp;</a></span>inpw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define inpw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13940">13940</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga83c0e0285280cbda98e939db37edc5b4" name="ga83c0e0285280cbda98e939db37edc5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83c0e0285280cbda98e939db37edc5b4">&#9670;&nbsp;</a></span>M16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">adr</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9e9f2c67df0bbcd2dd7753693525ee07">vu16</a> *) (adr)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13936">13936</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gabb76a8ae52f520eac9df5c8704851445" name="gabb76a8ae52f520eac9df5c8704851445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb76a8ae52f520eac9df5c8704851445">&#9670;&nbsp;</a></span>M32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">adr</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6e2761f0a1011f84ed96b946f2c8a563">vu32</a> *) (adr)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13937">13937</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1126ed4737160024e019b423507f63e4" name="ga1126ed4737160024e019b423507f63e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1126ed4737160024e019b423507f63e4">&#9670;&nbsp;</a></span>M8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">adr</td><td>)</td>
          <td>&#160;&#160;&#160;(*((<a class="el" href="../../d6/d93/group___peripheral_decl.html#gaecf7c4189e2bd5ee7ac61f5639b1327a">vu8</a>  *) (adr)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13935">13935</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga070d2ce7b6bb7e5c05602aa8c308d0c4" name="ga070d2ce7b6bb7e5c05602aa8c308d0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga070d2ce7b6bb7e5c05602aa8c308d0c4">&#9670;&nbsp;</a></span>NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NULL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13908">13908</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga976c6d91f40eb1fb654483c585526b7d" name="ga976c6d91f40eb1fb654483c585526b7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga976c6d91f40eb1fb654483c585526b7d">&#9670;&nbsp;</a></span>outp16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define outp16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13950">13950</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9ddcd6a63c1b6379d0c0419c465222aa" name="ga9ddcd6a63c1b6379d0c0419c465222aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ddcd6a63c1b6379d0c0419c465222aa">&#9670;&nbsp;</a></span>outp32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define outp32</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13946">13946</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4037acccb11264f556403d714b09f2a5" name="ga4037acccb11264f556403d714b09f2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4037acccb11264f556403d714b09f2a5">&#9670;&nbsp;</a></span>outp8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define outp8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13948">13948</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaad38305f3ef75a65aa0605fd43126e6e" name="gaad38305f3ef75a65aa0605fd43126e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad38305f3ef75a65aa0605fd43126e6e">&#9670;&nbsp;</a></span>outpb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define outpb</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13941">13941</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7aecd53542aeebb08c0434c5aea82646" name="ga7aecd53542aeebb08c0434c5aea82646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aecd53542aeebb08c0434c5aea82646">&#9670;&nbsp;</a></span>outps</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define outps</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13943">13943</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1a7f814366c290429d1d8d89848335e4" name="ga1a7f814366c290429d1d8d89848335e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a7f814366c290429d1d8d89848335e4">&#9670;&nbsp;</a></span>outpw</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define outpw</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">port, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(*((<a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned int *)(port))=(<a class="el" href="../../d5/d32/semihosting_8h.html#aacce635d68067370c70caa2381ea1040">value</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13939">13939</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga74cb3af6041b109c53743b600ebbcf4c" name="ga74cb3af6041b109c53743b600ebbcf4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74cb3af6041b109c53743b600ebbcf4c">&#9670;&nbsp;</a></span>PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PA&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13819">13819</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2a06f3773d46878dc58f8dadd6fd0d72" name="ga2a06f3773d46878dc58f8dadd6fd0d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a06f3773d46878dc58f8dadd6fd0d72">&#9670;&nbsp;</a></span>PB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PB&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13820">13820</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga600721f0222b857dc8a3ae59e5077347" name="ga600721f0222b857dc8a3ae59e5077347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga600721f0222b857dc8a3ae59e5077347">&#9670;&nbsp;</a></span>PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PC&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13821">13821</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga960c2f6c3fca885af2c1ea2b88dee7b7" name="ga960c2f6c3fca885af2c1ea2b88dee7b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga960c2f6c3fca885af2c1ea2b88dee7b7">&#9670;&nbsp;</a></span>PD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PD&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13822">13822</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga831dc633b2f4d92d1099d3526733dc31" name="ga831dc633b2f4d92d1099d3526733dc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga831dc633b2f4d92d1099d3526733dc31">&#9670;&nbsp;</a></span>PDMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDMA&#160;&#160;&#160;((<a class="el" href="../../d1/d00/struct_p_d_m_a___t.html">PDMA_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga4504a584e7a34e5cd56239b0bd4b8e5a">PDMA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13826">13826</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga211238ffe3627f42ca7b04bc96cc8fa6" name="ga211238ffe3627f42ca7b04bc96cc8fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga211238ffe3627f42ca7b04bc96cc8fa6">&#9670;&nbsp;</a></span>PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PE&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13823">13823</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa0e278c26c25558741febfadd7216caa" name="gaa0e278c26c25558741febfadd7216caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e278c26c25558741febfadd7216caa">&#9670;&nbsp;</a></span>PF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PF&#160;&#160;&#160;((<a class="el" href="../../d4/dff/struct_g_p_i_o___t.html">GPIO_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13824">13824</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7a4ad06a2bcb1065209a117ea09bbfbf" name="ga7a4ad06a2bcb1065209a117ea09bbfbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a4ad06a2bcb1065209a117ea09bbfbf">&#9670;&nbsp;</a></span>PWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM0&#160;&#160;&#160;((<a class="el" href="../../dd/d2d/struct_p_w_m___t.html">PWM_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gafd4cf3319d145ce948188816693d06d6">PWM0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13842">13842</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadd1c370cc3193ef37474f000a2b982bb" name="gadd1c370cc3193ef37474f000a2b982bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd1c370cc3193ef37474f000a2b982bb">&#9670;&nbsp;</a></span>PWM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1&#160;&#160;&#160;((<a class="el" href="../../dd/d2d/struct_p_w_m___t.html">PWM_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga8b7b369c2f714ba8ed9f34f1af48118b">PWM1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13843">13843</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5359a088f5d8b20ce74d920e46059304" name="ga5359a088f5d8b20ce74d920e46059304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5359a088f5d8b20ce74d920e46059304">&#9670;&nbsp;</a></span>RTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC&#160;&#160;&#160;((<a class="el" href="../../d3/db0/struct_r_t_c___t.html">RTC_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga4265e665d56225412e57a61d87417022">RTC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13834">13834</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadab49b9fc27febd87bbc529b0b9a5d67" name="gadab49b9fc27febd87bbc529b0b9a5d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadab49b9fc27febd87bbc529b0b9a5d67">&#9670;&nbsp;</a></span>SC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SC0&#160;&#160;&#160;((<a class="el" href="../../d6/d6b/struct_s_c___t.html">SC_T</a> *)    <a class="el" href="../../df/d35/group___memory_map.html#gac033c7daa22ae646408a635005a3cdd7">SC0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13852">13852</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf26e39c91b262cc480085abcc450d3d5" name="gaf26e39c91b262cc480085abcc450d3d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf26e39c91b262cc480085abcc450d3d5">&#9670;&nbsp;</a></span>SPI0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0&#160;&#160;&#160;((<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gadeaa49ab944c7dcae2a868b0450232c8">SPI0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13844">13844</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad483be344a28ac800be8f03654a9612f" name="gad483be344a28ac800be8f03654a9612f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad483be344a28ac800be8f03654a9612f">&#9670;&nbsp;</a></span>SPI1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1&#160;&#160;&#160;((<a class="el" href="../../d5/d95/struct_s_p_i___t.html">SPI_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#ga50cd8b47929f18b05efbd0f41253bf8d">SPI1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13845">13845</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae3d9f52a1a315303ad04f0576bd42a25" name="gae3d9f52a1a315303ad04f0576bd42a25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3d9f52a1a315303ad04f0576bd42a25">&#9670;&nbsp;</a></span>SYS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYS&#160;&#160;&#160;((<a class="el" href="../../d8/d7f/struct_s_y_s___t.html">SYS_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gab33b8c0d1115b19422b58e6efa42c8a6">GCR_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13816">13816</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga022456aa828fe927be60f3c35482c709" name="ga022456aa828fe927be60f3c35482c709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga022456aa828fe927be60f3c35482c709">&#9670;&nbsp;</a></span>SYSINT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSINT&#160;&#160;&#160;((<a class="el" href="../../d4/d25/struct_s_y_s___i_n_t___t.html">SYS_INT_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#gab83441b5ca9bd3c25e8e4489f2071f1f">INT_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13817">13817</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf1b746ba5ab7d0ab657156ebda0f290c" name="gaf1b746ba5ab7d0ab657156ebda0f290c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b746ba5ab7d0ab657156ebda0f290c">&#9670;&nbsp;</a></span>TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER0&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#gadec6c55bec50793b5421a0032767315a">TMR01_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13838">13838</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga63bf4f24c85f26e838f55701a5e69831" name="ga63bf4f24c85f26e838f55701a5e69831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga63bf4f24c85f26e838f55701a5e69831">&#9670;&nbsp;</a></span>TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER1&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) (<a class="el" href="../../df/d35/group___memory_map.html#gadec6c55bec50793b5421a0032767315a">TMR01_BASE</a> + 0x20))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13839">13839</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaca904d0e4ebb6d643c349f7f05613995" name="gaca904d0e4ebb6d643c349f7f05613995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca904d0e4ebb6d643c349f7f05613995">&#9670;&nbsp;</a></span>TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER2&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) <a class="el" href="../../df/d35/group___memory_map.html#ga7b249f4664920cdf8b20785d89bd9bd0">TMR23_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13840">13840</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6d4063b72c434f0e7afa8eb2a0e7ee00" name="ga6d4063b72c434f0e7afa8eb2a0e7ee00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4063b72c434f0e7afa8eb2a0e7ee00">&#9670;&nbsp;</a></span>TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER3&#160;&#160;&#160;((<a class="el" href="../../d9/d66/struct_t_i_m_e_r___t.html">TIMER_T</a> *) (<a class="el" href="../../df/d35/group___memory_map.html#ga7b249f4664920cdf8b20785d89bd9bd0">TMR23_BASE</a> + 0x20))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13841">13841</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa8cecfc5c5c054d2875c03e77b7be15d" name="gaa8cecfc5c5c054d2875c03e77b7be15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8cecfc5c5c054d2875c03e77b7be15d">&#9670;&nbsp;</a></span>TRUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRUE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13901">13901</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0508661f121639ffdee7de2353a0def2" name="ga0508661f121639ffdee7de2353a0def2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0508661f121639ffdee7de2353a0def2">&#9670;&nbsp;</a></span>UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13846">13846</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8d69bf04d07af4fbbab5a8bd291f65ff" name="ga8d69bf04d07af4fbbab5a8bd291f65ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d69bf04d07af4fbbab5a8bd291f65ff">&#9670;&nbsp;</a></span>UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13847">13847</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7f6bd6eb89ae2eeae97af4207ebe3cde" name="ga7f6bd6eb89ae2eeae97af4207ebe3cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f6bd6eb89ae2eeae97af4207ebe3cde">&#9670;&nbsp;</a></span>UART2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gac9998d643534960b684d45a60b998421">UART2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13848">13848</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga961726a611b38bcaf61f3d598b0a59ec" name="ga961726a611b38bcaf61f3d598b0a59ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga961726a611b38bcaf61f3d598b0a59ec">&#9670;&nbsp;</a></span>UART3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3&#160;&#160;&#160;((<a class="el" href="../../d4/d05/struct_u_a_r_t___t.html">UART_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga2eff3896840fdf741bd67d2d7fe99a34">UART3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13849">13849</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa4d0bb7007c58f544db6f34c4effa9aa" name="gaa4d0bb7007c58f544db6f34c4effa9aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4d0bb7007c58f544db6f34c4effa9aa">&#9670;&nbsp;</a></span>USBD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBD&#160;&#160;&#160;((<a class="el" href="../../dc/daf/struct_u_s_b_d___t.html">USBD_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#gaada5d1375e0ffba98bea65e328ca3ca5">USBD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13837">13837</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga82e359d74617572f0ab6de9e235b9462" name="ga82e359d74617572f0ab6de9e235b9462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82e359d74617572f0ab6de9e235b9462">&#9670;&nbsp;</a></span>USBH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBH&#160;&#160;&#160;((<a class="el" href="../../d8/d5c/struct_u_s_b_h___t.html">USBH_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga8d4523a108d8d8794c6eda654b8afb16">USBH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13827">13827</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9646f603341e1ee220bf5d9948f05cb0" name="ga9646f603341e1ee220bf5d9948f05cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9646f603341e1ee220bf5d9948f05cb0">&#9670;&nbsp;</a></span>WDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT&#160;&#160;&#160;((<a class="el" href="../../d9/d18/struct_w_d_t___t.html">WDT_T</a> *)   <a class="el" href="../../df/d35/group___memory_map.html#gaf99229879e6e3249a0ab9bcefcaf208b">WDT_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13832">13832</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8191172d5a07f323cfcb4bebf36801d6" name="ga8191172d5a07f323cfcb4bebf36801d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8191172d5a07f323cfcb4bebf36801d6">&#9670;&nbsp;</a></span>WWDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WWDT&#160;&#160;&#160;((<a class="el" href="../../d3/d15/struct_w_w_d_t___t.html">WWDT_T</a> *)  <a class="el" href="../../df/d35/group___memory_map.html#ga2e03465382873f5ec4eb6842d3d7acad">WWDT_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13833">13833</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga9e9f2c67df0bbcd2dd7753693525ee07" name="ga9e9f2c67df0bbcd2dd7753693525ee07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e9f2c67df0bbcd2dd7753693525ee07">&#9670;&nbsp;</a></span>vu16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned short <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga9e9f2c67df0bbcd2dd7753693525ee07">vu16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13934">13934</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6e2761f0a1011f84ed96b946f2c8a563" name="ga6e2761f0a1011f84ed96b946f2c8a563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e2761f0a1011f84ed96b946f2c8a563">&#9670;&nbsp;</a></span>vu32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned long <a class="el" href="../../d6/d93/group___peripheral_decl.html#ga6e2761f0a1011f84ed96b946f2c8a563">vu32</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13933">13933</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaecf7c4189e2bd5ee7ac61f5639b1327a" name="gaecf7c4189e2bd5ee7ac61f5639b1327a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf7c4189e2bd5ee7ac61f5639b1327a">&#9670;&nbsp;</a></span>vu8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d5/d32/semihosting_8h.html#a8e2aaf30f82842a5290bcfe6f6848dc3">volatile</a> unsigned char <a class="el" href="../../d6/d93/group___peripheral_decl.html#gaecf7c4189e2bd5ee7ac61f5639b1327a">vu8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13932">13932</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="gaaab837f8e4611f05d3441ba8437030d6" name="gaaab837f8e4611f05d3441ba8437030d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaab837f8e4611f05d3441ba8437030d6">&#9670;&nbsp;</a></span>ABTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::ABTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md104"></a>
Offset: 0x420  PDMA Channel Read/Write Target Abort Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">ABTIFn   </td><td class="markdownTableBodyLeft">PDMA Read/Write Target Abort Interrupt Status Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates which PDMA controller has target abort error; User can write 1 to clear these bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No AHB bus ERROR response received when channel n transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = AHB bus ERROR response received when channel n transfer.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04333">4333</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4f8464865c00e677399329959fef3a24" name="ga4f8464865c00e677399329959fef3a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f8464865c00e677399329959fef3a24">&#9670;&nbsp;</a></span>ADDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md69"></a>
Offset: 0x04  I2C Slave Address Register0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GC   </td><td class="markdownTableBodyLeft">General Call Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = General Call Function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = General Call Function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDR   </td><td class="markdownTableBodyLeft">I2C Address    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The content of this register is irrelevant when I2C is in Master mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In the slave mode, the seven most significant bits must be loaded with the chip's own address.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The I2C hardware will react if either of the address is matched.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03702">3702</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga72c8d32409a783693e3b488ee326b6c7" name="ga72c8d32409a783693e3b488ee326b6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72c8d32409a783693e3b488ee326b6c7">&#9670;&nbsp;</a></span>ADDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md74"></a>
Offset: 0x18  I2C Slave Address Register1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GC   </td><td class="markdownTableBodyLeft">General Call Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = General Call Function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = General Call Function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDR   </td><td class="markdownTableBodyLeft">I2C Address    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The content of this register is irrelevant when I2C is in Master mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In the slave mode, the seven most significant bits must be loaded with the chip's own address.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The I2C hardware will react if either of the address is matched.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03707">3707</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0b9dd42f9ba85990d3016bb92cc97356" name="ga0b9dd42f9ba85990d3016bb92cc97356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b9dd42f9ba85990d3016bb92cc97356">&#9670;&nbsp;</a></span>ADDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md75"></a>
Offset: 0x1C  I2C Slave Address Register2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GC   </td><td class="markdownTableBodyLeft">General Call Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = General Call Function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = General Call Function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDR   </td><td class="markdownTableBodyLeft">I2C Address    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The content of this register is irrelevant when I2C is in Master mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In the slave mode, the seven most significant bits must be loaded with the chip's own address.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The I2C hardware will react if either of the address is matched.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03708">3708</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3bd9696fe17e2a863186ac8d79affa36" name="ga3bd9696fe17e2a863186ac8d79affa36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd9696fe17e2a863186ac8d79affa36">&#9670;&nbsp;</a></span>ADDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md76"></a>
Offset: 0x20  I2C Slave Address Register3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">GC   </td><td class="markdownTableBodyLeft">General Call Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = General Call Function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = General Call Function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDR   </td><td class="markdownTableBodyLeft">I2C Address    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The content of this register is irrelevant when I2C is in Master mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In the slave mode, the seven most significant bits must be loaded with the chip's own address.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The I2C hardware will react if either of the address is matched.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03709">3709</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaac0c4c8c8f3d125faf4acce138dd198" name="gaaac0c4c8c8f3d125faf4acce138dd198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaac0c4c8c8f3d125faf4acce138dd198">&#9670;&nbsp;</a></span>ADDRMSK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md77"></a>
Offset: 0x24  I2C Slave Address Mask Register0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDRMSK   </td><td class="markdownTableBodyLeft">I2C Address Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Mask Disabled (the received corresponding register bit should be exact the same as address register.).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Mask Enabled (the received corresponding address bit is don't care.).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I2C bus controllers support multiple address recognition with four address mask register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03710">3710</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3eb9dd209e000f506fd2c6ad918ca294" name="ga3eb9dd209e000f506fd2c6ad918ca294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3eb9dd209e000f506fd2c6ad918ca294">&#9670;&nbsp;</a></span>ADDRMSK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md78"></a>
Offset: 0x28  I2C Slave Address Mask Register1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDRMSK   </td><td class="markdownTableBodyLeft">I2C Address Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Mask Disabled (the received corresponding register bit should be exact the same as address register.).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Mask Enabled (the received corresponding address bit is don't care.).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I2C bus controllers support multiple address recognition with four address mask register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03711">3711</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9924d6b245e0a7cb2f418b8f71a56043" name="ga9924d6b245e0a7cb2f418b8f71a56043"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9924d6b245e0a7cb2f418b8f71a56043">&#9670;&nbsp;</a></span>ADDRMSK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md79"></a>
Offset: 0x2C  I2C Slave Address Mask Register2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDRMSK   </td><td class="markdownTableBodyLeft">I2C Address Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Mask Disabled (the received corresponding register bit should be exact the same as address register.).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Mask Enabled (the received corresponding address bit is don't care.).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I2C bus controllers support multiple address recognition with four address mask register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03712">3712</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac6aa02cc0f8bdae5f892f3a95d8d0c3d" name="gac6aa02cc0f8bdae5f892f3a95d8d0c3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6aa02cc0f8bdae5f892f3a95d8d0c3d">&#9670;&nbsp;</a></span>ADDRMSK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::ADDRMSK3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md80"></a>
Offset: 0x30  I2C Slave Address Mask Register3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:1]   </td><td class="markdownTableBodyCenter">ADDRMSK   </td><td class="markdownTableBodyLeft">I2C Address Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Mask Disabled (the received corresponding register bit should be exact the same as address register.).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Mask Enabled (the received corresponding address bit is don't care.).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I2C bus controllers support multiple address recognition with four address mask register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the bit in the address mask register is set to one, it means the received corresponding address bit is don't-care.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is set to zero, that means the received corresponding register bit should be exact the same as address register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03713">3713</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga91278c785d081e72e090c63624d05184" name="ga91278c785d081e72e090c63624d05184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91278c785d081e72e090c63624d05184">&#9670;&nbsp;</a></span>AHBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::AHBCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md17"></a>
Offset: 0x04  AHB Devices Clock Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PDMACKEN   </td><td class="markdownTableBodyLeft">PDMA Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ISPCKEN   </td><td class="markdownTableBodyLeft">Flash ISP Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Flash ISP peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash ISP peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">EBICKEN   </td><td class="markdownTableBodyLeft">EBI Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">USBHCKEN   </td><td class="markdownTableBodyLeft">USB HOST Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB HOST peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB HOST peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CRCCKEN   </td><td class="markdownTableBodyLeft">CRC Generator Controller Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CRC peripheral clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRC peripheral clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">FMCIDLE   </td><td class="markdownTableBodyLeft">Flash Memory Controller Clock Enable Bit In IDLE Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC peripheral clock Disabled when chip operating at IDLE mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC peripheral clock Enabled when chip operating at IDLE mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01414">1414</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1f1c60adf67f1b3cc6602a972c2cb29f" name="ga1f1c60adf67f1b3cc6602a972c2cb29f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f1c60adf67f1b3cc6602a972c2cb29f">&#9670;&nbsp;</a></span>ALTCTL <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md213"></a>
Offset: 0x08  SC Alternate Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TXRST   </td><td class="markdownTableBodyLeft">TX Software Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When TXRST is set, all the bytes in the transmit buffer and TX internal state machine will be cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the TX internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be auto cleared after reset is complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXRST   </td><td class="markdownTableBodyLeft">Rx Software Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RXRST is set, all the bytes in the receiver buffer and Rx internal state machine will be cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the Rx internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be auto cleared after reset is complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DACTEN   </td><td class="markdownTableBodyLeft">Deactivation Sequence Generator Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by deactivation sequence    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Deactivation sequence generator Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the deactivation sequence completed, this bit will be cleared automatically and the INITIF(SC_INTSTS[8]) will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by TXRST (SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this bit, TXRST, and RXRST at the same time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SCEN (SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ACTEN   </td><td class="markdownTableBodyLeft">Activation Sequence Generator Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by activation sequence    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Activation sequence generator Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the activation sequence completed, this bit will be cleared automatically and the INITIF(SC_INTSTS[8]) will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by TXRST(SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]), so don't fill this bit, TXRST(SC_ALTCTL[0]), and RXRST(SC_ALTCTL[1]) at the same time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">WARSTEN   </td><td class="markdownTableBodyLeft">Warm Reset Sequence Generator Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables SC controller to initiate the card by warm reset sequence    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Warm reset sequence generator Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the warm reset sequence completed, this bit will be cleared automatically and the INITIF(SC_INTSTS[8]) will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by TXRST(SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]), so don't fill this bit, TXRST, and RXRST at the same time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CNTEN0   </td><td class="markdownTableBodyLeft">Internal Timer0 Start Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer 0 to start counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill 0 to stop it and set 1 to reload and count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for internal 24 bit timer when TMRSEL (SC_CTL[14:13]) = 01.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the operation mode is not in auto-reload mode (SC_TMRCTL0[26] = 0), this bit will be auto-cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by TXRST(SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this bit, TXRST and RXRST at the same time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note4: If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CNTEN1   </td><td class="markdownTableBodyLeft">Internal Timer1 Start Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer 1 to start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill 0 to stop it and set 1 to reload and count.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Start counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for internal 8 bit timer when TMRSEL(SC_CTL[14:13]) = 10 or TMRSEL(SC_CTL[14:13]) = 11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Don't filled CNTEN1 when TMRSEL(SC_CTL[14:13]) = 00 or TMRSEL(SC_CTL[14:13]) = 01.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the operation mode is not in auto-reload mode (SC_TMRCTL1[26] = 0), this bit will be auto-cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by TXRST(SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]), so don't fill this bit, TXRST(SC_ALTCTL[0]), and RXRST(SC_ALTCTL[1]) at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note4:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CNTEN2   </td><td class="markdownTableBodyLeft">Internal Timer2 Start Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables Timer 2 to start counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can fill 0 to stop it and set 1 to reload and count.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Start counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for internal 8 bit timer when TMRSEL(SC_CTL[14:13]) = 11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Don't filled CNTEN2 when TMRSEL(SC_CTL[14:13]) = 00 or TMRSEL(SC_CTL[14:13]) = 01 or TMRSEL(SC_CTL[14:13]) = 10.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the operation mode is not in auto-reload mode (SC_TMRCTL2[26] = 0), this bit will be auto-cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by TXRST(SC_ALTCTL[0]) and RXRST(SC_ALTCTL[1]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this bit, TXRST(SC_ALTCTL[0]), and RXRST(SC_ALTCTL[1]) at the same time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note4:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SCEN(SC_CTL[0]) is not enabled, this filed cannot be programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">INITSEL   </td><td class="markdownTableBodyLeft">Initial Timing Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This fields indicates the timing of hardware initial state (activation or warm-reset or deactivation).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Unit: SC clock    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Activation: refer to SC Activation Sequence in Figure 6.17-4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Warm-reset: refer to Warm-Reset Sequence in Figure 6.17-5    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Deactivation: refer to Deactivation Sequence in Figure 6.17-6    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">RXBGTEN   </td><td class="markdownTableBodyLeft">Receiver Block Guard Time Function Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver block guard time function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver block guard time function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">ACTSTS0   </td><td class="markdownTableBodyLeft">Internal Timer0 Active State (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 is not active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">ACTSTS1   </td><td class="markdownTableBodyLeft">Internal Timer1 Active State (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 is not active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">ACTSTS2   </td><td class="markdownTableBodyLeft">Internal Timer2 Active State (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer counter status of timer2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 is not active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 is active.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08494">8494</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga252c7acfa6d3c8de8524c72fc78d76f1" name="ga252c7acfa6d3c8de8524c72fc78d76f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga252c7acfa6d3c8de8524c72fc78d76f1">&#9670;&nbsp;</a></span>ALTCTL <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md288"></a>
Offset: 0x2C  UART Alternate Control/Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">BRKFL   </td><td class="markdownTableBodyLeft">UART LIN Break Field Length (Only Available In UART0/UART1 Channel)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 4-bit LIN TX break field count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This break field length is BRKFL + 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: According to LIN spec, the reset value is 0xC (break field length = 13).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">LINRXEN   </td><td class="markdownTableBodyLeft">LIN RX Enable Bit (Only Available In UART0/UART1 Channel)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LIN RX mode Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN RX mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">LINTXEN   </td><td class="markdownTableBodyLeft">LIN TX Break Mode Enable Bit (Only Available In UART0/UART1 Channel)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LIN TX Break mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN TX Break mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When TX break field transfer operation finished, this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RS485NMM   </td><td class="markdownTableBodyLeft">RS-485 Normal Multi-Drop Operation Mode (NMM)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RS-485 Normal Multi-drop Operation mode (NMM) Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RS-485 Normal Multi-drop Operation mode (NMM) Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It cannot be active with RS-485_AAD operation mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RS485AAD   </td><td class="markdownTableBodyLeft">RS-485 Auto Address Detection Operation Mode (AAD)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RS-485 Auto Address Detection Operation mode (AAD) Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RS-485 Auto Address Detection Operation mode (AAD) Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It cannot be active with RS-485_NMM operation mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">RS485AUD   </td><td class="markdownTableBodyLeft">RS-485 Auto Direction Function (AUD)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RS-485 Auto Direction Operation function (AUD) Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RS-485 Auto Direction Operation function (AUD) Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It can be active with RS-485_AAD or RS-485_NMM operation mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">ADDRDEN   </td><td class="markdownTableBodyLeft">RS-485 Address Detection Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable RS-485 Address Detection mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Address detection mode Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Address detection mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used for RS-485 any operation mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">ABRIF   </td><td class="markdownTableBodyLeft">Auto-Baud Rate Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when auto-baud rate detection function finished or the auto-baud rate counter was overflow and if ABRIEN(UART_INTEN [18]) is set then the auto-baud rate interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing "1" to ABRDTOIF (UART_FIFOSTS[2]) and ABRDIF(UART_FIFOSTS[1])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">ABRDEN   </td><td class="markdownTableBodyLeft">Auto-Baud Rate Detect Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-baud rate detect function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-baud rate detect function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared automatically after auto-baud detection is finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20:19]   </td><td class="markdownTableBodyCenter">ABRDBITS   </td><td class="markdownTableBodyLeft">Auto-Baud Rate Detect Bit Length    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 1-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x01.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 2-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x02.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 4-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x08.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 8-bit time from Start bit to the 1st rising edge. The input pattern shall be 0x80.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note : The calculation of bit number includes the START bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:24]   </td><td class="markdownTableBodyCenter">ADDRMV   </td><td class="markdownTableBodyLeft">Address Match Value    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field contains the RS-485 address match values.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is used for RS-485 auto address detection mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11894">11894</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaba6d4aaf8a1a8c0454a782d4f9ceefe9" name="gaba6d4aaf8a1a8c0454a782d4f9ceefe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba6d4aaf8a1a8c0454a782d4f9ceefe9">&#9670;&nbsp;</a></span>ALTCTL <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::ALTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md327"></a>
Offset: 0x04  WDT Alternative Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">RSTDSEL   </td><td class="markdownTableBodyLeft">WDT Reset Delay Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When WDT time-out happened, user has a time named WDT Reset Delay Period to clear WDT counter by setting RSTCNT (WDT_CTL[0]) to prevent WDT time-out reset happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can select a suitable setting of RSTDSEL for different WDT Reset Delay Period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = WDT Reset Delay Period is 1026 * WDT_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = WDT Reset Delay Period is 130 * WDT_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = WDT Reset Delay Period is 18 * WDT_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = WDT Reset Delay Period is 3 * WDT_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This register will be reset to 0 if WDT time-out reset happened.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13567">13567</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0c529088e0925ec89f67f42b9b061035" name="ga0c529088e0925ec89f67f42b9b061035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c529088e0925ec89f67f42b9b061035">&#9670;&nbsp;</a></span>APBCLK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md18"></a>
Offset: 0x08  APB Devices Clock Enable Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WDTCKEN   </td><td class="markdownTableBodyLeft">Watchdog Timer Clock Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Watchdog Timer Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Watchdog Timer Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RTCCKEN   </td><td class="markdownTableBodyLeft">Real-Time-Clock APB Interface Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to control the RTC APB clock only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The RTC peripheral clock source is selected from RTCSEL(CLK_CLKSEL3[8]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It can be selected to external 32.768 kHz low speed crystal or internal 10 kHz low speed oscillator.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TMR0CKEN   </td><td class="markdownTableBodyLeft">Timer0 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR1CKEN   </td><td class="markdownTableBodyLeft">Timer1 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR2CKEN   </td><td class="markdownTableBodyLeft">Timer2 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR3CKEN   </td><td class="markdownTableBodyLeft">Timer3 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer3 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer3 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CLKOCKEN   </td><td class="markdownTableBodyLeft">CLKO Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CLKO Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CLKO Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">I2C0CKEN   </td><td class="markdownTableBodyLeft">I2C0 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">I2C1CKEN   </td><td class="markdownTableBodyLeft">I2C1 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPI0CKEN   </td><td class="markdownTableBodyLeft">SPI0 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">SPI1CKEN   </td><td class="markdownTableBodyLeft">SPI1 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">UART0CKEN   </td><td class="markdownTableBodyLeft">UART0 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART0 clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART0 clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">UART1CKEN   </td><td class="markdownTableBodyLeft">UART1 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">UART2CKEN   </td><td class="markdownTableBodyLeft">UART2 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART2 clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART2 clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">UART3CKEN   </td><td class="markdownTableBodyLeft">UART3 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART3 clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART3 clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">USBDCKEN   </td><td class="markdownTableBodyLeft">USB Device Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB Device clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB Device clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">EADCCKEN   </td><td class="markdownTableBodyLeft">Enhanced Analog-Digital-Converter (EADC) Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EADC clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EADC clock Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01415">1415</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga22d0f838a3bb31f42f4051aa7fd3e097" name="ga22d0f838a3bb31f42f4051aa7fd3e097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22d0f838a3bb31f42f4051aa7fd3e097">&#9670;&nbsp;</a></span>APBCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::APBCLK1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md19"></a>
Offset: 0x0C  APB Devices Clock Enable Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SC0CKEN   </td><td class="markdownTableBodyLeft">SC0 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">PWM0CKEN   </td><td class="markdownTableBodyLeft">PWM0 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 Clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">PWM1CKEN   </td><td class="markdownTableBodyLeft">PWM1 Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM1 Clock Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM1 Clock Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">TKCKEN   </td><td class="markdownTableBodyLeft">Touch Key Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Touch Key Clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Touch key Clock Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01416">1416</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf56d0f773b8bd611cdf81526a1a696aa" name="gaf56d0f773b8bd611cdf81526a1a696aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf56d0f773b8bd611cdf81526a1a696aa">&#9670;&nbsp;</a></span>ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md298"></a>
Offset: 0x10  USB Bus Status and Attribution Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">USBRST   </td><td class="markdownTableBodyLeft">USB Reset Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bus no reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bus reset when SE0 (single-ended 0) is presented more than 2.5us.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SUSPEND   </td><td class="markdownTableBodyLeft">Suspend Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bus no suspend.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bus idle more than 3ms, either cable is plugged off or host is sleeping.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RESUME   </td><td class="markdownTableBodyLeft">Resume Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No bus resume.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Resume from suspend.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TOUT   </td><td class="markdownTableBodyLeft">Time-Out Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No time-out.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = No Bus response more than 18 bits time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PHYEN   </td><td class="markdownTableBodyLeft">PHY Transceiver Function Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PHY transceiver function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PHY transceiver function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">RWAKEUP   </td><td class="markdownTableBodyLeft">Remote Wake-Up    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Release the USB bus from K state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Force USB bus to K (USB_D+ low, USB_D- high) state, used for remote wake-up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">USBEN   </td><td class="markdownTableBodyLeft">USB Controller Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB Controller Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB Controller Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">DPPUEN   </td><td class="markdownTableBodyLeft">Pull-Up Resistor On USB_D+ Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Pull-up resistor in USB_D+ pin Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Pull-up resistor in USB_D+ pin Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">PWRDN   </td><td class="markdownTableBodyLeft">Power Down PHY Transceiver, Low Active    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Power down related circuits of PHY transceiver.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Turn on related circuits of PHY transceiver.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BYTEM   </td><td class="markdownTableBodyLeft">CPU Access USB SRAM Size Mode Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Word mode: The size of the transfer from CPU to USB SRAM can be Word only.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Byte mode: The size of the transfer from CPU to USB SRAM can be Byte only.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12513">12513</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga60210f63317de5a3432d775dbc4c9209" name="ga60210f63317de5a3432d775dbc4c9209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60210f63317de5a3432d775dbc4c9209">&#9670;&nbsp;</a></span>BAUD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::BAUD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md286"></a>
Offset: 0x24  UART Baud Rate Divisor Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">BRD   </td><td class="markdownTableBodyLeft">Baud Rate Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The field indicates the baud rate divider.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed is used in baud rate calculation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The detail description is shown in Table 6.21-2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">EDIVM1   </td><td class="markdownTableBodyLeft">Extra Divider For BAUD Rate Mode 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for baud rate calculation in mode 1 and has no effect for baud rate calculation in mode 0 and mode 2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The detail description is shown in Table 6.21-2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">BAUDM0   </td><td class="markdownTableBodyLeft">BAUD Rate Mode Selection Bit 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is baud rate mode selection bit 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">UART provides three baud rate calculation modes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit combines with BAUDM1 (UART_BAUD[29]) to select baud rate calculation mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The detail description is shown in Table 6.21-2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">BAUDM1   </td><td class="markdownTableBodyLeft">BAUD Rate Mode Selection Bit 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is baud rate mode selection bit 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">UART provides three baud rate calculation modes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit combines with BAUDM0 (UART_BAUD[28]) to select baud rate calculation mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The detail description is shown in Table 6.21-2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In IrDA mode must be operated in mode 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11892">11892</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab2a4f97fbd78ae3b86d953cc3da35829" name="gab2a4f97fbd78ae3b86d953cc3da35829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2a4f97fbd78ae3b86d953cc3da35829">&#9670;&nbsp;</a></span>BNF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BNF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md142"></a>
Offset: 0xC0  PWM Brake Noise Filter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRK0NFEN   </td><td class="markdownTableBodyLeft">PWM Brake 0 Noise Filter Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM Brake 0 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM Brake 0 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:1]   </td><td class="markdownTableBodyCenter">BRK0NFSEL   </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">BRK0FCNT   </td><td class="markdownTableBodyLeft">Brake 0 Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake0 filter counter to count from 0 to BRK1FCNT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">BRK0PINV   </td><td class="markdownTableBodyLeft">Brake 0 Pin Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin PWMx_BRAKE0 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inverted state of pin PWMx_BRAKE10 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRK1NFEN   </td><td class="markdownTableBodyLeft">PWM Brake 1 Noise Filter Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of PWM Brake 1 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of PWM Brake 1 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:9]   </td><td class="markdownTableBodyCenter">BRK1NFSEL   </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">BRK1FCNT   </td><td class="markdownTableBodyLeft">Brake 1 Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the Brake1 filter counter to count from 0 to BRK1FCNT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">BRK1PINV   </td><td class="markdownTableBodyLeft">Brake 1 Pin Inverse    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin PWMx_BRAKE1 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inverted state of pin PWMx_BRAKE1 is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">BK0SRC   </td><td class="markdownTableBodyLeft">Brake 0 Pin Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM0 setting:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from PWM0_BRAKE0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from PWM1_BRAKE0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM1 setting:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 0 pin source come from PWM1_BRAKE0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 0 pin source come from PWM0_BRAKE0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">BK1SRC   </td><td class="markdownTableBodyLeft">Brake 1 Pin Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM0 setting:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from PWM0_BRAKE1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from PWM1_BRAKE1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For PWM1 setting:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake 1 pin source come from PWM1_BRAKE1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake 1 pin source come from PWM0_BRAKE1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05845">5845</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa0ec534d4476785f80e2a0aabdefc3ec" name="gaa0ec534d4476785f80e2a0aabdefc3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0ec534d4476785f80e2a0aabdefc3ec">&#9670;&nbsp;</a></span>BODCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::BODCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md243"></a>
Offset: 0x18  Brown-Out Detector Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BODEN   </td><td class="markdownTableBodyLeft">Brown-Out Detector Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register CBODEN (CONFIG0 [23]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out Detector function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2:1]   </td><td class="markdownTableBodyCenter">BODVL   </td><td class="markdownTableBodyLeft">Brown-Out Detector Threshold Voltage Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register CBOV (CONFIG0 [22:21]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Brown-Out Detector Threshold Voltage is 2.2V    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Brown-Out Detector Threshold Voltage is 2.7V    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Brown-Out Detector Threshold Voltage is 3.7V    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Brown-Out Detector Threshold Voltage is 4.5V    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BODRSTEN   </td><td class="markdownTableBodyLeft">Brown-Out Reset Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is set by flash controller user configuration register CBORST(CONFIG0[20]) bit .    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out "INTERRUPT" function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out "RESET" function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">While the Brown-out Detector function is enabled (BODEN high) and BOD reset function is enabled (BODRSTEN high), BOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BODOUT high).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">While the BOD function is enabled (BODEN high) and BOD interrupt function is enabled (BODRSTEN low), BOD will assert an interrupt if BODOUT is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BOD interrupt will keep till to the BODEN set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BOD interrupt can be blocked by disabling the NVIC BOD interrupt or disabling BOD function (set BODEN low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BODIF   </td><td class="markdownTableBodyLeft">Brown-Out Detector Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector does not detect any voltage draft at VDD down through or up through the voltage of BODVL setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When Brown-out Detector detects the VDD is dropped down through the voltage of BODVL setting or the VDD is raised up through the voltage of BODVL setting, this bit is set to 1 and the brown-out interrupt is requested if brown-out interrupt is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BODLPM   </td><td class="markdownTableBodyLeft">Brown-Out Detector Low Power Mode (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BOD operate in normal mode (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BOD Low Power mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BODOUT   </td><td class="markdownTableBodyLeft">Brown-Out Detector Output Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brown-out Detector output status is 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It means the detected voltage is higher than BODVL setting or BODEN is 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brown-out Detector output status is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It means the detected voltage is lower than BODVL setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the BODEN is 0, BOD function disabled , this bit always responds 0000.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">LVREN   </td><td class="markdownTableBodyLeft">Low Voltage Reset Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The LVR function resets the chip when the input power voltage is lower than LVR circuit setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LVR function is enabled by default.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low Voltage Reset function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Low Voltage Reset function Enabled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: After enabling the bit, the LVR function will be active with 100us delay for LVR output stable (default).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">BODDGSEL   </td><td class="markdownTableBodyLeft">Brown-Out Detector Output De-Glitch Time Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = BOD output is sampled by RC10K clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 4 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 8 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 16 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 32 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 64 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 128 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 256 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">LVRDGSEL   </td><td class="markdownTableBodyLeft">LVR Output De-Glitch Time Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Without de-glitch function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 4 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 8 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 16 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 32 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 64 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 128 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 256 system clock (HCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10314">10314</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaed6e9eeb6b8f93088f3243893680d2b2" name="gaed6e9eeb6b8f93088f3243893680d2b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed6e9eeb6b8f93088f3243893680d2b2">&#9670;&nbsp;</a></span>BRKCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md144"></a>
Offset: 0xC8  PWM Brake Edge Detect Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKP0EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKP1EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SYSEBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKP0LEN   </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKP1LEN   </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SYSLBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">BRKAEVEN   </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Even Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM even channel level-detect brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM even channel output tri-state when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM even channel output low level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM even channel output high level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">BRKAODD   </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Odd Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM odd channel level-detect brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM odd channel output tri-state when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM odd channel output low level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM odd channel output high level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05847">5847</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab68dc8964e84f3ba77a6a1629a59d0b7" name="gab68dc8964e84f3ba77a6a1629a59d0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68dc8964e84f3ba77a6a1629a59d0b7">&#9670;&nbsp;</a></span>BRKCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md145"></a>
Offset: 0xCC  PWM Brake Edge Detect Control Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKP0EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKP1EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SYSEBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKP0LEN   </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKP1LEN   </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SYSLBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">BRKAEVEN   </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Even Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM even channel level-detect brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM even channel output tri-state when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM even channel output low level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM even channel output high level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">BRKAODD   </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Odd Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM odd channel level-detect brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM odd channel output tri-state when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM odd channel output low level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM odd channel output high level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05848">5848</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf5683fe577c4a1746d9f8c58c233eee6" name="gaf5683fe577c4a1746d9f8c58c233eee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf5683fe577c4a1746d9f8c58c233eee6">&#9670;&nbsp;</a></span>BRKCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::BRKCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md146"></a>
Offset: 0xD0  PWM Brake Edge Detect Control Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKP0EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE0 Pin As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP0 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP0 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKP1EEN   </td><td class="markdownTableBodyLeft">Enable PWMx_BRAKE1 Pin As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BKP1 pin as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BKP1 pin as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SYSEBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Edge-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as edge-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as edge-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKP0LEN   </td><td class="markdownTableBodyLeft">Enable BKP0 Pin As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE0 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE0 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKP1LEN   </td><td class="markdownTableBodyLeft">Enable BKP1 Pin As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWMx_BRAKE1 pin as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWMx_BRAKE1 pin as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SYSLBEN   </td><td class="markdownTableBodyLeft">Enable System Fail As Level-Detect Brake Source (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System Fail condition as level-detect brake source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System Fail condition as level-detect brake source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">BRKAEVEN   </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Even Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM even channel level-detect brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM even channel output tri-state when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM even channel output low level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM even channel output high level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:18]   </td><td class="markdownTableBodyCenter">BRKAODD   </td><td class="markdownTableBodyLeft">PWM Brake Action Select For Odd Channel (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = PWM odd channel level-detect brake function not affect channel output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM odd channel output tri-state when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM odd channel output low level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM odd channel output high level when level-detect brake happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05849">5849</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa82aa51926109f8d5c1f32f01c58991a" name="gaa82aa51926109f8d5c1f32f01c58991a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa82aa51926109f8d5c1f32f01c58991a">&#9670;&nbsp;</a></span>BUFSEG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_EP_T::BUFSEG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md290"></a>
Offset: 0x500/0x510/0x520/0x530/0x540/0x550/0x560/0x570  Endpoint 0~7 Buffer Segmentation Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:3]   </td><td class="markdownTableBodyCenter">BUFSEG   </td><td class="markdownTableBodyLeft">Endpoint Buffer Segmentation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is used to indicate the offset address for each endpoint with the USB SRAM starting address The effective starting address of the endpoint is    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">USB_SRAM address + { BUFSEG[8:3], 3'b000}    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Where the USB_SRAM address = USBD_BA+0x100h.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to the section 5.4.4.7 for the endpoint SRAM structure and its description.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12271">12271</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab7f164bfc0bb1af18953aa86ae7075dd" name="gab7f164bfc0bb1af18953aa86ae7075dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7f164bfc0bb1af18953aa86ae7075dd">&#9670;&nbsp;</a></span>BUSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::BUSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md83"></a>
Offset: 0x44  I2C Bus Management Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ACKMEN   </td><td class="markdownTableBodyLeft">Acknowledge Control By Manual    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In order to allow ACK control in slave reception including the command and data, slave byte control mode must be enabled by setting the ACKMEN bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave byte control Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave byte control Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 9th bit can response the ACK or NACK according the received data by user.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the byte is received, stretching the SCLK signal low between the 8th and 9th SCLK pulse.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the BMDEN =1 and this bit is enabled, the information of I2C_STATUS will be fixed as 0xF0 in slave receive condition.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PECEN   </td><td class="markdownTableBodyLeft">Packet Error Checking Calculation Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Packet Error Checking Calculation Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Packet Error Checking Calculation Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BMDEN   </td><td class="markdownTableBodyLeft">Bus Management Device Default Address Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Device default address Disable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the address 0'b1100001x coming and the both of BMDEN and ACKMEN are enabled, the device responses NACKed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Device default address Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the address 0'b1100001x coming and the both of BMDEN and ACKMEN are enabled, the device responses ACKed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BMHEN   </td><td class="markdownTableBodyLeft">Bus Management Host Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Host function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Host function Enabled and the SUSCON will be used as CONTROL function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ALERTEN   </td><td class="markdownTableBodyLeft">Bus Management Alert Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Device Mode (BMHEN =0).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Release the BM_ALERT pin high and Alert Response Header disabled: 0001100x followed by NACK if both of BMDEN and ACKMEN are enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive BM_ALERT pin low and Alert Response Address Header enables: 0001100x followed by ACK if both of BMDEN and ACKMEN are enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Host Mode (BMHEN =1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BM_ALERT pin not supported.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BM_ALERT pin supported.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SCTLOSTS   </td><td class="markdownTableBodyLeft">Suspend/Control Data Output Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The output of SUSCON pin is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The output of SUSCON pin is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">SCTLOEN   </td><td class="markdownTableBodyLeft">Suspend Or Control Pin Output Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SUSCON pin in input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The output enable is active on the SUSCON pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">BUSEN   </td><td class="markdownTableBodyLeft">BUS Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The system management function is Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The system management function is Enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the bit is enabled, the internal 14-bit counter is used to calculate the time out event of clock low condition.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PECTXEN   </td><td class="markdownTableBodyLeft">Packet Error Checking Byte Transmission/Reception    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address Matched is received    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No PEC transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PEC transmission/reception is requested.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: 1.This bit has no effect in slave mode when ACKMEN =0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">TIDLE   </td><td class="markdownTableBodyLeft">Timer Check In Idle State    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The BUSTOUT is used to calculate the time-out of clock low in bus active and the idle period in bus Idle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to define which condition is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The BUSTOUT is used to calculate the clock low period in bus active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The BUSTOUT is used to calculate the IDLE period in bus Idle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The BUSY (I2C_BUSSTS[0]) indicate the current bus state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">PECCLR   </td><td class="markdownTableBodyLeft">PEC Clear At Repeat Start    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The calculation of PEC starts when PECEN is set to 1 and it is clear when the STA or STO bit is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This PECCLR bit is used to enable the condition of REPEAT START can clear the PEC calculation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The PEC calculation is cleared by "Repeat Start" function is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The PEC calculation is cleared by "Repeat Start" function is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">ACKM9SI   </td><td class="markdownTableBodyLeft">Acknowledge Manual Enable Extra SI Interrupt    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = There is no SI interrupt in the 9th clock cycle when the BUSEN =1 and ACKMEN =1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = There is SI interrupt in the 9th clock cycle when the BUSEN =1 and ACKMEN =1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03717">3717</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9b779aebbac6166546c56931cbaab7d5" name="ga9b779aebbac6166546c56931cbaab7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b779aebbac6166546c56931cbaab7d5">&#9670;&nbsp;</a></span>BUSSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::BUSSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md85"></a>
Offset: 0x4C  I2C Bus Management Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BUSY   </td><td class="markdownTableBodyLeft">Bus Busy    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicates that a communication is in progress on the bus.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is set by hardware when a START condition is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is cleared by hardware when a STOP condition is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The bus is IDLE (both SCLK and SDA High).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The bus is busy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BCDONE   </td><td class="markdownTableBodyLeft">Byte Count Transmission/Receive Done    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the transmission/ receive is not finished when the PECEN is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the transmission/ receive is finished when the PECEN is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PECERR   </td><td class="markdownTableBodyLeft">PEC Error In Reception    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the PEC value equal the received PEC data packet.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the PEC value doesn't match the receive PEC data packet.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ALERT   </td><td class="markdownTableBodyLeft">SMBus Alert Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Device Mode (BMHEN =0).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates SMALERT pin state is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates SMALERT pin state is high    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Host Mode (BMHEN =1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No SMBALERT event.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates there is SMBALERT event (falling edge) is detected in SMALERT pin when the BMHEN = 1 (SMBus host configuration) and the ALERTEN = 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The SMALERT pin is an open-drain pin, the pull-high resistor is must in the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SCTLDIN   </td><td class="markdownTableBodyLeft">Bus Suspend Or Control Signal Input Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The input status of SUSCON pin is 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The input status of SUSCON pin is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BUSTO   </td><td class="markdownTableBodyLeft">Bus Time-out Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates that there is no any time-out or external clock time-out.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates that a time-out or external clock time-out occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In bus busy, the bit indicates the total clock low time-out event occurred otherwise, it indicates the bus idle time-out event occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CLKTO   </td><td class="markdownTableBodyLeft">Clock Low Cumulate Time-out Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates that the cumulative clock low is no any time-out.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates that the cumulative clock low time-out occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03719">3719</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3091aa627a06bbf479d681645143db28" name="ga3091aa627a06bbf479d681645143db28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3091aa627a06bbf479d681645143db28">&#9670;&nbsp;</a></span>BUSTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::BUSTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md84"></a>
Offset: 0x48  I2C Bus Management Timer Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BUSTOEN   </td><td class="markdownTableBodyLeft">Bus Time Out Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the bus clock low time-out detection is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the bus clock low time-out detection is Enabled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">bus clock is low for more than Time-out (in BIDLE=0) or high more than Time-out(in BIDLE =1),    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CLKTOEN   </td><td class="markdownTableBodyLeft">Cumulative Clock Low Time Out Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the cumulative clock low time-out detection is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the cumulative clock low time-out detection is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Master, it calculates the period from START to ACK    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Slave, it calculates the period from START to STOP    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BUSTOIEN   </td><td class="markdownTableBodyLeft">Time-Out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BUSY =1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the SCLK low time-out interrupt is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the SCLK low time-out interrupt is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BUSY =0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the bus IDLE time-out interrupt is Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the bus IDLE time-out interrupt is Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CLKTOIEN   </td><td class="markdownTableBodyLeft">Extended Clock Time Out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the time extended interrupt is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the time extended interrupt is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TORSTEN   </td><td class="markdownTableBodyLeft">Time Out Reset Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the I2C state machine reset is Disable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the I2C state machine reset is Enable. (The clock and data bus will be released to high)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PECIEN   </td><td class="markdownTableBodyLeft">Packet Error Checking Byte Count Done Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates the byte count done interrupt is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates the byte count done interrupt is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used in PECEN =1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03718">3718</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga741114ce9d9fb4dec6a093cbb4cb74c4" name="ga741114ce9d9fb4dec6a093cbb4cb74c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga741114ce9d9fb4dec6a093cbb4cb74c4">&#9670;&nbsp;</a></span>BUSTOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::BUSTOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md88"></a>
Offset: 0x58  I2C Bus Management Timer Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">BUSTO   </td><td class="markdownTableBodyLeft">Bus Management Time-out Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicate the bus time-out value in bus is IDLE or SCLK low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the user wants to revise the value of BUSTOUT, the TORSTEN (I2C_BUSTCTL[4]) bit shall be set to 1 and clear to 0 first in the BUSEN(I2C_BUSCTL[7]) is set.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03722">3722</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacbba0bdf88960e57e9e8dc54b85f1ac9" name="gacbba0bdf88960e57e9e8dc54b85f1ac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbba0bdf88960e57e9e8dc54b85f1ac9">&#9670;&nbsp;</a></span>CAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CAL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md194"></a>
Offset: 0x10  RTC Calendar Loading Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">DAY   </td><td class="markdownTableBodyLeft">1-Day Calendar Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">TENDAY   </td><td class="markdownTableBodyLeft">10-Day Calendar Digit (0~3)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MON   </td><td class="markdownTableBodyLeft">1-Month Calendar Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">TENMON   </td><td class="markdownTableBodyLeft">10-Month Calendar Digit (0~1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">YEAR   </td><td class="markdownTableBodyLeft">1-Year Calendar Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">TENYEAR   </td><td class="markdownTableBodyLeft">10-Year Calendar Digit (0~9)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07641">7641</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab07cf89c2565dbebc0764fa684639388" name="gab07cf89c2565dbebc0764fa684639388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07cf89c2565dbebc0764fa684639388">&#9670;&nbsp;</a></span>CALM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CALM</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md198"></a>
Offset: 0x20  Calendar Alarm Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">DAY   </td><td class="markdownTableBodyLeft">1-Day Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">TENDAY   </td><td class="markdownTableBodyLeft">10-Day Calendar Digit of Alarm Setting (0~3)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MON   </td><td class="markdownTableBodyLeft">1-Month Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">TENMON   </td><td class="markdownTableBodyLeft">10-Month Calendar Digit of Alarm Setting (0~1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">YEAR   </td><td class="markdownTableBodyLeft">1-Year Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">TENYEAR   </td><td class="markdownTableBodyLeft">10-Year Calendar Digit of Alarm Setting (0~9)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07645">7645</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga427af492e813f70670fd5e430190e049" name="ga427af492e813f70670fd5e430190e049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga427af492e813f70670fd5e430190e049">&#9670;&nbsp;</a></span>CAMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CAMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md204"></a>
Offset: 0x38  Calendar Alarm Mask Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">MDAY   </td><td class="markdownTableBodyLeft">Mask 1-Day Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">MTENDAY   </td><td class="markdownTableBodyLeft">Mask 10-Day Calendar Digit of Alarm Setting (0~3)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">MMON   </td><td class="markdownTableBodyLeft">Mask 1-Month Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MTENMON   </td><td class="markdownTableBodyLeft">Mask 10-Month Calendar Digit of Alarm Setting (0~1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">MYEAR   </td><td class="markdownTableBodyLeft">Mask 1-Year Calendar Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">MTENYEAR   </td><td class="markdownTableBodyLeft">Mask 10-Year Calendar Digit of Alarm Setting (0~9)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07651">7651</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga81d73d586c19f48b249c87babd4ae4cf" name="ga81d73d586c19f48b249c87babd4ae4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81d73d586c19f48b249c87babd4ae4cf">&#9670;&nbsp;</a></span>CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md274"></a>
Offset: 0x10  Timer Capture Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CAPDAT   </td><td class="markdownTableBodyLeft">Timer Capture Data Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CAPEN (TIMERx_EXTCTL[3]) bit is set, CAPFUNCS (TIMERx_EXTCTL[4]) bit is 0, and a transition on Tx_EXT pin matched the CAPEDGE (TIMERx_EXTCTL[2:1]) setting, CAPIF (TIMERx_EINTSTS[0]) will set to 1 and the current timer counter value CNT (TIMERx_CNT[23:0]) will be auto-loaded into this CAPDAT field.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11256">11256</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae6f46a75a6d281447f0944832bc249e7" name="gae6f46a75a6d281447f0944832bc249e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6f46a75a6d281447f0944832bc249e7">&#9670;&nbsp;</a></span>CAPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md164"></a>
Offset: 0x204  PWM Capture Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CAPENn   </td><td class="markdownTableBodyLeft">Capture Function Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture function Disabled. RCAPDAT/FCAPDAT register will not be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Capture latched the PWM counter value when detected rising or falling edge of input signal and saved to RCAPDAT (Rising latch) and FCAPDAT (Falling latch).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CAPINVn   </td><td class="markdownTableBodyLeft">Capture Inverter Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture source inverter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture source inverter Enabled. Reverse the input signal from GPIO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">RCRLDENn   </td><td class="markdownTableBodyLeft">Rising Capture Reload Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising capture reload counter Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]   </td><td class="markdownTableBodyCenter">FCRLDENn   </td><td class="markdownTableBodyLeft">Falling Capture Reload Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling capture reload counter Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling capture reload counter Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05871">5871</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gada79982ad7c3aeffd775a871522dcf6b" name="gada79982ad7c3aeffd775a871522dcf6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada79982ad7c3aeffd775a871522dcf6b">&#9670;&nbsp;</a></span>CAPIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md182"></a>
Offset: 0x250  PWM Capture Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CAPRIENn   </td><td class="markdownTableBodyLeft">PWM Capture Rising Latch Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture rising edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CINTENR corresponding channel CAPRIEN must be disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CAPFIENn   </td><td class="markdownTableBodyLeft">PWM Capture Falling Latch Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Capture falling edge latch interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling edge latch interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CINTENR corresponding channel CAPFIEN must be disabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05890">5890</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga64670f0f479029c3b9fc68c27b78b49b" name="ga64670f0f479029c3b9fc68c27b78b49b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64670f0f479029c3b9fc68c27b78b49b">&#9670;&nbsp;</a></span>CAPIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPIF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md183"></a>
Offset: 0x254  PWM Capture Interrupt Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CRLIFn   </td><td class="markdownTableBodyLeft">PWM Capture Rising Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear. Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture rising latch condition happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture rising latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CIFR corresponding channel CRLIF will cleared by hardware after PDMA transfer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CFLIFn   </td><td class="markdownTableBodyLeft">PWM Capture Falling Latch Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is writing 1 to clear. Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No capture falling latch condition happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture falling latch condition happened, this flag will be set to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When Capture with PDMA operating, CIFR corresponding channel CFLIF will cleared by hardware after PDMA transfer data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05891">5891</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaace893922d71126f754f2d24966ade1" name="gaaace893922d71126f754f2d24966ade1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaace893922d71126f754f2d24966ade1">&#9670;&nbsp;</a></span>CAPINEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPINEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md163"></a>
Offset: 0x200  PWM Capture Input Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CAPINENn   </td><td class="markdownTableBodyLeft">Capture Input Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Channel capture input path Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM channel capture function is always regarded as 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM Channel capture input path Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The input of PWM channel capture function comes from correlative multifunction pin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05870">5870</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6473ad99a80b36a98b3076d5396e6be3" name="ga6473ad99a80b36a98b3076d5396e6be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6473ad99a80b36a98b3076d5396e6be3">&#9670;&nbsp;</a></span>CAPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CAPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md165"></a>
Offset: 0x208  PWM Capture Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CRLIFOVn   </td><td class="markdownTableBodyLeft">Capture Rising Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if rising latch happened when the corresponding CRLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CRLIF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">CFLIFOVn   </td><td class="markdownTableBodyLeft">Capture Falling Latch Interrupt Flag Overrun Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates if falling latch happened when the corresponding CFLIF is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared automatically when user clear corresponding CFLIF.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05872">5872</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad7122e91679880ad8aa45e5781cbcda8" name="gad7122e91679880ad8aa45e5781cbcda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7122e91679880ad8aa45e5781cbcda8">&#9670;&nbsp;</a></span>CDLOWB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDLOWB</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md32"></a>
Offset: 0x7C  Clock Frequency Detector Low Boundary Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:0]   </td><td class="markdownTableBodyCenter">LOWERBD   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Detector Low Boundary    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bits define the low value of frequency monitor window.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When HXT frequency monitor value lower than this register, the HXT frequency detect fail interrupt flag will set to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01433">1433</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9e792316aff2fca8e52e69bddb1447f5" name="ga9e792316aff2fca8e52e69bddb1447f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e792316aff2fca8e52e69bddb1447f5">&#9670;&nbsp;</a></span>CDUPB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CDUPB</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md31"></a>
Offset: 0x78  Clock Frequency Detector Upper Boundary Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:0]   </td><td class="markdownTableBodyCenter">UPERBD   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Detector Upper Boundary    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bits define the high value of frequency monitor window.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When HXT frequency monitor value higher than this register, the HXT frequency detect fail interrupt flag will set to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01432">1432</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0da156bc88270d83c9a4f0f4023cfe7d" name="ga0da156bc88270d83c9a4f0f4023cfe7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0da156bc88270d83c9a4f0f4023cfe7d">&#9670;&nbsp;</a></span>CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_EP_T::CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md292"></a>
Offset: 0x508/0x518/0x528/0x538/0x548/0x558/0x568/0x578  Endpoint 0~7 Configuration Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">EPNUM   </td><td class="markdownTableBodyLeft">Endpoint Number    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to define the endpoint number of the current endpoint.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ISOCH   </td><td class="markdownTableBodyLeft">Isochronous Endpoint    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to set the endpoint as Isochronous endpoint, no handshake.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Isochronous endpoint.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Isochronous endpoint.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:5]   </td><td class="markdownTableBodyCenter">STATE   </td><td class="markdownTableBodyLeft">Endpoint STATE    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Endpoint is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Out endpoint.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = IN endpoint.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Undefined.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">DSQSYNC   </td><td class="markdownTableBodyLeft">Data Sequence Synchronization    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = DATA0 PID.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = DATA1 PID.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is used to specify the DATA0 or DATA1 PID in the following IN token transaction.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Hardware will toggle automatically in IN token base on the bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">CSTALL   </td><td class="markdownTableBodyLeft">Clear STALL Response    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable the device to clear the STALL handshake in setup stage.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the device to response STALL handshake in setup stage.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12273">12273</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6f475cf6857a3c45e922dae45d392f22" name="ga6f475cf6857a3c45e922dae45d392f22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f475cf6857a3c45e922dae45d392f22">&#9670;&nbsp;</a></span>CFGP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_EP_T::CFGP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md293"></a>
Offset: 0x50C/0x51C/0x52C/0x53C/0x54C/0x55C/0x56C/0x57C  Endpoint 0~7 Set Stall and Clear In/Out Ready Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CLRRDY   </td><td class="markdownTableBodyLeft">Clear Ready    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the USB_MXPLD register is set by user, it means that the endpoint is ready to transmit or receive data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the user wants to turn off this transaction before the transaction start, users can set this bit to 1 to turn it off and it will be cleared to 0 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For IN token, write 1 to clear the IN token had ready to transmit the data to USB.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For OUT token, write 1 to clear the OUT token had ready to receive the data from USB.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is write 1 only and is always 0 when it is read back.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SSTALL   </td><td class="markdownTableBodyLeft">Set STALL    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable the device to response STALL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set the device to respond STALL automatically.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12274">12274</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae050800b100683f4a4c5b2a815d167df" name="gae050800b100683f4a4c5b2a815d167df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae050800b100683f4a4c5b2a815d167df">&#9670;&nbsp;</a></span>CHCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::CHCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md96"></a>
Offset: 0x400  PDMA Channel Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CHENn   </td><td class="markdownTableBodyLeft">PDMA Channel Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 to enable PDMAn operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If each channel is not set as enabled, each channel cannot be active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel [n] Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel [n] Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If software stops each PDMA transfer by setting PDMA_STOP register, this bit will be cleared automatically after finishing current transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Software reset (writing 0xFFFF_FFFF to PDMA_STOP register) will also clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04325">4325</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7262212788bcc954221be55fcf8d1d01" name="ga7262212788bcc954221be55fcf8d1d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7262212788bcc954221be55fcf8d1d01">&#9670;&nbsp;</a></span>CHECKSUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::CHECKSUM</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md36"></a>
Offset: 0x0C  CRC Checksum Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">CHECKSUM   </td><td class="markdownTableBodyLeft">CRC Checksum Results    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the CRC checksum result.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01811">1811</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaaf941e224cf881d201562a40749c260" name="gaaaf941e224cf881d201562a40749c260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaaf941e224cf881d201562a40749c260">&#9670;&nbsp;</a></span>CLKDCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md29"></a>
Offset: 0x70  Clock Fail Detector Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">HXTFDEN   </td><td class="markdownTableBodyLeft">HXT Clock Fail Detector Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HXT clock Fail detector Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HXT clock Fail detector Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">HXTFIEN   </td><td class="markdownTableBodyLeft">HXT Clock Fail Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HXT clock Fail interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HXT clock Fail interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">LXTFDEN   </td><td class="markdownTableBodyLeft">LXT Clock Fail Detector Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LXT clock Fail detector Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LXT clock Fail detector Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">LXTFIEN   </td><td class="markdownTableBodyLeft">LXT Clock Fail Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LXT clock Fail interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LXT clock Fail interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">HXTFQDEN   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Monitor Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HXT clock frequency monitor Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HXT clock frequency monitor Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">HXTFQIEN   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Monitor Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HXT clock frequency monitor fail interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HXT clock frequency monitor fail interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01430">1430</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5b21e70ca084e096fc7662986714c9fd" name="ga5b21e70ca084e096fc7662986714c9fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b21e70ca084e096fc7662986714c9fd">&#9670;&nbsp;</a></span>CLKDIV <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md72"></a>
Offset: 0x10  I2C Clock Divided Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DIVIDER   </td><td class="markdownTableBodyLeft">I2C Clock Divided    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicates the I2C clock rate: Data Baud Rate of I2C = (system clock) / (4x (I2C_CLKDIV+1)).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The minimum value of I2C_CLKDIV is 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03705">3705</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaac3de044e4b17cbd5af0001f256fe3f9" name="gaac3de044e4b17cbd5af0001f256fe3f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3de044e4b17cbd5af0001f256fe3f9">&#9670;&nbsp;</a></span>CLKDIV <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::CLKDIV</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md228"></a>
Offset: 0x04  Clock Divider Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DIVIDER   </td><td class="markdownTableBodyLeft">Clock Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The value in this field is the frequency divider for generating the peripheral clock, fspi_eclk, and the SPI bus clock of SPI master.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The frequency is obtained according to the following equation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">fspi_eclk = fspi_clock_src / (DIVIDER + 1)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">where fspi_clock_src is the peripheral clock source, which is defined in the clock control register CLK_CLKSEL2.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09306">9306</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga555bc6f1735813a86a2f33a16cfd3671" name="ga555bc6f1735813a86a2f33a16cfd3671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga555bc6f1735813a86a2f33a16cfd3671">&#9670;&nbsp;</a></span>CLKDIV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md24"></a>
Offset: 0x20  Clock Divider Number Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">HCLKDIV   </td><td class="markdownTableBodyLeft">HCLK Clock Divide Number From HCLK Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">HCLK clock frequency = (HCLK clock source frequency) / (HCLKDIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">USBDIV   </td><td class="markdownTableBodyLeft">USB Clock Divide Number From PLL Clock    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">USB clock frequency = (PLL frequency) / (USBDIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">UARTDIV   </td><td class="markdownTableBodyLeft">UART Clock Divide Number From UART Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">UART clock frequency = (UART clock source frequency) / (UARTDIV + 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:16]   </td><td class="markdownTableBodyCenter">EADCDIV   </td><td class="markdownTableBodyLeft">EADC Clock Divide Number From EADC Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EADC clock frequency = (EADC clock source frequency) / (EADCDIV + 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01421">1421</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2d6374d45ced73454be2859fed994e22" name="ga2d6374d45ced73454be2859fed994e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d6374d45ced73454be2859fed994e22">&#9670;&nbsp;</a></span>CLKDIV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDIV1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md25"></a>
Offset: 0x24  Clock Divider Number Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">SC0DIV   </td><td class="markdownTableBodyLeft">SC0 Clock Divide Number From SC0 Clock Source    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC0 clock frequency = (SC0 clock source frequency ) / (SC0DIV + 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01422">1422</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab26636be88874f58e2f098d4e7f705ab" name="gab26636be88874f58e2f098d4e7f705ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab26636be88874f58e2f098d4e7f705ab">&#9670;&nbsp;</a></span>CLKDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md30"></a>
Offset: 0x74  Clock Fail Detector Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTFIF   </td><td class="markdownTableBodyLeft">HXT Clock Fail Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HXT clock normal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HXT clock stop    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear the bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTFIF   </td><td class="markdownTableBodyLeft">LXT Clock Fail Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LXT clock normal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LXT stop    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear the bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">HXTFQIF   </td><td class="markdownTableBodyLeft">HXT Clock Frequency Monitor Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HXT clock normal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HXT clock frequency abnormal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear the bit to 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01431">1431</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0b98d82e1fdaea74089b5116e076d97d" name="ga0b98d82e1fdaea74089b5116e076d97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b98d82e1fdaea74089b5116e076d97d">&#9670;&nbsp;</a></span>CLKFMT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::CLKFMT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md195"></a>
Offset: 0x14  Time Scale Selection Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">24HEN   </td><td class="markdownTableBodyLeft">24-Hour / 12-Hour Time Scale Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicates that RTC_TIME and RTC_TALM are in 24-hour time scale or 12-hour time scale    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 12-hour time scale with AM and PM indication selected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 24-hour time scale selected.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07642">7642</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga27653b0bd33df5ceedb72452e673e884" name="ga27653b0bd33df5ceedb72452e673e884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27653b0bd33df5ceedb72452e673e884">&#9670;&nbsp;</a></span>CLKOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md28"></a>
Offset: 0x60  Clock Output Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">FREQSEL   </td><td class="markdownTableBodyLeft">Clock Output Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The formula of output frequency is    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Fout = Fin/2(N+1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Fin is the input clock frequency.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Fout is the frequency of divider output clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">N is the 4-bit value of FREQSEL[3:0].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CLKOEN   </td><td class="markdownTableBodyLeft">Clock Output Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =Clock Output function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock Output function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">DIV1EN   </td><td class="markdownTableBodyLeft">Clock Output Divide One Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock Output will output clock with source frequency divided by FREQSEL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock Output will output clock with source frequency.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CLK1HZEN   </td><td class="markdownTableBodyLeft">Clock Output 1Hz Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 1 Hz clock output for 32.768kHz frequency compensation Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 1 Hz clock output for 332.768kHz frequency compensation Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01428">1428</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga45a66830d3ba82cabd388a5296234b75" name="ga45a66830d3ba82cabd388a5296234b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a66830d3ba82cabd388a5296234b75">&#9670;&nbsp;</a></span>CLKPSC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md123"></a>
Offset: 0x14  PWM Clock Pre-scale Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CLKPSC   </td><td class="markdownTableBodyLeft">PWM Counter Clock Pre-Scale    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is decided by clock prescaler.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter clock prescaler.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is divided by (CLKPSC+ 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05820">5820</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga924291c7424853566d0143c4f3720bf9" name="ga924291c7424853566d0143c4f3720bf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga924291c7424853566d0143c4f3720bf9">&#9670;&nbsp;</a></span>CLKPSC2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md124"></a>
Offset: 0x18  PWM Clock Pre-scale Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CLKPSC   </td><td class="markdownTableBodyLeft">PWM Counter Clock Pre-Scale    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is decided by clock prescaler.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter clock prescaler.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is divided by (CLKPSC+ 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05821">5821</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9b2e663c3c0aa2ab901db7c7889a29c6" name="ga9b2e663c3c0aa2ab901db7c7889a29c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2e663c3c0aa2ab901db7c7889a29c6">&#9670;&nbsp;</a></span>CLKPSC4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKPSC4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md125"></a>
Offset: 0x1C  PWM Clock Pre-scale Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CLKPSC   </td><td class="markdownTableBodyLeft">PWM Counter Clock Pre-Scale    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is decided by clock prescaler.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each PWM pair share one PWM counter clock prescaler.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock of PWM counter is divided by (CLKPSC+ 1).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05822">5822</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga56cc9cc573d39acc7229c0a304e2fbde" name="ga56cc9cc573d39acc7229c0a304e2fbde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56cc9cc573d39acc7229c0a304e2fbde">&#9670;&nbsp;</a></span>CLKSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md20"></a>
Offset: 0x10  Clock Source Select Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">HCLKSEL   </td><td class="markdownTableBodyLeft">HCLK Clock Source Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Before clock switching, the related clock sources (both pre-select and new-select) must be turned on.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is reloaded from the value of CFOSC (CONFIG0[26:24]) in user configuration register of Flash controller by any reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Therefore the default value is either 000b or 111b.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PLL clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from internal 10 kHz low-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111= Clock source from internal 22.1184 MHz high-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Other = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:3]   </td><td class="markdownTableBodyCenter">STCLKSEL   </td><td class="markdownTableBodyLeft">Cortex-M4 SysTick Clock Source Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SYST_CTRL[2]=0, SysTick uses listed clock source below.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from external 4~24 MHz high-speed crystal clock/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from HCLK/2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Clock source from internal 22.1184 MHz high-speed oscillator clock/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: if SysTick clock source is not from HCLK (i.e.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYST_CTRL[2] = 0), SysTick clock source must less than or equal to HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PCLK0SEL   </td><td class="markdownTableBodyLeft">PCLK0 Clock Source Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = APB0 BUS clock source from HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = APB0 BUS clock source from HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">PCLK1SEL   </td><td class="markdownTableBodyLeft">PCLK1 Clock Source Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = APB1 BUS clock source from HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = APB1 BUS clock source from HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">USBCKSEL   </td><td class="markdownTableBodyLeft">USB Clock Source Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USBH and USBD clock source from PLL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USBH and USBD clock source from HIRC48M.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01417">1417</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3a7a11873705bdb81268ad8ac2d6087f" name="ga3a7a11873705bdb81268ad8ac2d6087f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a7a11873705bdb81268ad8ac2d6087f">&#9670;&nbsp;</a></span>CLKSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md21"></a>
Offset: 0x14  Clock Source Select Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">WDTSEL   </td><td class="markdownTableBodyLeft">Watchdog Timer Clock Source Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from HCLK/2048 clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from internal 10 kHz low-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">TMR0SEL   </td><td class="markdownTableBodyLeft">TIMER0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PCLK0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock T0 pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from internal 10 kHz low-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TMR1SEL   </td><td class="markdownTableBodyLeft">TIMER1 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PCLK0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock T1 pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from internal 10 kHz low-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">TMR2SEL   </td><td class="markdownTableBodyLeft">TIMER2 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PCLK1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock T2 pin    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from internal 10 kHz low-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">TMR3SEL   </td><td class="markdownTableBodyLeft">TIMER3 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Clock source from PCLK1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Clock source from external clock T3 pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Clock source from internal 10 kHz low-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Clock source from internal 22.1184 MHz high-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">UARTSEL   </td><td class="markdownTableBodyLeft">UART Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 4~24 MHz high-speed crystal clock (HXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from PLL clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from 32.768 kHz external low speed crystal oscillator (LXT).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from internal 22.1184 MHz high-speed oscillator clock (HIRC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">CLKOSEL   </td><td class="markdownTableBodyLeft">Clock Divider Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from external 32.768 kHz low-speed crystal clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from HCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from internal 22.1184 MHz high-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:30]   </td><td class="markdownTableBodyCenter">WWDTSEL   </td><td class="markdownTableBodyLeft">Window Watchdog Timer Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from HCLK/2048 clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from internal 10 kHz low-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01418">1418</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac38ba89e15ce9e37866aff665694b613" name="gac38ba89e15ce9e37866aff665694b613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac38ba89e15ce9e37866aff665694b613">&#9670;&nbsp;</a></span>CLKSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md22"></a>
Offset: 0x18  Clock Source Select Control Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PWM0SEL   </td><td class="markdownTableBodyLeft">PWM0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The peripheral clock source of PWM0 is defined by PWM0SEL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock source from PLL clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock source from PCLK0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PWM1SEL   </td><td class="markdownTableBodyLeft">PWM1 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The peripheral clock source of PWM1 is defined by PWM1SEL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock source from PLL clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock source from PCLK1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">SPI0SEL   </td><td class="markdownTableBodyLeft">SPI0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 4~24 MHz high speed crystal oscillator clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from PLL clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from PCLK0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from internal 22.1184 MHz high speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">SPI1SEL   </td><td class="markdownTableBodyLeft">SPI1 Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 4~24 MHz high speed crystal oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from PLL clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from PCLK1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from internal 22.1184 MHz high speed oscillator clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01419">1419</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf279d15c32f97345c4b45fa98689c281" name="gaf279d15c32f97345c4b45fa98689c281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf279d15c32f97345c4b45fa98689c281">&#9670;&nbsp;</a></span>CLKSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::CLKSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md23"></a>
Offset: 0x1C  Clock Source Select Control Register 3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">SC0SEL   </td><td class="markdownTableBodyLeft">SC0 Clock Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Clock source from external 4~24 MHz high-speed crystal clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Clock source from PLL clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Clock source from PCLK0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Clock source from internal 22.1184 MHz high-speed oscillator clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RTCSEL   </td><td class="markdownTableBodyLeft">RTC Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock source from external 32.768 kHz low-speed oscillator.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock source from internal 10 kHz low speed RC oscillator.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01420">1420</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga26d6c901c2d03aebd097f6ddd5027abf" name="ga26d6c901c2d03aebd097f6ddd5027abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26d6c901c2d03aebd097f6ddd5027abf">&#9670;&nbsp;</a></span>CLKSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CLKSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md122"></a>
Offset: 0x10  PWM Clock Source Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">ECLKSRC0   </td><td class="markdownTableBodyLeft">PWM_CH01 External Clock Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">ECLKSRC2   </td><td class="markdownTableBodyLeft">PWM_CH23 External Clock Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">ECLKSRC4   </td><td class="markdownTableBodyLeft">PWM_CH45 External Clock Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = PWMx_CLK, x denotes 0 or 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = TIMER0 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = TIMER1 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = TIMER2 overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = TIMER3 overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05819">5819</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga04abe4c4ccedce320ebd5547e7d43445" name="ga04abe4c4ccedce320ebd5547e7d43445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04abe4c4ccedce320ebd5547e7d43445">&#9670;&nbsp;</a></span>CLKTOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CLKTOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md89"></a>
Offset: 0x5C  I2C Bus Management Clock Low Timer Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">CLKTO   </td><td class="markdownTableBodyLeft">Bus Clock Low Timer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The field is used to configure the cumulative clock extension time-out.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the user wants to revise the value of CLKLTOUT, the TORSTEN bit shall be set to 1 and d clear to 0 first in the BUSEN is set.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03723">3723</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9e7f37fb06ce41e5d3ee26dc346dc825" name="ga9e7f37fb06ce41e5d3ee26dc346dc825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e7f37fb06ce41e5d3ee26dc346dc825">&#9670;&nbsp;</a></span>CMP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md10"></a>
Offset: 0xEC  A/D Result Compare Register n, n=0~3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADCMPEN   </td><td class="markdownTableBodyLeft">A/D Result Compare Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 to enable compare CMPDAT (EADC_CMPn[27:16], n=0~3) with specified sample module conversion result when converted data is loaded into EADC_DAT register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADCMPIE   </td><td class="markdownTableBodyLeft">A/D Result Compare Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare function interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare function interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the compare function is enabled and the compare condition matches the setting of CMPCOND (EADC_CMPn[2], n=0~3) and CMPMCNT (EADC_CMPn[11:8], n=0~3), ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be asserted, in the meanwhile, if ADCMPIE is set to 1, a compare interrupt request is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CMPCOND   </td><td class="markdownTableBodyLeft">Compare Condition    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0= Set the compare condition as that when a 12-bit A/D conversion result is less than the 12-bit CMPDAT (EADC_CMPn    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">[27:16]), the internal match counter will increase one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Set the compare condition as that when a 12-bit A/D conversion result is greater or equal to the 12-bit CMPDAT (EADC_CMPn [27:16]), the internal match counter will increase one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the internal counter reaches the value to (CMPMCNT (EADC_CMPn[11:8], n=0~3) +1), the CMPF bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:3]   </td><td class="markdownTableBodyCenter">CMPSPL   </td><td class="markdownTableBodyLeft">Compare Sample Module Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00000 = Sample Module 0 conversion result EADC_DAT0 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00001 = Sample Module 1 conversion result EADC_DAT1 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00010 = Sample Module 2 conversion result EADC_DAT2 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00011 = Sample Module 3 conversion result EADC_DAT3 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00100 = Sample Module 4 conversion result EADC_DAT4 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00101 = Sample Module 5 conversion result EADC_DAT5 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00110 = Sample Module 6 conversion result EADC_DAT6 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00111 = Sample Module 7 conversion result EADC_DAT7 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01000 = Sample Module 8 conversion result EADC_DAT8 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01001 = Sample Module 9 conversion result EADC_DAT9 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01010 = Sample Module 10 conversion result EADC_DAT10 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01011 = Sample Module 11 conversion result EADC_DAT11 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01100 = Sample Module 12 conversion result EADC_DAT12 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01101 = Sample Module 13 conversion result EADC_DAT13 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01110 = Sample Module 14 conversion result EADC_DAT14 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01111 = Sample Module 15 conversion result EADC_DAT15 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10000 = Sample Module 16 conversion result EADC_DAT16 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10001 = Sample Module 17 conversion result EADC_DAT17 is selected to be compared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10010 = Sample Module 18 conversion result EADC_DAT18 is selected to be compared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">CMPMCNT   </td><td class="markdownTableBodyLeft">Compare Match Count    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specified A/D sample module analog conversion result matches the compare condition defined by CMPCOND (EADC_CMPn[2], n=0~3), the internal match counter will increase 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the compare result does not meet the compare condition, the internal compare match counter will reset to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the internal counter reaches the value to (CMPMCNT +1), the ADCMPFn (EADC_STATUS2[7:4], n=0~3) will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">CMPWEN   </td><td class="markdownTableBodyLeft">Compare Window Mode Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADCMPF0 (EADC_STATUS2[4]) will be set when EADC_CMP0 compared condition matched.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADCMPF2 (EADC_STATUS2[6]) will be set when EADC_CMP2 compared condition matched.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADCMPF0 (EADC_STATUS2[4]) will be set when both EADC_CMP0 and EADC_CMP1 compared condition matched.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADCMPF2 (EADC_STATUS2[6]) will be set when both EADC_CMP2 and EADC_CMP3 compared condition matched.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is only present in EADC_CMP0 and EADC_CMP2 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:16]   </td><td class="markdownTableBodyCenter">CMPDAT   </td><td class="markdownTableBodyLeft">Comparison Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits data is used to compare with conversion result of specified sample module.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage transition without imposing a load on software.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00731">731</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7da7c1248264148917d20a6c088a798b" name="ga7da7c1248264148917d20a6c088a798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7da7c1248264148917d20a6c088a798b">&#9670;&nbsp;</a></span>CMP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md271"></a>
Offset: 0x04  Timer Compare Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CMPDAT   </td><td class="markdownTableBodyLeft">Timer Compared Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT is a 24-bit compared value register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the internal 24-bit up counter value is equal to CMPDAT value, the TIF (TIMERx_INTSTS[0] Timer Interrupt Flag) will set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Time-out period = (Period of timer clock input) * (8-bit PSC + 1) * (24-bit CMPDAT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Never write 0x0 or 0x1 in CMPDAT field, or the core will run into unknown state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When timer is operating at continuous counting mode, the 24-bit up counter will keep counting continuously even if user writes a new value into CMPDAT field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">But if timer is operating at other modes, the 24-bit up counter will restart counting from 0 and using newest CMPDAT value to be the timer compared value while user writes a new value into CMPDAT field.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11253">11253</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga128a17ee4d9d6c72aed1d4d7f3c3be05" name="ga128a17ee4d9d6c72aed1d4d7f3c3be05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga128a17ee4d9d6c72aed1d4d7f3c3be05">&#9670;&nbsp;</a></span>CMPBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md185"></a>
Offset: 0x31C~0x330  PWM CMPDAT0~5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMPBUF   </td><td class="markdownTableBodyLeft">PWM Comparator Register Buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as CMP active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05894">5894</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga864f66b5bd55e4c77eb26681f468939b" name="ga864f66b5bd55e4c77eb26681f468939b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga864f66b5bd55e4c77eb26681f468939b">&#9670;&nbsp;</a></span>CMPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CMPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md130"></a>
Offset: 0x50~0x64  PWM Comparator Register 0~5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CMP   </td><td class="markdownTableBodyLeft">PWM Comparator Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMP use to compare with CNTR to generate PWM waveform, interrupt and trigger EADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In independent mode, CMPDAT0~5 denote as 6 independent PWM_CH0~5 compared point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In complementary mode, CMPDAT0, 2, 4 denote as first compared point, and CMPDAT1, 3, 5 denote as second compared point for the corresponding 3 complementary pairs PWM_CH0 and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05829">5829</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga00dc00899d9865b98a341e81f2076a79" name="ga00dc00899d9865b98a341e81f2076a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00dc00899d9865b98a341e81f2076a79">&#9670;&nbsp;</a></span>CNT <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md137"></a>
Offset: 0x90~0xA4  PWM Counter Register 0~5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">PWM Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can monitor CNTR to know the current value in 16-bit period counter.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DIRF   </td><td class="markdownTableBodyLeft">PWM Direction Indicator Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Counter is Down count.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Counter is UP count.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05839">5839</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga02ba8611ea15b2d559ef0efb5837297f" name="ga02ba8611ea15b2d559ef0efb5837297f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ba8611ea15b2d559ef0efb5837297f">&#9670;&nbsp;</a></span>CNT <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md273"></a>
Offset: 0x0C  Timer Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer Data Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field can be reflected the internal 24-bit timer counter value or external event input counter value from Tx_CNT (x=0~3) pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If EXTCNTEN (TIMERx_CTL[24] ) is 0, user can read CNT value for getting current 24- bit counter value .    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If EXTCNTEN (TIMERx_CTL[24] ) is 1, user can read CNT value for getting current 24- bit event input counter value.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11255">11255</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga81f4cf53ee26f1dd8d461f16a248690f" name="ga81f4cf53ee26f1dd8d461f16a248690f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81f4cf53ee26f1dd8d461f16a248690f">&#9670;&nbsp;</a></span>CNT <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md331"></a>
Offset: 0x0C  WWDT Counter Value Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CNTDAT   </td><td class="markdownTableBodyLeft">WWDT Counter Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CNTDAT will be updated continuously to monitor 6-bit WWDT down counter value.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13704">13704</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4007af1d755886a77159920ae02faae1" name="ga4007af1d755886a77159920ae02faae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4007af1d755886a77159920ae02faae1">&#9670;&nbsp;</a></span>CNTCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTCLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md127"></a>
Offset: 0x24  PWM Clear Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CNTCLRn   </td><td class="markdownTableBodyLeft">Clear PWM Counter Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is automatically cleared by hardware. Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear 16-bit PWM counter to 0000H.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05824">5824</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0ff9223b5a31e3a1d467e63bfd815a41" name="ga0ff9223b5a31e3a1d467e63bfd815a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0ff9223b5a31e3a1d467e63bfd815a41">&#9670;&nbsp;</a></span>CNTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CNTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md126"></a>
Offset: 0x20  PWM Counter Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CNTENn   </td><td class="markdownTableBodyLeft">PWM Counter Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM Counter and clock prescaler Stop Running.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM Counter and clock prescaler Start Running.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05823">5823</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0f76b976320e1043f00cf1ba06974843" name="ga0f76b976320e1043f00cf1ba06974843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f76b976320e1043f00cf1ba06974843">&#9670;&nbsp;</a></span>CTL <span class="overload">[1/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md2"></a>
Offset: 0x50  A/D Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADCEN   </td><td class="markdownTableBodyLeft">A/D Converter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Before starting A/D conversion function, this bit should be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Clear it to 0 to disable A/D converter analog circuit power consumption.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADCRST   </td><td class="markdownTableBodyLeft">ADC A/D Converter Control Circuits Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Cause ADC control circuits reset to initial state, but not change the ADC registers value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: ADCRST bit remains 1 during ADC reset, when ADC reset end, the ADCRST bit is automatically cleared to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ADCIEN0   </td><td class="markdownTableBodyLeft">Specific Sample Module A/D ADINT0 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The A/D converter generates a conversion end ADIF0 (EADC_STATUS2[0]) upon the end of specific sample module A/D conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN0 bit is set then conversion end interrupt request ADINT0 is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module A/D ADINT0 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module A/D ADINT0 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ADCIEN1   </td><td class="markdownTableBodyLeft">Specific Sample Module A/D ADINT1 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The A/D converter generates a conversion end ADIF1 (EADC_STATUS2[1]) upon the end of specific sample module A/D conversion.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN1 bit is set then conversion end interrupt request ADINT1 is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module A/D ADINT1 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module A/D ADINT1 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ADCIEN2   </td><td class="markdownTableBodyLeft">Specific Sample Module A/D ADINT2 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The A/D converter generates a conversion end ADIF2 (EADC_STATUS2[2]) upon the end of specific sample module A/D conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN2 bit is set then conversion end interrupt request ADINT2 is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module A/D ADINT2 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module A/D ADINT2 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ADCIEN3   </td><td class="markdownTableBodyLeft">Specific Sample Module A/D ADINT3 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The A/D converter generates a conversion end ADIF3 (EADC_STATUS2[3]) upon the end of specific sample module A/D conversion.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN3 bit is set then conversion end interrupt request ADINT3 is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module A/D ADINT3 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module A/D ADINT3 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">DIFFEN   </td><td class="markdownTableBodyLeft">Differential Analog Input Mode Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Single-end analog input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Differential analog input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">DMOF   </td><td class="markdownTableBodyLeft">ADC Differential Input Mode Output Format    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = A/D conversion result will be filled in RESULT (EADC_DATn[15:0] , n= 0 ~18) with unsigned format.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = A/D conversion result will be filled in RESULT (EADC_DATn[15:0] , n= 0 ~18) with 2'complement format.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PDMAEN   </td><td class="markdownTableBodyLeft">PDMA Transfer Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When A/D conversion is completed, the converted data is loaded into EADC_DATn (n: 0 ~ 18) register, user can enable this bit to generate a PDMA data transfer request.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA data transfer Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA data transfer Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When set this bit field to 1, user must set ADCIENn (EADC_CTL[5:2], n=0~3) = 0 to disable interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">SMPTSEL   </td><td class="markdownTableBodyLeft">ADC Internal Sampling Time Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC internal sampling cycle = SMPTSEL + 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = 1 ADC clock sampling time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 2 ADC clock sampling time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 3 ADC clock sampling time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 4 ADC clock sampling time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 5 ADC clock sampling time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 6 ADC clock sampling time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 7 ADC clock sampling time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 8 ADC clock sampling time.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00723">723</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacddc853887737be7ee1906a2f389c3df" name="gacddc853887737be7ee1906a2f389c3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacddc853887737be7ee1906a2f389c3df">&#9670;&nbsp;</a></span>CTL <span class="overload">[2/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md33"></a>
Offset: 0x00  CRC Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CRCEN   </td><td class="markdownTableBodyLeft">CRC Channel Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRC operation Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CRCRST   </td><td class="markdownTableBodyLeft">CRC Engine Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the internal CRC state machine and internal buffer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The others contents of CRC_CTL register will not be cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Setting this bit will reload the initial seed value (CRC_SEED register).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DATREV   </td><td class="markdownTableBodyLeft">Write Data Bit Order Reverse    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the bit order reverse function for write data value in CRC_DAT register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bit order reversed for CRC write data in Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bit order reversed for CRC write data in Enabled (per byte).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the write data is 0xAABBCCDD, the bit order reverse for CRC write data in is 0x55DD33BB.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">CHKSREV   </td><td class="markdownTableBodyLeft">Checksum Bit Order Reverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the bit order reverse function for write data value in CRC_CHECKSUM register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Bit order reverse for CRC checksum Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bit order reverse for CRC checksum Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the checksum result is 0xDD7B0F2E, the bit order reverse for CRC checksum is 0x74F0DEBB.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">DATFMT   </td><td class="markdownTableBodyLeft">Write Data 1's Complement    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the 1's complement function for write data value in CRC_DAT register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 1's complement for CRC writes data in Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 1's complement for CRC writes data in Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">CHKSFMT   </td><td class="markdownTableBodyLeft">Checksum 1's Complement    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable the 1's complement function for checksum result in CRC_CHECKSUM register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 1's complement for CRC checksum Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 1's complement for CRC checksum Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">DATLEN   </td><td class="markdownTableBodyLeft">CPU Write Data Length    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the write data length.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Data length is 8-bit mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Data length is 16-bit mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1x = Data length is 32-bit mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the write data length is 8-bit mode, the valid data in CRC_DAT register is only DATA[7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register is only DATA[15:0]    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:30]   </td><td class="markdownTableBodyCenter">CRCMODE   </td><td class="markdownTableBodyLeft">CRC Polynomial Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the CRC operation polynomial mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = CRC-CCITT Polynomial mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = CRC-8 Polynomial mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = CRC-16 Polynomial mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = CRC-32 Polynomial mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01808">1808</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga637638a4c4885036f63958ef0044ca5f" name="ga637638a4c4885036f63958ef0044ca5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga637638a4c4885036f63958ef0044ca5f">&#9670;&nbsp;</a></span>CTL <span class="overload">[3/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md68"></a>
Offset: 0x00  I2C Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">AA   </td><td class="markdownTableBodyLeft">Assert Acknowledge Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When AA =1 prior to address or data is received,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1. A slave is acknowledging the address sent from master.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2. The receiver devices are acknowledging the data sent by transmitter.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When AA=0 prior to address or data received,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">SI   </td><td class="markdownTableBodyLeft">I2C Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When a new I2C state is present in the I2C_STATUS register, the SI flag is set by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If bit INTEN (I2C_CTL [7]) is set, the I2C interrupt is requested.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SI must be cleared by software.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Clear SI by writing 1 to this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For ACKMEN is set in slave read mode, the SI flag is set in 8th clock period for user to confirm the acknowledge bit and 9th clock period for user to read the data in the data buffer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">STO   </td><td class="markdownTableBodyLeft">I2C STOP Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Master mode, setting STO to transmit a STOP condition to bus then I2C controller will check the bus condition if a STOP condition is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be cleared by hardware automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">STA   </td><td class="markdownTableBodyLeft">I2C START Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting STA to logic 1 to enter Master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">I2CEN   </td><td class="markdownTableBodyLeft">I2C Controller Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set to enable I2C serial function controller.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When I2CEN=1 the I2C serial function enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The multi-function pin function must set to SDA, and SCL of I2C function first.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">INTEN   </td><td class="markdownTableBodyLeft">Enable Interrupt    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03701">3701</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadf428766a864680806bc82111dfeb37f" name="gadf428766a864680806bc82111dfeb37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadf428766a864680806bc82111dfeb37f">&#9670;&nbsp;</a></span>CTL <span class="overload">[4/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md90"></a>
Offset: 0x00/0x10/0x20/0x30/0x40/0x50/0x60/0x70/0x80/0x90/0xA0/0xB0  Descriptor Table Control Register of PDMA Channel 0~11</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">PDMA Operation Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Idle state: Channel is stopped or this table is complete, when PDMA finish channel table task, OPMODE will be cleared to idle state automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Basic mode: The descriptor table only has one task.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this task is finished, the PDMA_INTSTS[x] will be asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2 = Scatter-Gather mode: When operating in this mode, user must give the next descriptor table address in PDMA_DSCT_NEXT register; PDMA controller will ignore this task, then load the next task to execute.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">3 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Before filling transfer task in the Descriptor Table, user must check if the descriptor table is complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TXTYPE   </td><td class="markdownTableBodyLeft">Transfer Type    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Burst transfer type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Single transfer type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">BURSIZE   </td><td class="markdownTableBodyLeft">Burst Size    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for peripheral to determine the burst size or used for determine the re-arbitration size.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = 128 Transfers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = 64 Transfers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = 32 Transfers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = 16 Transfers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = 8 Transfers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = 4 Transfers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = 2 Transfers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = 1 Transfers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is only useful in burst transfer type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TBINTDIS   </td><td class="markdownTableBodyLeft">Table Interrupt Disable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field can be used to decide whether to enable table interrupt or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the TBINTDIS bit is enabled when PDMA controller finishes transfer task, it will not generates interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Table interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Table interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If this bit set to '1', the TEMPTYF will not be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">SAINC   </td><td class="markdownTableBodyLeft">Source Address Increment    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to set the source address increment size.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = No increment (fixed address).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Increment and size is depended on TXWIDTH selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">DAINC   </td><td class="markdownTableBodyLeft">Destination Address Increment    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to set the destination address increment size.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = No increment (fixed address).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Increment and size is depended on TXWIDTH selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:12]   </td><td class="markdownTableBodyCenter">TXWIDTH   </td><td class="markdownTableBodyLeft">Transfer Width Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transfer width.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = One byte (8 bit) is transferred for every operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01= One half-word (16 bit) is transferred for every operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = One word (32-bit) is transferred for every operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The PDMA transfer source address (PDMA_DSCT_SA) and PDMA transfer destination address (PDMA_DSCT_DA) should be alignment under the TXWIDTH selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:16]   </td><td class="markdownTableBodyCenter">TXCNT   </td><td class="markdownTableBodyLeft">Transfer Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The TXCNT represents the required number of PDMA transfer, the real transfer count is (TXCNT + 1); The maximum transfer count is 16384 , every transfer may be byte, half-word or word that is dependent on TXWIDTH field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When PDMA finish each transfer data, this field will be decrease immediately.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03992">3992</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5d7098b2e65c064be85bd9349eeb8465" name="ga5d7098b2e65c064be85bd9349eeb8465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d7098b2e65c064be85bd9349eeb8465">&#9670;&nbsp;</a></span>CTL <span class="overload">[5/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md212"></a>
Offset: 0x04  SC Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SCEN   </td><td class="markdownTableBodyLeft">SC Engine Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 to enable SC operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is cleared, SC will force all transition to IDLE state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXOFF   </td><td class="markdownTableBodyLeft">RX Transition Disable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The receiver Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The receiver Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If AUTOCEN (SC_CTL[3])is enabled, these fields must be ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TXOFF   </td><td class="markdownTableBodyLeft">TX Transition Disable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The transceiver Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The transceiver Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">AUTOCEN   </td><td class="markdownTableBodyLeft">Auto Convention Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-convention Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-convention Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When hardware receives TS in answer to reset state and the TS is direct convention, CONSEL(SC_CTL[5:4]) will be set to 00 automatically, otherwise if the TS is inverse convention, and CONSEL (SC_CTL[5:4]) will be set to 11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software enables auto convention function, the setting step must be done before Answer to Reset state and the first data must be 0x3B or 0x3F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After hardware received first data and stored it at buffer,    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">hardware will decided the convention and change the CONSEL (SC_CTL[5:4]) bits automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the first data is not 0x3B or 0x3F, hardware will generate an interrupt if ACERRIEN (SC_INTEN[10]) = 1 to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">CONSEL   </td><td class="markdownTableBodyLeft">Convention Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Direct convention.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Inverse convention.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If AUTOCEN(SC_CTL[3]) enabled, this fields are ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RXTRGLV   </td><td class="markdownTableBodyLeft">Rx Buffer Trigger Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the number of bytes in the receiving buffer equals the RXTRGLV, the RDAIF will be set (if SC_INTEN [RDAIEN] is enabled, an interrupt will be generated).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = INTR_RDA Trigger Level with 01 Bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = INTR_RDA Trigger Level with 02 Bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = INTR_RDA Trigger Level with 03 Bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12:8]   </td><td class="markdownTableBodyCenter">BGT   </td><td class="markdownTableBodyLeft">Block Guard Time (BGT)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Block guard time means the minimum bit length between the leading edges of two consecutive characters between different transfer directions.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the counter for the bit length of block guard time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">According to ISO7816-3, in T = 0 mode, software must fill 15 (real block guard time = 16.5) to this field; in T = 1 mode, software must fill 21 (real block guard time = 22.5) to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The real block guard time is BGT + 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14:13]   </td><td class="markdownTableBodyCenter">TMRSEL   </td><td class="markdownTableBodyLeft">Timer Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = All internal timer function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Internal 24 bit timer Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure it by setting SC_TMRCTL0 [23:0].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC_TMRCTL1 and SC_TMRCTL2 will be ignored in this mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = internal 24 bit timer and 8 bit internal timer Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure the 24 bit timer by setting SC_TMRCTL0 [23:0] and configure the 8 bit timer by setting SC_TMRCTL1[7:0].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC_TMRCTL2 will be ignored in this mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Internal 24 bit timer and two 8 bit timers Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure them by setting SC_TMRCTL0 [23:0], SC_TMRCTL1 [7:0] and SC_TMRCTL2 [7:0].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">NSB   </td><td class="markdownTableBodyLeft">Stop Bit Length    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the length of stop bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The stop bit length is 2 ETU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= The stop bit length is 1 ETU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default stop bit length is 2. SMC and UART adopts NSB to program the stop bit length    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">RXRTY   </td><td class="markdownTableBodyLeft">RX Error Retry Count Number    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the maximum number of receiver retries that are allowed when parity error has occurred    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The real retry number is RXRTY + 1, so 8 is the maximum retry number.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field cannot be changed when RXRTYEN enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The change flow is to disable RXRTYEN first and then fill in new retry value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">RXRTYEN   </td><td class="markdownTableBodyLeft">RX Error Retry Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables receiver retry function when parity error has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX error retry function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX error retry function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software must fill in the RXRTY value before enabling this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">TXRTY   </td><td class="markdownTableBodyLeft">TX Error Retry Count Number    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the maximum number of transmitter retries that are allowed when parity error has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The real retry number is TXRTY + 1, so 8 is the maximum retry number.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This field cannot be changed when TXRTYEN enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The change flow is to disable TXRTYEN first and then fill in new retry value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TXRTYEN   </td><td class="markdownTableBodyLeft">TX Error Retry Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables transmitter retry function when parity error has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX error retry function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX error retry function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">CDDBSEL   </td><td class="markdownTableBodyLeft">Card Detect De-Bounce Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the card detect de-bounce selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = De-bounce sample card insert once per 384 (128 * 3) peripheral clocks and de-bounce sample card removal once per 128 peripheral clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = De-bounce sample card insert once per 192 (64 * 3) peripheral clocks and de-bounce sample card removal once per 64 peripheral clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = De-bounce sample card insert once per 96 (32 * 3) peripheral clocks and de-bounce sample card removal once per 32 peripheral clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = De-bounce sample card insert once per 48 (16 * 3) peripheral clocks and de-bounce sample card removal once per 16 peripheral clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">CDLV   </td><td class="markdownTableBodyLeft">Card Detect Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = When hardware detects the card detect pin (SC_CD) from high to low, it indicates a card is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When hardware detects the card detect pin from low to high, it indicates a card is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software must select card detect level before Smart Card engine enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">SYNC   </td><td class="markdownTableBodyLeft">SYNC Flag Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Due to synchronization, software should check this bit before writing a new value to RXRTY and TXRTY.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Synchronizing is completion, user can write new data to RXRTY and TXRTY.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Last value is synchronizing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">ICEDEBUG   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement affects SC counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC internal counter will be held while CPU is held by ICE.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SC internal counter will keep going no matter CPU is held by ICE or not.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08493">8493</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4af14c012bab1f4978af2ced01bb3ea7" name="ga4af14c012bab1f4978af2ced01bb3ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4af14c012bab1f4978af2ced01bb3ea7">&#9670;&nbsp;</a></span>CTL <span class="overload">[6/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md227"></a>
Offset: 0x00  Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SPIEN   </td><td class="markdownTableBodyLeft">SPI Transfer Control Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Master mode, the transfer will start when there is data in the FIFO buffer after this is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, this device is ready to receive data when this bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transfer control Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transfer control Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Before changing the configurations of SPI_CTL, SPI_CLKDIV, SPI_SSCTL and SPI_FIFOCTL registers, user shall clear the SPIEN (SPI_CTL[0]) and confirm the SPIENSTS (SPI_STATUS[15]) is 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXNEG   </td><td class="markdownTableBodyLeft">Receive On Negative Edge    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Received data input signal is latched on the rising edge of SPI bus clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Received data input signal is latched on the falling edge of SPI bus clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TXNEG   </td><td class="markdownTableBodyLeft">Transmit On Negative Edge    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmitted data output signal is changed on the rising edge of SPI bus clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmitted data output signal is changed on the falling edge of SP bus clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CLKPOL   </td><td class="markdownTableBodyLeft">Clock Polarity    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI bus clock is idle low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI bus clock is idle high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">SUSPITV   </td><td class="markdownTableBodyLeft">Suspend Interval (Master Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The four bits provide configurable suspend interval between two successive transmit/receive transaction in a transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The definition of the suspend interval is the interval between the last clock edge of the preceding transaction word and the first clock edge of the following transaction word.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The default value is 0x3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The period of the suspend interval is obtained according to the following equation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(SUSPITV[3:0] + 0.5) * period of SPICLK clock cycle    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Example:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0x0 ... 0.5 SPICLK clock cycle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0x1 ... 1.5 SPICLK clock cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">...    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0xE ... 14.5 SPICLK clock cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SUSPITV = 0xF ... 15.5 SPICLK clock cycle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12:8]   </td><td class="markdownTableBodyCenter">DWIDTH   </td><td class="markdownTableBodyLeft">Data Width    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field specifies how many bits can be transmitted / received in one transaction.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The minimum bit length is 8 bits and can up to 32 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">DWIDTH = 0x08 ... 8 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">DWIDTH = 0x09 ... 9 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">...    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">DWIDTH = 0x1F ... 31 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">DWIDTH = 0x00 ... 32 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">LSB   </td><td class="markdownTableBodyLeft">Send LSB First    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The MSB, which bit of transmit/receive register depends on the setting of DWIDTH, is transmitted/received first.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The LSB, bit 0 of the SPI TX register, is sent first to the SPI data output pin, and the first bit received from the SPI data input pin will be put in the LSB position of the RX register (bit 0 of SPI_RX).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">TWOBIT   </td><td class="markdownTableBodyLeft">2-Bit Transfer Mode Enable Bit (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 2-Bit Transfer mode Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 2-Bit Transfer mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When 2-Bit Transfer mode is enabled, the first serial transmitted bit data is from the first FIFO buffer data, and the 2nd    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">serial transmitted bit data is from the second FIFO buffer data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">As the same as transmitted function, the first received bit data is stored into the first FIFO buffer and the 2nd received bit data is stored into the second FIFO buffer at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">UNITIEN   </td><td class="markdownTableBodyLeft">Unit Transfer Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI unit transfer interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI unit transfer interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">SLAVE   </td><td class="markdownTableBodyLeft">Slave Mode Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Master mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">REORDER   </td><td class="markdownTableBodyLeft">Byte Reorder Function Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Byte Reorder function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Byte Reorder function Enabled. A byte suspend interval will be inserted among each byte.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The period of the byte suspend interval depends on the setting of SUSPITV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1. Byte Reorder function is only available if DWIDTH is defined as 16, 24, and 32 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2. Byte Reorder function is not supported when the Quad or Dual I/O mode is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">QDIODIR   </td><td class="markdownTableBodyLeft">Quad Or Dual I/O Mode Direction Control (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Quad or Dual Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Quad or Dual Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">DUALIOEN   </td><td class="markdownTableBodyLeft">Dual I/O Mode Enable Bit (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dual I/O mode Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dual I/O mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">QUADIOEN   </td><td class="markdownTableBodyLeft">Quad I/O Mode Enable Bit (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Quad I/O mode Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Quad I/O mode Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09305">9305</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga864eb3cd83034391eb171fb7ff8ee414" name="ga864eb3cd83034391eb171fb7ff8ee414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga864eb3cd83034391eb171fb7ff8ee414">&#9670;&nbsp;</a></span>CTL <span class="overload">[7/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md270"></a>
Offset: 0x00  Timer Control and Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">PSC   </td><td class="markdownTableBodyLeft">Prescale Counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Timer input clock or event source is divided by (PSC+1) before it is fed to the timer up counter.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this field is 0 (PSC = 0), then there is no scaling.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">WKTKEN   </td><td class="markdownTableBodyLeft">Wake-Up Touch-Key Scan Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, timer time-out interrupt in Power-down mode can be triggered Touch-Key start scan.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer time-out interrupt signal trigger Touch-Key start scan Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer time-out interrupt signal trigger Touch-Key start scan Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is only available in TIMER0_CTL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">TRGSSEL   </td><td class="markdownTableBodyLeft">Trigger Source Select Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to select trigger source is form Timer time-out interrupt signal or capture interrupt signal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer time-out interrupt signal is used to trigger PWM, EADC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Capture interrupt signal is used to trigger PWM, EADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">TRGPWM   </td><td class="markdownTableBodyLeft">Trigger PWM Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, timer time-out interrupt or capture interrupt can be triggered PWM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer interrupt trigger PWM Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer interrupt trigger PWM Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If TRGSSEL (TIMERx_CTL[18]) = 0, time-out interrupt signal will trigger PWM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TRGSSEL (TIMERx_CTL[18]) = 1, capture interrupt signal will trigger PWM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">TRGEADC   </td><td class="markdownTableBodyLeft">Trigger EADC Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, timer time-out interrupt or capture interrupt can be triggered EADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer interrupt trigger EADC Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer interrupt trigger EADC Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If TRGSSEL (TIMERx_CTL[18]) = 0, time-out interrupt signal will trigger EADC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TRGSSEL (TIMERx_CTL[18]) = 1, capture interrupt signal will trigger EADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">TGLPINSEL   </td><td class="markdownTableBodyLeft">Toggle-Output Pin Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Toggle mode output to Tx_OUT (Timer Event Counter Pin).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Toggle mode output to Tx_EXT(Timer External Capture Pin).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">WKEN   </td><td class="markdownTableBodyLeft">Wake-Up Function Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, while timer interrupt flag TIF (TIMERx_INTSTS[0]) is 1 and INTEN (TIMERx_CTL[29]) is enabled, the timer interrupt signal will generate a wake-up trigger event to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up function Disabled if timer interrupt signal generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up function Enabled if timer interrupt signal generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">EXTCNTEN   </td><td class="markdownTableBodyLeft">Event Counter Mode Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is for external counting pin function enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Event counter mode Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Event counter mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When timer is used as an event counter, this bit should be set to 1 and select HCLK as timer clock source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">ACTSTS   </td><td class="markdownTableBodyLeft">Timer Active Status Bit (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the 24-bit up counter status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 24-bit up counter is not active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 24-bit up counter is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">RSTCNT   </td><td class="markdownTableBodyLeft">Timer Counter Reset Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will reset the 24-bit up counter value CNT (TIMERx_CNT[23:0]) and also force CNTEN (TIMERx_CTL[30]) to 0 if ACTSTS (TIMERx_CTL[25]) is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset internal 8-bit prescale counter, 24-bit up counter value and CNTEN bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28:27]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer Counting Mode Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = The Timer controller is operated in One-shot mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = The Timer controller is operated in Periodic mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = The Timer controller is operated in Toggle-output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = The Timer controller is operated in Continuous Counting mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">INTEN   </td><td class="markdownTableBodyLeft">Timer Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If this bit is enabled, when the timer interrupt flag TIF is set to 1, the timer interrupt signal is generated and inform to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">CNTEN   </td><td class="markdownTableBodyLeft">Timer Counting Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stops/Suspends counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Starts counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: In stop status, and then set CNTEN to 1 will enable the 24-bit up counter to keep counting from the last stop counting value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is auto-cleared by hardware in one-shot mode (TIMER_CTL[28:27] = 00) when the timer interrupt flag TIF (TIMERx_INTSTS[0]) is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">ICEDEBUG   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement effects TIMER counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TIMER counter will be held while CPU is held by ICE.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TIMER counter will keep going no matter CPU is held by ICE or not.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11252">11252</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadda8c6adbe3d0f31f2d8422311899d1e" name="gadda8c6adbe3d0f31f2d8422311899d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadda8c6adbe3d0f31f2d8422311899d1e">&#9670;&nbsp;</a></span>CTL <span class="overload">[8/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WDT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md326"></a>
Offset: 0x00  WDT Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RSTCNT   </td><td class="markdownTableBodyLeft">Reset WDT Up Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the internal 18-bit WDT up counter value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit will be automatically cleared by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RSTEN   </td><td class="markdownTableBodyLeft">WDT Time-Out Reset Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will enable the WDT time-out reset function If the WDT up counter value has not been cleared after the specific WDT reset delay period expires.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WDT time-out reset function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WDT time-out reset function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RSTF   </td><td class="markdownTableBodyLeft">WDT Time-Out Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the system has been reset by WDT time-out reset or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WDT time-out reset did not occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WDT time-out reset occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">IF   </td><td class="markdownTableBodyLeft">WDT Time-Out Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will set to 1 while WDT up counter value reaches the selected WDT time-out interval    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WDT time-out interrupt did not occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WDT time-out interrupt occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">WKEN   </td><td class="markdownTableBodyLeft">WDT Time-Out Wake-Up Function Control (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, while WDT time-out interrupt flag IF (WDT_CTL[3]) is generated to 1 and interrupt enable bit INTEN (WDT_CTL[6]) is enabled, the WDT time-out interrupt signal will generate a wake-up trigger event to chip.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Wake-up trigger event Disabled if WDT time-out interrupt signal generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up trigger event Enabled if WDT time-out interrupt signal generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Chip can be woken-up by WDT time-out interrupt signal generated only if WDT clock source is selected to 10 kHz oscillator.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">WKF   </td><td class="markdownTableBodyLeft">WDT Time-Out Wake-Up Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt wake-up flag status of WDT    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WDT does not cause chip wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from Idle or Power-down mode if WDT time-out interrupt signal generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">INTEN   </td><td class="markdownTableBodyLeft">WDT Time-Out Interrupt Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is enabled, the WDT time-out interrupt signal is generated and inform to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WDT time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WDT time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">WDTEN   </td><td class="markdownTableBodyLeft">WDT Enable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WDT Disabled (This action will reset the internal up counter value).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WDT Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CWDTEN[2:0] (combined by Config0[31] and Config0[4:3]) bits is not configure to 111, this bit is forced as 1 and user cannot change this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">TOUTSEL   </td><td class="markdownTableBodyLeft">WDT Time-Out Interval Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These three bits select the time-out interval period for the WDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = (2^4)*TWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = (2^6)*TWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = (2^8)*TWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = (2^10)*TWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = (2^12)*TWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = (2^14)*TWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = (2^16)*TWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = (2^18)*TWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">ICEDEBUG   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable Control (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement affects WDT counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">WDT up counter will be held while CPU is held by ICE.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">WDT up counter will keep going no matter CPU is held by ICE or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13566">13566</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac82f14b2e02f4f63afd0b12ba571bca4" name="gac82f14b2e02f4f63afd0b12ba571bca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac82f14b2e02f4f63afd0b12ba571bca4">&#9670;&nbsp;</a></span>CTL <span class="overload">[9/9]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md329"></a>
Offset: 0x04  WWDT Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WWDTEN   </td><td class="markdownTableBodyLeft">WWDT Enable Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to enable WWDT counter counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WWDT counter is stopped.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WWDT counter is starting counting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">INTEN   </td><td class="markdownTableBodyLeft">WWDT Interrupt Enable Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is enabled, the WWDT counter compare match interrupt signal is generated and inform to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WWDT counter compare match interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WWDT counter compare match interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PSCSEL   </td><td class="markdownTableBodyLeft">WWDT Counter Prescale Period Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = Pre-scale is 1; Max time-out period is 1 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Pre-scale is 2; Max time-out period is 2 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Pre-scale is 4; Max time-out period is 4 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Pre-scale is 8; Max time-out period is 8 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Pre-scale is 16; Max time-out period is 16 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Pre-scale is 32; Max time-out period is 32 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Pre-scale is 64; Max time-out period is 64 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Pre-scale is 128; Max time-out period is 128 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = Pre-scale is 192; Max time-out period is 192 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = Pre-scale is 256; Max time-out period is 256 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = Pre-scale is 384; Max time-out period is 384 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = Pre-scale is 512; Max time-out period is 512 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = Pre-scale is 768; Max time-out period is 768 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = Pre-scale is 1024; Max time-out period is 1024 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = Pre-scale is 1536; Max time-out period is 1536 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = Pre-scale is 2048; Max time-out period is 2048 * 64 * TWWDT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">CMPDAT   </td><td class="markdownTableBodyLeft">WWDT Window Compare Register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this register to adjust the valid reload window.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: User can only write WWDT_RLDCNT register to reload WWDT counter value when current WWDT counter value between 0 and CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If user writes WWDT_RLDCNT register when current WWDT counter value larger than CMPDAT, WWDT reset signal will generate immediately.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">ICEDEBUG   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement effects WWDT counting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">WWDT down counter will be held while CPU is held by ICE.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">WWDT down counter will keep going no matter CPU is held by ICE or not.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13702">13702</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2ca0193a27b1b9169bc1586e08595f3f" name="ga2ca0193a27b1b9169bc1586e08595f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ca0193a27b1b9169bc1586e08595f3f">&#9670;&nbsp;</a></span>CTL0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md37"></a>
Offset: 0x00  External Bus Interface Bank0 Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">EN   </td><td class="markdownTableBodyLeft">EBI Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the functional enable bit for EBI.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">DW16   </td><td class="markdownTableBodyLeft">EBI Data Width 16-Bit Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines if the EBI data width is 8-bit or 16-bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI data width is 8-bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI data width is 16-bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CSPOLINV   </td><td class="markdownTableBodyLeft">Chip Select Pin Polar Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the active level of EBI chip select pin (EBI_nCS).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip select pin (EBI_nCS) is active low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip select pin (EBI_nCS) is active high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">MCLKDIV   </td><td class="markdownTableBodyLeft">External Output Clock Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The frequency of EBI output clock (MCLK) is controlled by MCLKDIV as follow:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = HCLK/1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = HCLK/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = HCLK/8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = HCLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = HCLK/32.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">TALE   </td><td class="markdownTableBodyLeft">Extend Time Of ALE    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EBI_ALE high pulse period (tALE) to latch the address can be controlled by TALE.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">tALE = (TALE+1)*EBI_MCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field only available in EBI_CTL0 register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">WBUFEN   </td><td class="markdownTableBodyLeft">EBI Write Buffer Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI write buffer Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI write buffer Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only available in EBI_CTL0 register   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01996">1996</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga821a90c5e2b926e73501f62fd147c8ee" name="ga821a90c5e2b926e73501f62fd147c8ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga821a90c5e2b926e73501f62fd147c8ee">&#9670;&nbsp;</a></span>CTL0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md118"></a>
Offset: 0x00  PWM Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CTRLDn   </td><td class="markdownTableBodyLeft">Center Re-Load    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In up-down counter type, PERIOD will load to PBUF at the end point of each period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the center point of a period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">WINLDENn   </td><td class="markdownTableBodyLeft">Window Load Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD will load to PBUF at the end point of each period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point of each period when valid reload window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The valid reload window is set by software write 1 to PWM_LOAD register and cleared by hardware after load success.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">IMMLDENn   </td><td class="markdownTableBodyLeft">Immediately Load Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PERIOD will load to PBUF at the end point of each period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CMPDAT will load to CMPBUF at the end point or center point of each period by setting CTRLD bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PERIOD/CMPDAT will load to PBUF and CMPBUF immediately when software update PERIOD/CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If IMMLDENn is enabled, WINLDENn and CTRLDn will be invalid.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">GROUPEN   </td><td class="markdownTableBodyLeft">Group Function Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The output waveform of each PWM channel are independent.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Unify the PWM_CH2 and PWM_CH4 to output the same waveform as PWM_CH0 and unify the PWM_CH3 and PWM_CH5 to output the same waveform as PWM_CH1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">DBGHALT   </td><td class="markdownTableBodyLeft">ICE Debug Mode Counter Halt (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If counter halt is enabled, PWM all counters will keep current value until exit ICE debug mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode counter halt disable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode counter halt enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">DBGTRIOFF   </td><td class="markdownTableBodyLeft">ICE Debug Mode Acknowledge Disable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ICE debug mode acknowledgement effects PWM output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM pin will be forced as tri-state while ICE debug mode acknowledged.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ICE debug mode acknowledgement disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM pin will keep output no matter ICE debug mode acknowledged or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05815">5815</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9ea3bd6d0a204b4f2f9bae5024954719" name="ga9ea3bd6d0a204b4f2f9bae5024954719"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ea3bd6d0a204b4f2f9bae5024954719">&#9670;&nbsp;</a></span>CTL1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md39"></a>
Offset: 0x10  External Bus Interface Bank1 Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">EN   </td><td class="markdownTableBodyLeft">EBI Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the functional enable bit for EBI.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">DW16   </td><td class="markdownTableBodyLeft">EBI Data Width 16-Bit Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines if the EBI data width is 8-bit or 16-bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI data width is 8-bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI data width is 16-bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CSPOLINV   </td><td class="markdownTableBodyLeft">Chip Select Pin Polar Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the active level of EBI chip select pin (EBI_nCS).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip select pin (EBI_nCS) is active low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip select pin (EBI_nCS) is active high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">MCLKDIV   </td><td class="markdownTableBodyLeft">External Output Clock Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The frequency of EBI output clock (MCLK) is controlled by MCLKDIV as follow:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = HCLK/1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = HCLK/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = HCLK/8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = HCLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = HCLK/32.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">TALE   </td><td class="markdownTableBodyLeft">Extend Time Of ALE    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The EBI_ALE high pulse period (tALE) to latch the address can be controlled by TALE.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">tALE = (TALE+1)*EBI_MCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field only available in EBI_CTL0 register    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">WBUFEN   </td><td class="markdownTableBodyLeft">EBI Write Buffer Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI write buffer Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI write buffer Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only available in EBI_CTL0 register   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01999">1999</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac8734edcbe0ca925823e087d1873822f" name="gac8734edcbe0ca925823e087d1873822f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8734edcbe0ca925823e087d1873822f">&#9670;&nbsp;</a></span>CTL1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::CTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md119"></a>
Offset: 0x04  PWM Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CNTTYPEn   </td><td class="markdownTableBodyLeft">PWM Counter Behavior Type    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Up counter type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Down count type (supports in capture mode).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Up-down counter type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">CNTMODEn   </td><td class="markdownTableBodyLeft">PWM Counter Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-reload mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = One-shot mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26:24]   </td><td class="markdownTableBodyCenter">OUTMODEn   </td><td class="markdownTableBodyLeft">PWM Output Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">output mode of    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM independent mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in group function, these bits must all set to the same mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05816">5816</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4b17364060fa7ab412af48ca123970ef" name="ga4b17364060fa7ab412af48ca123970ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b17364060fa7ab412af48ca123970ef">&#9670;&nbsp;</a></span>CURDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::CURDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md1"></a>
Offset: 0x4C  EADC PDMA Current Transfer Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:0]   </td><td class="markdownTableBodyCenter">CURDAT   </td><td class="markdownTableBodyLeft">ADC PDMA Current Transfer Data Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is a shadow register of EADC_DATn (n=0~18) for PDMA support.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a read only register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00722">722</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga25e1503b648875fbd06808af9a8046a6" name="ga25e1503b648875fbd06808af9a8046a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25e1503b648875fbd06808af9a8046a6">&#9670;&nbsp;</a></span>CURSCAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::CURSCAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md95"></a>
Offset: 0xC0 ~ 0xEC Current Scatter-Gather Descriptor Table Address of PDMA Channel 0~11</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">CURADDR   </td><td class="markdownTableBodyLeft">PDMA Current Description Address Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit current external description address of PDMA controller.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is read only and only used for Scatter-Gather mode to indicate the current external description address.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04323">4323</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf9f3aac0b0f2ed95cfe114ba8ba7d437" name="gaf9f3aac0b0f2ed95cfe114ba8ba7d437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9f3aac0b0f2ed95cfe114ba8ba7d437">&#9670;&nbsp;</a></span>DA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::DA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md92"></a>
Offset: 0x08/0x18/0x28/0x38/0x48/0x58/0x68/0x78/0x88/0x98/0xA8/0xB8  Destination Address Register of PDMA Channel 0~11</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">DA   </td><td class="markdownTableBodyLeft">PDMA Transfer Destination Address Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit destination address of PDMA controller.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03994">3994</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7711fe0704d3f1442aaee6dde2bb3bd9" name="ga7711fe0704d3f1442aaee6dde2bb3bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7711fe0704d3f1442aaee6dde2bb3bd9">&#9670;&nbsp;</a></span>DAT <span class="overload">[1/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md0"></a>
Offset: 0x00-0x48  A/D Data Register n for Sample Module n, n=0~18</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RESULT   </td><td class="markdownTableBodyLeft">A/D Conversion Result    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field contains 12 bits conversion result.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT[11:0] and zero will be filled in RESULT[15:12].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2'complement format will be filled in RESULT[11:0] and signed bits to will be filled in RESULT[15:12].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">OV   </td><td class="markdownTableBodyLeft">Overrun Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If converted data in RESULT[11:0] has not been read before new conversion result is loaded to this register, OV is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data in RESULT[11:0] is recent conversion result.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data in RESULT[11:0] is overwrite.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is cleared by hardware after EADC_DAT register is read.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">VALID   </td><td class="markdownTableBodyLeft">Valid Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DAT register is read.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data in RESULT[11:0] bits is not valid.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data in RESULT[11:0] bits is valid.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00721">721</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaec5719c9d85776729f30563e481ffaf" name="gaaec5719c9d85776729f30563e481ffaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaec5719c9d85776729f30563e481ffaf">&#9670;&nbsp;</a></span>DAT <span class="overload">[2/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md34"></a>
Offset: 0x04  CRC Write Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">DATA   </td><td class="markdownTableBodyLeft">CRC Write Data Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can write data directly by CPU mode or use PDMA function to write data to this field to perform CRC operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the write data length is 8-bit mode, the valid data in CRC_DAT register is only DATA[7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register is only DATA[15:0].   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01809">1809</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6d029c616624d2b2954da6149c10ac9d" name="ga6d029c616624d2b2954da6149c10ac9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d029c616624d2b2954da6149c10ac9d">&#9670;&nbsp;</a></span>DAT <span class="overload">[3/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md70"></a>
Offset: 0x08  I2C Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DAT   </td><td class="markdownTableBodyLeft">I2C Data    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Bit [7:0] is located with the 8-bit transferred/received data of I2C serial port.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03703">3703</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga08b9392001378ff1d731861a5eda5d7d" name="ga08b9392001378ff1d731861a5eda5d7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08b9392001378ff1d731861a5eda5d7d">&#9670;&nbsp;</a></span>DAT <span class="overload">[4/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md211"></a>
Offset: 0x00  SC Receiving/Transmit Holding Buffer Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DAT   </td><td class="markdownTableBodyLeft">Receiving/ Transmit Holding Buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By writing data to DAT, the SC will send out an 8-bit data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If SCEN(SC_CTL[0]) is not enabled, DAT cannot be programmed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By reading DAT, the SC will return an 8-bit received data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08492">8492</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga02b6f92555f0223a7cf1b7f28d62a63f" name="ga02b6f92555f0223a7cf1b7f28d62a63f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02b6f92555f0223a7cf1b7f28d62a63f">&#9670;&nbsp;</a></span>DAT <span class="overload">[5/5]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::DAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md277"></a>
Offset: 0x00  UART Receive/Transmit Buffer Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">DAT   </td><td class="markdownTableBodyLeft">Receiving/Transmit Buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By writing one byte to this register, the data byte will be stored in transmitter FIFO.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The UART Controller will send out the data stored in transmitter FIFO top location through the UART_TXD.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By reading this register, the UART will return an 8-bit data received from receiving FIFO.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11883">11883</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5b5722408080d2975102c13912e18e3d" name="ga5b5722408080d2975102c13912e18e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b5722408080d2975102c13912e18e3d">&#9670;&nbsp;</a></span>DATMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DATMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md58"></a>
Offset: 0x0C/0x4C/0x8C/0xCC/0x10C/0x14C  Port A-F Data Output Write Mask</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">DMASKn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Data Output Write Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to protect the corresponding DOUT (Px_DOUT[n]) bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DATMSK (Px_DATMSK[n]) bit is set to 1, the corresponding DOUT (Px_DOUT[n]) bit is protected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the write signal is masked, writing data to the protect bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding DOUT (Px_DOUT[n]) bit can be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding DOUT (Px_DOUT[n]) bit protected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This function only protects the corresponding DOUT (Px_DOUT[n]) bit, and will not protect the corresponding PDIO (Pxn_PDIO[0]) bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02655">2655</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaacb446fb84fd069cf5e77898ca3afedf" name="gaacb446fb84fd069cf5e77898ca3afedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacb446fb84fd069cf5e77898ca3afedf">&#9670;&nbsp;</a></span>DBCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_DBCTL_T::DBCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md67"></a>
Offset: 0x440  Interrupt De-bounce Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">DBCLKSEL   </td><td class="markdownTableBodyLeft">De-Bounce Sampling Cycle Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = Sample interrupt input once per 1 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = Sample interrupt input once per 2 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = Sample interrupt input once per 4 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = Sample interrupt input once per 8 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = Sample interrupt input once per 16 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = Sample interrupt input once per 32 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = Sample interrupt input once per 64 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = Sample interrupt input once per 128 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = Sample interrupt input once per 256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = Sample interrupt input once per 2*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = Sample interrupt input once per 4*256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = Sample interrupt input once per 8*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = Sample interrupt input once per 16*256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = Sample interrupt input once per 32*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = Sample interrupt input once per 64*256 clocks.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = Sample interrupt input once per 128*256 clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">DBCLKSRC   </td><td class="markdownTableBodyLeft">De-Bounce Counter Clock Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = De-bounce counter clock source is the HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = De-bounce counter clock source is the internal 10 kHz internal low speed oscillator.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ICLKON   </td><td class="markdownTableBodyLeft">Interrupt Clock On Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge detection circuit is active only if I/O pin corresponding RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n]) bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = All I/O pins edge detection circuit is always active after reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is recommended to disable this bit to save system power if no special application concern.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02707">2707</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4a93cad44a3ff3c5f14ae8524f057311" name="ga4a93cad44a3ff3c5f14ae8524f057311"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a93cad44a3ff3c5f14ae8524f057311">&#9670;&nbsp;</a></span>DBEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DBEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md60"></a>
Offset: 0x14/0x54/0x94/0xD4/0x114/0x154  Port A-F De-Bounce Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">DBENn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Input Signal De-Bounce Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The DBEN[n] bit is used to enable the de-bounce function for each corresponding bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the input signal pulse width cannot be sampled by continuous two de-bounce sample cycle, the input signal transition is seen as the signal bounce and will not trigger the interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce clock source is controlled by DBCLKSRC (GPIO_DBCTL [4]), one de-bounce sample cycle period is controlled by DBCLKSEL (GPIO_DBCTL [3:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n de-bounce function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n de-bounce function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02657">2657</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaafd9e36a65e2434906463cf98916726" name="gaaafd9e36a65e2434906463cf98916726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaafd9e36a65e2434906463cf98916726">&#9670;&nbsp;</a></span>DDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::DDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md15"></a>
Offset: 0x100-0x10C  A/D Double Data Register n for Sample Module n, n=0~3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RESULT   </td><td class="markdownTableBodyLeft">A/D Conversion Results    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field contains 12 bits conversion results.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the DMOF (EADC_CTL[9]) is set to 0, 12-bit ADC conversion result with unsigned format will be filled in RESULT [11:0] and zero will be filled in RESULT [15:12].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When DMOF (EADC_CTL[9]) set to 1, 12-bit ADC conversion result with 2'complement format will be filled in RESULT [11:0] and signed bits to will be filled in RESULT [15:12].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">OV   </td><td class="markdownTableBodyLeft">Overrun Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data in RESULT (EADC_DATn[15:0], n=0~3) is recent conversion result.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data in RESULT (EADC_DATn[15:0], n=0~3) is overwrite.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If converted data in RESULT[15:0] has not been read before new conversion result is loaded to this register, OV is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is cleared by hardware after EADC_DDAT register is read.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">VALID   </td><td class="markdownTableBodyLeft">Valid Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Double data in RESULT (EADC_DDATn[15:0]) is not valid.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Double data in RESULT (EADC_DDATn[15:0]) is valid.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to 1 when corresponding sample module channel analog input conversion is completed and cleared by hardware after EADC_DDATn register is read.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(n=0~3).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00736">736</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9d16097395a054eb4d52bc7ac9b6f943" name="ga9d16097395a054eb4d52bc7ac9b6f943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d16097395a054eb4d52bc7ac9b6f943">&#9670;&nbsp;</a></span>DFBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::DFBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md46"></a>
Offset: 0x14  Data Flash Base Address</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">DFBA   </td><td class="markdownTableBodyLeft">Data Flash Base Address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register indicates Data Flash start address. It is a read only register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Data Flash is shared with APROM. the content of this register is loaded from CONFIG1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is valid when DFEN (CONFIG0[0]) =0 .   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02340">2340</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3e03ea04c822d32f707ce8d5376ee051" name="ga3e03ea04c822d32f707ce8d5376ee051"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e03ea04c822d32f707ce8d5376ee051">&#9670;&nbsp;</a></span>DINOFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DINOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md56"></a>
Offset: 0x04/0x44/0x84/0xC4/0x104/0x144  Port A-F Digital Input Path Disable Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n+16]   </td><td class="markdownTableBodyCenter">DINOFFn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Digital Input Path Disable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits is used to control if the digital input path of corresponding Px.n pin is disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If input is analog signal, users can disable Px.n digital input path to avoid input current leakage.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n digital input path Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n digital input path Disabled (digital input tied to low).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02653">2653</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga93fcd07d7ba730b38ef79cccbf8faad7" name="ga93fcd07d7ba730b38ef79cccbf8faad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93fcd07d7ba730b38ef79cccbf8faad7">&#9670;&nbsp;</a></span>DOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md57"></a>
Offset: 0x08/0x48/0x88/0xC8/0x108/0x148  Port A-F Data Output Value</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">DOUTn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Output Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each of these bits controls the status of a Px.n pin when the Px.n is configured as Push-pull output, Open-drain output or Quasi-bidirectional mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n will drive Low if the Px.n pin is configured as Push-pull output, Open-drain output or Quasi-bidirectional mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n will drive High if the Px.n pin is configured as Push-pull output or Quasi-bidirectional mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02654">2654</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad21c12dfb7f61e8c01b43dc87d2fe3cd" name="gad21c12dfb7f61e8c01b43dc87d2fe3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad21c12dfb7f61e8c01b43dc87d2fe3cd">&#9670;&nbsp;</a></span>DRVCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::DRVCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md66"></a>
Offset: 0x2C  Port E High Drive Strength Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">HDRVENn   </td><td class="markdownTableBodyLeft">Port E Pin[n] Driving Strength Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n output with basic driving strength.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n output with high driving strength.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=8,9..13 for port E.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02663">2663</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac02218f1aaacc26c2537b01d4286954d" name="gac02218f1aaacc26c2537b01d4286954d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac02218f1aaacc26c2537b01d4286954d">&#9670;&nbsp;</a></span>DSCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::DSCT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md94"></a>
Offset: 0x0000 ~ 0x00BC  DMA Embedded Description Table 0~11</h2>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04322">4322</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga50db6d60a967ced42553c6891afe96c5" name="ga50db6d60a967ced42553c6891afe96c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50db6d60a967ced42553c6891afe96c5">&#9670;&nbsp;</a></span>DTCTL0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md131"></a>
Offset: 0x70  PWM Dead-Time Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">DTCNT   </td><td class="markdownTableBodyLeft">Dead-Time Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DTEN   </td><td class="markdownTableBodyLeft">Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this pair of complementary PWM is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DTCKSEL   </td><td class="markdownTableBodyLeft">Dead-Time Clock Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05831">5831</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga05c133caa64fc83eb3e27d1d2b64f229" name="ga05c133caa64fc83eb3e27d1d2b64f229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05c133caa64fc83eb3e27d1d2b64f229">&#9670;&nbsp;</a></span>DTCTL2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md132"></a>
Offset: 0x74  PWM Dead-Time Control Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">DTCNT   </td><td class="markdownTableBodyLeft">Dead-Time Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DTEN   </td><td class="markdownTableBodyLeft">Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this pair of complementary PWM is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DTCKSEL   </td><td class="markdownTableBodyLeft">Dead-Time Clock Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05832">5832</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaac85500ab02cff9a079daca62dc6badd" name="gaac85500ab02cff9a079daca62dc6badd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac85500ab02cff9a079daca62dc6badd">&#9670;&nbsp;</a></span>DTCTL4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::DTCTL4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md133"></a>
Offset: 0x78  PWM Dead-Time Control Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">DTCNT   </td><td class="markdownTableBodyLeft">Dead-Time Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The dead-time can be calculated from the following formula:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time = (DTCNT[11:0]+1) * PWM_CLK period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DTEN   </td><td class="markdownTableBodyLeft">Enable Dead-Time Insertion For PWM Pair (PWM_CH0, PWM_CH1) (PWM_CH2, PWM_CH3) (PWM_CH4, PWM_CH5) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Dead-time insertion is only active when this pair of complementary PWM is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If dead- time insertion is inactive, the outputs of pin pair are complementary without any delay.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time insertion Disabled on the pin pair.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time insertion Enabled on the pin pair.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">DTCKSEL   </td><td class="markdownTableBodyLeft">Dead-Time Clock Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Dead-time clock source from PWM_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Dead-time clock source from prescaler output.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05833">5833</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaeed3be66aa45650421034161a06bcbc2" name="gaeed3be66aa45650421034161a06bcbc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeed3be66aa45650421034161a06bcbc2">&#9670;&nbsp;</a></span>EADCTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::EADCTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md155"></a>
Offset: 0xF8  PWM Trigger EADC Source Select Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">TRGSEL0   </td><td class="markdownTableBodyLeft">PWM_CH0 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH0 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH0 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH0 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH0 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH0 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH1 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH1 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH1 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH1 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH1 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TRGEN0   </td><td class="markdownTableBodyLeft">PWM_CH0 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">TRGSEL1   </td><td class="markdownTableBodyLeft">PWM_CH1 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH0 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH0 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH0 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH0 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH0 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH1 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH1 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH1 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH1 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH1 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TRGEN1   </td><td class="markdownTableBodyLeft">PWM_CH1 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">TRGSEL2   </td><td class="markdownTableBodyLeft">PWM_CH2 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH2 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH2 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH2 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH2 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH2 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH3 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH3 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH3 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH3 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH3 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TRGEN2   </td><td class="markdownTableBodyLeft">PWM_CH2 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">TRGSEL3   </td><td class="markdownTableBodyLeft">PWM_CH3 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH2 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH2 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH2 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH2 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH2 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH3 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH3 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH3 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH3 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH3 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">TRGEN3   </td><td class="markdownTableBodyLeft">PWM_CH3 Trigger EADC enable bit   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05859">5859</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4a39ce5fbb63b3848d47b2dbd4fab0eb" name="ga4a39ce5fbb63b3848d47b2dbd4fab0eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a39ce5fbb63b3848d47b2dbd4fab0eb">&#9670;&nbsp;</a></span>EADCTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::EADCTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md156"></a>
Offset: 0xFC  PWM Trigger EADC Source Select Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">TRGSEL4   </td><td class="markdownTableBodyLeft">PWM_CH4 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH4 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH4 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH4 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH4 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH4 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH5 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH5 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH5 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH5 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH5 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TRGEN4   </td><td class="markdownTableBodyLeft">PWM_CH4 Trigger EADC enable bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">TRGSEL5   </td><td class="markdownTableBodyLeft">PWM_CH5 Trigger EADC Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = PWM_CH4 zero point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = PWM_CH4 period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = PWM_CH4 zero or period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = PWM_CH4 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = PWM_CH4 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = PWM_CH5 zero point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = PWM_CH5 period point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = PWM_CH5 zero or period point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = PWM_CH5 up-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = PWM_CH5 down-count CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = PWM_CH0 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = PWM_CH0 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = PWM_CH2 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = PWM_CH2 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = PWM_CH4 up-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = PWM_CH4 down-count free CMPDAT point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">TRGEN5   </td><td class="markdownTableBodyLeft">PWM_CH5 Trigger EADC enable bit   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05860">5860</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae24513a3f822d239e34bdf15165af5ae" name="gae24513a3f822d239e34bdf15165af5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24513a3f822d239e34bdf15165af5ae">&#9670;&nbsp;</a></span>EGT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::EGT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md214"></a>
Offset: 0x0C  SC Extend Guard Time Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">EGT   </td><td class="markdownTableBodyLeft">Extended Guard Time    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the extended guard timer value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The counter is ETU base and the real extended guard time is EGT.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08495">8495</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6d8cf5e35ab05d15308ddba48ecf6ffa" name="ga6d8cf5e35ab05d15308ddba48ecf6ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d8cf5e35ab05d15308ddba48ecf6ffa">&#9670;&nbsp;</a></span>EINTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::EINTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md276"></a>
Offset: 0x18  Timer External Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CAPIF   </td><td class="markdownTableBodyLeft">Timer External Capture Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the timer external capture interrupt flag status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_EXT (x= 0~3) pin interrupt did not occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_EXT (x= 0~3) pin interrupt occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When CAPEN (TIMERx_EXTCTL[3]) bit is set, CAPFUNCS (TIMERx_EXTCTL[4]) bit is 0, and a transition on Tx_EXT (x= 0~3) pin matched the CAPEDGE (TIMERx_EXTCTL[2:1]) setting, this bit will set to 1 by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: There is a new incoming capture event detected before CPU clearing the CAPIF status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the above condition occurred, the Timer will keep register TIMERx_CAP unchanged and drop the new capture value.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11258">11258</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5c1861c6de6d659700be45ccd6c270e3" name="ga5c1861c6de6d659700be45ccd6c270e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1861c6de6d659700be45ccd6c270e3">&#9670;&nbsp;</a></span>EP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df2/struct_u_s_b_d___e_p___t.html">USBD_EP_T</a> USBD_T::EP[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12519">12519</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8bfc71565a02b1a8d008449645b45c56" name="ga8bfc71565a02b1a8d008449645b45c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bfc71565a02b1a8d008449645b45c56">&#9670;&nbsp;</a></span>EPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::EPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md297"></a>
Offset: 0x0C  USB Endpoint Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">OV   </td><td class="markdownTableBodyLeft">Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It indicates that the received data is over the maximum payload number or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No overrun.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Out Data is more than the Max Payload in MXPLD register or the Setup Data is more than 8 Bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">EPSTS0   </td><td class="markdownTableBodyLeft">Endpoint 0 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:11]   </td><td class="markdownTableBodyCenter">EPSTS1   </td><td class="markdownTableBodyLeft">Endpoint 1 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16:14]   </td><td class="markdownTableBodyCenter">EPSTS2   </td><td class="markdownTableBodyLeft">Endpoint 2 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:17]   </td><td class="markdownTableBodyCenter">EPSTS3   </td><td class="markdownTableBodyLeft">Endpoint 3 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">EPSTS4   </td><td class="markdownTableBodyLeft">Endpoint 4 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:23]   </td><td class="markdownTableBodyCenter">EPSTS5   </td><td class="markdownTableBodyLeft">Endpoint 5 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28:26]   </td><td class="markdownTableBodyCenter">EPSTS6   </td><td class="markdownTableBodyLeft">Endpoint 6 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:29]   </td><td class="markdownTableBodyCenter">EPSTS7   </td><td class="markdownTableBodyLeft">Endpoint 7 Bus Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to indicate the current status of this endpoint    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = In ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = In NAK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Out Packet Data0 ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Out Packet Data1 ACK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Setup ACK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Isochronous transfer end.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12512">12512</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2a21fcbc41c567481506ac04a41bf52e" name="ga2a21fcbc41c567481506ac04a41bf52e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2a21fcbc41c567481506ac04a41bf52e">&#9670;&nbsp;</a></span>ETUCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::ETUCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md216"></a>
Offset: 0x14  SC ETU Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">ETURDIV   </td><td class="markdownTableBodyLeft">ETU Rate Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The field indicates the clock rate divider.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The real ETU is ETURDIV + 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can configure this field, but this field must be greater than 0x004.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">CMPEN   </td><td class="markdownTableBodyLeft">Compensation Mode Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables clock compensation function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this bit enabled, hardware will alternate between n clock cycles and n-1 clock cycles, where n is the value to be written into the ETURDIV .    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compensation function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compensation function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08497">8497</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa1f4542d7a568060772d4e6cd060e4ac" name="gaa1f4542d7a568060772d4e6cd060e4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1f4542d7a568060772d4e6cd060e4ac">&#9670;&nbsp;</a></span>EXTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::EXTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md275"></a>
Offset: 0x14  Timer External Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTPHASE   </td><td class="markdownTableBodyLeft">Timer External Count Phase    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the detection phase of external counting pin Tx_CNT (x= 0~3).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = A Falling edge of external counting pin will be counted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = A Rising edge of external counting pin will be counted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:1]   </td><td class="markdownTableBodyCenter">CAPEDGE   </td><td class="markdownTableBodyLeft">Timer External Capture Pin Edge Detect    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = A Falling edge on Tx_EXT (x= 0~3) pin will be detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = A Rising edge on Tx_EXT (x= 0~3) pin will be detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Either Rising or Falling edge on Tx_EXT (x= 0~3) pin will be detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CAPEN   </td><td class="markdownTableBodyLeft">Timer External Capture Pin Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables the Tx_EXT pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =Tx_EXT (x= 0~3) pin Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 =Tx_EXT (x= 0~3) pin Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CAPFUNCS   </td><td class="markdownTableBodyLeft">Capture Function Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Capture Mode Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Reset Mode Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When CAPFUNCS is 0, transition on Tx_EXT (x= 0~3) pin is using to save the 24-bit timer counter value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When CAPFUNCS is 1, transition on Tx_EXT (x= 0~3) pin is using to reset the 24-bit timer counter value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CAPIEN   </td><td class="markdownTableBodyLeft">Timer External Capture Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_EXT (x= 0~3) pin detection Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_EXT (x= 0~3) pin detection Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: CAPIEN is used to enable timer external interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CAPIEN enabled, timer will rise an interrupt when CAPIF (TIMERx_EINTSTS[0]) is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example, while CAPIEN = 1, CAPEN = 1, and CAPEDGE = 00, a 1 to 0 transition on the Tx_EXT pin will cause the CAPIF to be set then the interrupt signal is generated and sent to NVIC to inform CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CAPDBEN   </td><td class="markdownTableBodyLeft">Timer External Capture Pin De-Bounce Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_EXT (x= 0~3) pin de-bounce Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_EXT (x= 0~3) pin de-bounce Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If this bit is enabled, the edge detection of Tx_EXT pin is detected with de-bounce circuit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CNTDBEN   </td><td class="markdownTableBodyLeft">Timer Counter Pin De-Bounce Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tx_CNT (x= 0~3) pin de-bounce Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tx_CNT (x= 0~3) pin de-bounce Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If this bit is enabled, the edge detection of Tx_CNT pin is detected with de-bounce circuit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11257">11257</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa3441e976517c201084ee3ebbe5f5340" name="gaa3441e976517c201084ee3ebbe5f5340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3441e976517c201084ee3ebbe5f5340">&#9670;&nbsp;</a></span>FADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::FADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md296"></a>
Offset: 0x08  USB Device Function Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:0]   </td><td class="markdownTableBodyCenter">FADDR   </td><td class="markdownTableBodyLeft">USB Device Function Address   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12511">12511</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaeacef58982226833de1b5e20038e54bd" name="gaeacef58982226833de1b5e20038e54bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeacef58982226833de1b5e20038e54bd">&#9670;&nbsp;</a></span>FAILBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FAILBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md143"></a>
Offset: 0xC4  PWM System Fail Brake Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CSSBRKEN   </td><td class="markdownTableBodyLeft">Clock Security System Detection Trigger PWM Brake Function 0 Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by CSS detection Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by CSS detection Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BODBRKEN   </td><td class="markdownTableBodyLeft">Brown-Out Detection Trigger PWM Brake Function 0 Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by BOD Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by BOD Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CORBRKEN   </td><td class="markdownTableBodyLeft">Core Lockup Detection Trigger PWM Brake Function 0 Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Brake Function triggered by Core lockup detection Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Brake Function triggered by Core lockup detection Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05846">5846</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga69e6b60f0c2684451ae1093ff679b322" name="ga69e6b60f0c2684451ae1093ff679b322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e6b60f0c2684451ae1093ff679b322">&#9670;&nbsp;</a></span>FCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md167"></a>
Offset: 0x210  PWM Falling Capture Data Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05874">5874</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5a9f54ed67a0de344d2c6e229bb62984" name="ga5a9f54ed67a0de344d2c6e229bb62984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a9f54ed67a0de344d2c6e229bb62984">&#9670;&nbsp;</a></span>FCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md169"></a>
Offset: 0x218  PWM Falling Capture Data Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05876">5876</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0387603298674ba86be0888064011898" name="ga0387603298674ba86be0888064011898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0387603298674ba86be0888064011898">&#9670;&nbsp;</a></span>FCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md171"></a>
Offset: 0x220  PWM Falling Capture Data Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05878">5878</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2eae9cbc635515200cc6b8a2eeaed96a" name="ga2eae9cbc635515200cc6b8a2eeaed96a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2eae9cbc635515200cc6b8a2eeaed96a">&#9670;&nbsp;</a></span>FCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md173"></a>
Offset: 0x228  PWM Falling Capture Data Register 3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05880">5880</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae47d1b57ef9ab854f70801b38e9e7cd1" name="gae47d1b57ef9ab854f70801b38e9e7cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47d1b57ef9ab854f70801b38e9e7cd1">&#9670;&nbsp;</a></span>FCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md175"></a>
Offset: 0x230  PWM Falling Capture Data Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05882">5882</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6343a4665735a9e16d8ff6de01efbf7e" name="ga6343a4665735a9e16d8ff6de01efbf7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6343a4665735a9e16d8ff6de01efbf7e">&#9670;&nbsp;</a></span>FCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md177"></a>
Offset: 0x238  PWM Falling Capture Data Register 5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FCAPDAT   </td><td class="markdownTableBodyLeft">PWM Falling Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When falling capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05884">5884</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9de833089a87f96f64fe1eb2e96ac893" name="ga9de833089a87f96f64fe1eb2e96ac893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de833089a87f96f64fe1eb2e96ac893">&#9670;&nbsp;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md279"></a>
Offset: 0x08  UART FIFO Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXRST   </td><td class="markdownTableBodyLeft">RX Field Software Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RXRST (UART_FIFO[1]) is set, all the byte in the receiver FIFO and RX internal state machine are cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the RX internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will automatically clear at least 3 UART peripheral clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TXRST   </td><td class="markdownTableBodyLeft">TX Field Software Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When TXRST (UART_FIFO[2]) is set, all the byte in the transmit FIFO and TX internal state machine are cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the TX internal state machine and pointers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will automatically clear at least 3 UART peripheral clock cycles.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">RFITL   </td><td class="markdownTableBodyLeft">RX FIFO Interrupt Trigger Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the number of bytes in the receive FIFO equals the RFITL, the RDAIF will be set (if RDAIEN (UART_INTEN [0]) enabled, and an interrupt will be generated).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = RX FIFO Interrupt Trigger Level is 1 byte.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = RX FIFO Interrupt Trigger Level is 4 bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = RX FIFO Interrupt Trigger Level is 8 bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = RX FIFO Interrupt Trigger Level is 14 bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RXOFF   </td><td class="markdownTableBodyLeft">Receiver Disable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The receiver is disabled or not (set 1 to disable receiver)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used for RS-485 Normal Multi-drop mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It should be programmed before RS485NMM (UART_ALTCTL [8]) is programmed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">RTSTRGLV   </td><td class="markdownTableBodyLeft">nRTS Trigger Level For Auto-Flow Control Use    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = nRTS Trigger Level is 1 bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = nRTS Trigger Level is 4bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = nRTS Trigger Level is 8 bytes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = nRTS Trigger Level is 14 bytes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is used for auto nRTS flow control.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11885">11885</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga42bd75cdeab853186f7fecead2e77f97" name="ga42bd75cdeab853186f7fecead2e77f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42bd75cdeab853186f7fecead2e77f97">&#9670;&nbsp;</a></span>FIFOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::FIFOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md231"></a>
Offset: 0x10  SPI FIFO Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXRST   </td><td class="markdownTableBodyLeft">Receive Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset receive FIFO pointer and receive circuit. The RXFULL bit will be cleared to 0 and the RXEMPTY bit will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be cleared to 0 by hardware about 3 system clock cycles + 3 peripheral clock cycles after it is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can read TXRXRST (SPI_STATUS[23]) to check if reset is accomplished or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If there is slave receive time-out event, the RXRST will be set 1 when the SLVTORST (SPI_SSCTL[6]) is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TXRST   </td><td class="markdownTableBodyLeft">Transmit Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset transmit FIFO pointer and transmit circuit. The TXFULL bit will be cleared to 0 and the TXEMPTY bit will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be cleared to 0 by hardware about 3 system clock cycles + 3 peripheral clock cycles after it is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can read TXRXRST (SPI_STATUS[23]) to check if reset is accomplished or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If there is slave receive time-out event, the TXRST will be set to 1 when the SLVTORST (SPI_SSCTL[6]) is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RXTHIEN   </td><td class="markdownTableBodyLeft">Receive FIFO Threshold Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO threshold interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO threshold interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TXTHIEN   </td><td class="markdownTableBodyLeft">Transmit FIFO Threshold Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO threshold interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO threshold interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RXTOIEN   </td><td class="markdownTableBodyLeft">Slave Receive Time-Out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">RXOVIEN   </td><td class="markdownTableBodyLeft">Receive FIFO Overrun Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive FIFO overrun interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO overrun interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">TXUFPOL   </td><td class="markdownTableBodyLeft">TX Underflow Data Polarity    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SPI data out is keep 0 if there is TX underflow event in Slave mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SPI data out is keep 1 if there is TX underflow event in Slave mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The TX underflow event occurs if there is not any data in TX FIFO when the slave selection signal is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TXUFIEN   </td><td class="markdownTableBodyLeft">TX Underflow Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, when TX underflow event occurs, this interrupt flag will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave TX underflow interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave TX underflow interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RXFBCLR   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Clear    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear receive FIFO pointer. The RXFULL bit will be cleared to 0 and the RXEMPTY bit will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be cleared to 0 by hardware about 1 system clock after it is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The RX shift register will not be cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">TXFBCLR   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Clear    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear transmit FIFO pointer. The TXFULL bit will be cleared to 0 and the TXEMPTY bit will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be cleared to 0 by hardware about 1 system clock after it is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The TX shift register will not be cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26:24]   </td><td class="markdownTableBodyCenter">RXTH   </td><td class="markdownTableBodyLeft">Receive FIFO Threshold    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the valid data count of the receive FIFO buffer is larger than the RXTH setting, the RXTHIF bit will be set to 1, else the RXTHIF bit will be cleared to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In SPI0, RXTH is a 3-bit wide configuration; in SPI1, 2-bit wide only (SPI_FIFOCTL[25:24]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30:28]   </td><td class="markdownTableBodyCenter">TXTH   </td><td class="markdownTableBodyLeft">Transmit FIFO Threshold    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the valid data count of the transmit FIFO buffer is less than or equal to the TXTH setting, the TXTHIF bit will be set to 1, else the TXTHIF bit will be cleared to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In SPI0, TXTH is a 3-bit wide configuration; in SPI1, 2-bit wide only (SPI_FIFOCTL[29:28]).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09309">9309</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga13e343a39888f896bb89cb13a6cd56e6" name="ga13e343a39888f896bb89cb13a6cd56e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13e343a39888f896bb89cb13a6cd56e6">&#9670;&nbsp;</a></span>FIFOSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::FIFOSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md283"></a>
Offset: 0x18  UART FIFO Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXOVIF   </td><td class="markdownTableBodyLeft">RX Overflow Error Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX FIFO overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the number of bytes of received data is greater than RX_FIFO (UART_DAT) size, 16 bytes this bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO is not overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO is overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ABRDIF   </td><td class="markdownTableBodyLeft">Auto-Baud Rate Detect Interrupt (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-baud rate detect function is not finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-baud rate detect function is finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic "1" when auto-baud rate detect function is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ABRDTOIF   </td><td class="markdownTableBodyLeft">Auto-Baud Rate Time-Out Interrupt (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-baud rate counter is underflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-baud rate counter is overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is set to logic "1" in Auto-baud Rate Detect mode and the baud rate counter is overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ADDRDETF   </td><td class="markdownTableBodyLeft">RS-485 Address Byte Detect Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver detects a data that is not an address bit (bit 9 ='0').    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver detects a data that is an address bit (bit 9 ='1').    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This field is used for RS-485 function mode and ADDRDEN (UART_ALTCTL[15]) is set to 1 to enable Address detection mode .    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PEF   </td><td class="markdownTableBodyLeft">Parity Error Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid "parity bit".    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No parity error is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Parity error is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FEF   </td><td class="markdownTableBodyLeft">Framing Error Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as logic 0).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No framing error is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Framing error is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BIF   </td><td class="markdownTableBodyLeft">Break Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received data input (RX) is held in the "spacing state" (logic 0) for longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Break interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Break interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">RXPTR   </td><td class="markdownTableBodyLeft">RX FIFO Pointer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the RX FIFO Buffer Pointer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When UART receives one byte from external device, RXPTR increases one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of RX FIFO is read by CPU, RXPTR decreases one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Maximum value shown in RXPTR is 15.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the using level of RX FIFO Buffer equal to 16, the RXFULL bit is set to 1 and RXPTR will show 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">As one byte of RX FIFO is read by CPU, the RXFULL bit is cleared to 0 and RXPTR will show 15.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">RXEMPTY   </td><td class="markdownTableBodyLeft">Receiver FIFO Empty (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit initiate RX FIFO empty or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO is empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the last byte of RX FIFO has been read by CPU, hardware sets this bit high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when UART receives any new data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">RXFULL   </td><td class="markdownTableBodyLeft">Receiver FIFO Full (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit initiates RX FIFO full or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX FIFO is not full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX FIFO is full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is set when the number of usage in RX FIFO Buffer is equal to 16, otherwise is cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">TXPTR   </td><td class="markdownTableBodyLeft">TX FIFO Pointer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the TX FIFO Buffer Pointer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CPU writes one byte into UART_DAT, TXPTR increases one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of TX FIFO is transferred to Transmitter Shift Register, TXPTR decreases one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Maximum value shown in TXPTR is 15.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the using level of TX FIFO Buffer equal to 16, the TXFULL bit is set to 1 and TXPTR will show 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">As one byte of TX FIFO is transferred to Transmitter Shift Register, the TXFULL bit is cleared to 0 and TXPTR will show 15.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">TXEMPTY   </td><td class="markdownTableBodyLeft">Transmitter FIFO Empty (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX FIFO empty or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO is empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When the last byte of TX FIFO has been transferred to Transmitter Shift Register, hardware sets this bit high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when writing data into DAT (TX FIFO not empty).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TXFULL   </td><td class="markdownTableBodyLeft">Transmitter FIFO Full (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX FIFO full or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO is not full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO is full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is set when the number of usage in TX FIFO Buffer is equal to 16, otherwise is cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">TXOVIF   </td><td class="markdownTableBodyLeft">TX Overflow Error Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TX FIFO (UART_DAT) is full, an additional write to UART_DAT will cause this bit to logic 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO is not overflow.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO is overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">TXEMPTYF   </td><td class="markdownTableBodyLeft">Transmitter Empty Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when TX FIFO (UART_DAT) is empty and the STOP bit of the last byte has been transmitted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX FIFO is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX FIFO is empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared automatically when TX FIFO is not empty or the last byte transmission has not completed.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11889">11889</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3c8e3b8ff938ef0d9ba784dca5888120" name="ga3c8e3b8ff938ef0d9ba784dca5888120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c8e3b8ff938ef0d9ba784dca5888120">&#9670;&nbsp;</a></span>FREQADJ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::FREQADJ</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md192"></a>
Offset: 0x08  RTC Frequency Compensation Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">FRACTION   </td><td class="markdownTableBodyLeft">Fraction Part    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Formula = (fraction part of detected value) x 60.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Digit in RTC_FREQADJ must be expressed as hexadecimal number.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">INTEGER   </td><td class="markdownTableBodyLeft">Integer Part   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07639">7639</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9393a6cbdc0f7e1b858af525d03efe8b" name="ga9393a6cbdc0f7e1b858af525d03efe8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9393a6cbdc0f7e1b858af525d03efe8b">&#9670;&nbsp;</a></span>FTCBUF0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md186"></a>
Offset: 0x340  PWM FTCMPDAT0_1 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMPBUF   </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as FTCMPDAT active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05896">5896</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa8e8de30edf14b60e7b23574d5d5b9cd" name="gaa8e8de30edf14b60e7b23574d5d5b9cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8e8de30edf14b60e7b23574d5d5b9cd">&#9670;&nbsp;</a></span>FTCBUF2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md187"></a>
Offset: 0x344  PWM FTCMPDAT2_3 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMPBUF   </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as FTCMPDAT active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05897">5897</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga42225e69d0f12e7d475a7f87fbe266eb" name="ga42225e69d0f12e7d475a7f87fbe266eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42225e69d0f12e7d475a7f87fbe266eb">&#9670;&nbsp;</a></span>FTCBUF4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCBUF4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md188"></a>
Offset: 0x348  PWM FTCMPDAT4_5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMPBUF   </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Buffer (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as FTCMPDAT active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05898">5898</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6ae25334ac3db427fbbd3518d84e476c" name="ga6ae25334ac3db427fbbd3518d84e476c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae25334ac3db427fbbd3518d84e476c">&#9670;&nbsp;</a></span>FTCI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCI</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md189"></a>
Offset: 0x34C  PWM FTCMPDAT Indicator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">FTCMUn   </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Up Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to PERIODn and DIRF=1, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">FTCMDn   </td><td class="markdownTableBodyLeft">PWM FTCMPDAT Down Indicator    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicator will be set to high when FTCMPDATn equal to PERIODn and DIRF=0, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05899">5899</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae6315b003dc5d747627ddf326da95a09" name="gae6315b003dc5d747627ddf326da95a09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6315b003dc5d747627ddf326da95a09">&#9670;&nbsp;</a></span>FTCMPDAT0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md157"></a>
Offset: 0x100  PWM Free Trigger Compare Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMP   </td><td class="markdownTableBodyLeft">PWM Free Trigger Compare Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMP use to compare with even CNTR to trigger EADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05861">5861</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4073029a936990aecccc956ec2cb380e" name="ga4073029a936990aecccc956ec2cb380e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4073029a936990aecccc956ec2cb380e">&#9670;&nbsp;</a></span>FTCMPDAT2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md158"></a>
Offset: 0x104  PWM Free Trigger Compare Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMP   </td><td class="markdownTableBodyLeft">PWM Free Trigger Compare Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMP use to compare with even CNTR to trigger EADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05862">5862</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga161a452fdf756933395ee30c3b29a18f" name="ga161a452fdf756933395ee30c3b29a18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga161a452fdf756933395ee30c3b29a18f">&#9670;&nbsp;</a></span>FTCMPDAT4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::FTCMPDAT4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md159"></a>
Offset: 0x108  PWM Free Trigger Compare Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FTCMP   </td><td class="markdownTableBodyLeft">PWM Free Trigger Compare Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMP use to compare with even CNTR to trigger EADC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FTCMPDAT0, 2, 4 corresponding complementary pairs PWM_CH0and PWM_CH1, PWM_CH2 and PWM_CH3, PWM_CH4 and PWM_CH5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05863">5863</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga06afdd4c3b46686055db7232a9849322" name="ga06afdd4c3b46686055db7232a9849322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06afdd4c3b46686055db7232a9849322">&#9670;&nbsp;</a></span>FTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::FTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md47"></a>
Offset: 0x18  Flash Access Time Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">FOM   </td><td class="markdownTableBodyLeft">Frequency Optimization Mode (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The NuMicro M471M/R1/S support adjustable flash access timing to optimize the flash access cycles in different working frequency.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Frequency &lt;= 12MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Frequency &lt;= 36MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Frequency &lt;= 60MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Frequency &lt;= 72MHz.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02341">2341</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5f1259d698217673bdf587e52f022961" name="ga5f1259d698217673bdf587e52f022961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1259d698217673bdf587e52f022961">&#9670;&nbsp;</a></span>FUNCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::FUNCSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md289"></a>
Offset: 0x30  UART Function Select Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">FUNCSEL   </td><td class="markdownTableBodyLeft">Function Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = UART function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = LIN function (Only Available in UART0/UART1 Channel).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = IrDA function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = RS-485 function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In IrDA function mode (FUNCSEL(UART_FUNCSEL[1:0])=10), the first received data is unreliable and it should be skipped if IrDA receiver is enabled (TXEN(UART_IRDA[1])=0) at the first time.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11895">11895</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga21b93ff188c442c3ad97b3e55b215b2b" name="ga21b93ff188c442c3ad97b3e55b215b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21b93ff188c442c3ad97b3e55b215b2b">&#9670;&nbsp;</a></span>GPA_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md249"></a>
Offset: 0x34  GPIOA High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PA8MFP   </td><td class="markdownTableBodyLeft">PA.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PA9MFP   </td><td class="markdownTableBodyLeft">PA.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PA10MFP   </td><td class="markdownTableBodyLeft">PA.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PA11MFP   </td><td class="markdownTableBodyLeft">PA.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PA12MFP   </td><td class="markdownTableBodyLeft">PA.12 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PA13MFP   </td><td class="markdownTableBodyLeft">PA.13 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PA14MFP   </td><td class="markdownTableBodyLeft">PA.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PA15MFP   </td><td class="markdownTableBodyLeft">PA.15 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10321">10321</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9a03e10c205b034173e15b13cf250c54" name="ga9a03e10c205b034173e15b13cf250c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a03e10c205b034173e15b13cf250c54">&#9670;&nbsp;</a></span>GPA_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md248"></a>
Offset: 0x30  GPIOA Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PA0MFP   </td><td class="markdownTableBodyLeft">PA.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PA1MFP   </td><td class="markdownTableBodyLeft">PA.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PA2MFP   </td><td class="markdownTableBodyLeft">PA.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PA3MFP   </td><td class="markdownTableBodyLeft">PA.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PA4MFP   </td><td class="markdownTableBodyLeft">PA.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PA5MFP   </td><td class="markdownTableBodyLeft">PA.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PA6MFP   </td><td class="markdownTableBodyLeft">PA.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PA7MFP   </td><td class="markdownTableBodyLeft">PA.7 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10320">10320</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga44b4dcf365ceb2fe570865a5a6d4a0e6" name="ga44b4dcf365ceb2fe570865a5a6d4a0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44b4dcf365ceb2fe570865a5a6d4a0e6">&#9670;&nbsp;</a></span>GPB_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md251"></a>
Offset: 0x3C  GPIOB High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PB8MFP   </td><td class="markdownTableBodyLeft">PB.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PB9MFP   </td><td class="markdownTableBodyLeft">PB.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PB10MFP   </td><td class="markdownTableBodyLeft">PB.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PB11MFP   </td><td class="markdownTableBodyLeft">PB.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PB12MFP   </td><td class="markdownTableBodyLeft">PB.12 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PB13MFP   </td><td class="markdownTableBodyLeft">PB.13 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PB14MFP   </td><td class="markdownTableBodyLeft">PB.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PB15MFP   </td><td class="markdownTableBodyLeft">PB.15 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10323">10323</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf54a1e3222a0f16f98af64069587b636" name="gaf54a1e3222a0f16f98af64069587b636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf54a1e3222a0f16f98af64069587b636">&#9670;&nbsp;</a></span>GPB_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md250"></a>
Offset: 0x38  GPIOB Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PB0MFP   </td><td class="markdownTableBodyLeft">PB.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PB1MFP   </td><td class="markdownTableBodyLeft">PB.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PB2MFP   </td><td class="markdownTableBodyLeft">PB.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PB3MFP   </td><td class="markdownTableBodyLeft">PB.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PB4MFP   </td><td class="markdownTableBodyLeft">PB.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PB5MFP   </td><td class="markdownTableBodyLeft">PB.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PB6MFP   </td><td class="markdownTableBodyLeft">PB.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PB7MFP   </td><td class="markdownTableBodyLeft">PB.7 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10322">10322</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gabc41156a35c42847828d926efd65b65f" name="gabc41156a35c42847828d926efd65b65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc41156a35c42847828d926efd65b65f">&#9670;&nbsp;</a></span>GPC_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md253"></a>
Offset: 0x44  GPIOC High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PC8MFP   </td><td class="markdownTableBodyLeft">PC.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PC9MFP   </td><td class="markdownTableBodyLeft">PC.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PC10MFP   </td><td class="markdownTableBodyLeft">PC.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PC11MFP   </td><td class="markdownTableBodyLeft">PC.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PC12MFP   </td><td class="markdownTableBodyLeft">PC.12 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PC13MFP   </td><td class="markdownTableBodyLeft">PC.13 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PC14MFP   </td><td class="markdownTableBodyLeft">PC.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PC15MFP   </td><td class="markdownTableBodyLeft">PC.15 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10325">10325</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacc350722fe458151421ed6a33471a7e8" name="gacc350722fe458151421ed6a33471a7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc350722fe458151421ed6a33471a7e8">&#9670;&nbsp;</a></span>GPC_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md252"></a>
Offset: 0x40  GPIOC Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PC0MFP   </td><td class="markdownTableBodyLeft">PC.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PC1MFP   </td><td class="markdownTableBodyLeft">PC.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PC2MFP   </td><td class="markdownTableBodyLeft">PC.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PC3MFP   </td><td class="markdownTableBodyLeft">PC.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PC4MFP   </td><td class="markdownTableBodyLeft">PC.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PC5MFP   </td><td class="markdownTableBodyLeft">PC.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PC6MFP   </td><td class="markdownTableBodyLeft">PC.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PC7MFP   </td><td class="markdownTableBodyLeft">PC.7 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10324">10324</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadb72336a6b365d90b2462a3ba2300c66" name="gadb72336a6b365d90b2462a3ba2300c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb72336a6b365d90b2462a3ba2300c66">&#9670;&nbsp;</a></span>GPD_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md255"></a>
Offset: 0x4C  GPIOD High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PD8MFP   </td><td class="markdownTableBodyLeft">PD.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PD9MFP   </td><td class="markdownTableBodyLeft">PD.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PD10MFP   </td><td class="markdownTableBodyLeft">PD.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PD11MFP   </td><td class="markdownTableBodyLeft">PD.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PD12MFP   </td><td class="markdownTableBodyLeft">PD.12 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PD13MFP   </td><td class="markdownTableBodyLeft">PD.13 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PD14MFP   </td><td class="markdownTableBodyLeft">PD.14 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PD15MFP   </td><td class="markdownTableBodyLeft">PD.15 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10327">10327</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga955475a9fe10d5a8b98cd8a509c21f9b" name="ga955475a9fe10d5a8b98cd8a509c21f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga955475a9fe10d5a8b98cd8a509c21f9b">&#9670;&nbsp;</a></span>GPD_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md254"></a>
Offset: 0x48  GPIOD Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PD0MFP   </td><td class="markdownTableBodyLeft">PD.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PD1MFP   </td><td class="markdownTableBodyLeft">PD.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PD2MFP   </td><td class="markdownTableBodyLeft">PD.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PD3MFP   </td><td class="markdownTableBodyLeft">PD.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PD4MFP   </td><td class="markdownTableBodyLeft">PD.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PD5MFP   </td><td class="markdownTableBodyLeft">PD.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PD6MFP   </td><td class="markdownTableBodyLeft">PD.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PD7MFP   </td><td class="markdownTableBodyLeft">PD.7 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10326">10326</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8f0a692b2b8e437b037456d9bf671848" name="ga8f0a692b2b8e437b037456d9bf671848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f0a692b2b8e437b037456d9bf671848">&#9670;&nbsp;</a></span>GPE_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md257"></a>
Offset: 0x54  GPIOE High Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PE8MFP   </td><td class="markdownTableBodyLeft">PE.8 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PE9MFP   </td><td class="markdownTableBodyLeft">PE.9 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PE10MFP   </td><td class="markdownTableBodyLeft">PE.10 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PE11MFP   </td><td class="markdownTableBodyLeft">PE.11 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PE12MFP   </td><td class="markdownTableBodyLeft">PE.12 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PE13MFP   </td><td class="markdownTableBodyLeft">PE.13 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PE14_MFP   </td><td class="markdownTableBodyLeft">PE.14 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10329">10329</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga78c990a849c14895d01f3c090c5062a2" name="ga78c990a849c14895d01f3c090c5062a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78c990a849c14895d01f3c090c5062a2">&#9670;&nbsp;</a></span>GPE_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md256"></a>
Offset: 0x50  GPIOE Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PE0MFP   </td><td class="markdownTableBodyLeft">PE.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PE1MFP   </td><td class="markdownTableBodyLeft">PE.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PE2MFP   </td><td class="markdownTableBodyLeft">PE.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PE3MFP   </td><td class="markdownTableBodyLeft">PE.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PE4MFP   </td><td class="markdownTableBodyLeft">PE.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PE5MFP   </td><td class="markdownTableBodyLeft">PE.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PE6MFP   </td><td class="markdownTableBodyLeft">PE.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PE7MFP   </td><td class="markdownTableBodyLeft">PE.7 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10328">10328</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf03540e23beda3a30fe90e9aa839368b" name="gaf03540e23beda3a30fe90e9aa839368b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf03540e23beda3a30fe90e9aa839368b">&#9670;&nbsp;</a></span>GPF_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPF_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md258"></a>
Offset: 0x58  GPIOF Low Byte Multiple Function Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">PF0MFP   </td><td class="markdownTableBodyLeft">PF.0 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:4]   </td><td class="markdownTableBodyCenter">PF1MFP   </td><td class="markdownTableBodyLeft">PF.1 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">PF2MFP   </td><td class="markdownTableBodyLeft">PF.2 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">PF3MFP   </td><td class="markdownTableBodyLeft">PF.3 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">PF4MFP   </td><td class="markdownTableBodyLeft">PF.4 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23:20]   </td><td class="markdownTableBodyCenter">PF5MFP   </td><td class="markdownTableBodyLeft">PF.5 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">PF6MFP   </td><td class="markdownTableBodyLeft">PF.6 Multi-function Pin Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">PF7MFP   </td><td class="markdownTableBodyLeft">PF.7 Multi-function Pin Selection   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10330">10330</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0031be3c112021004645f92c9ff89a32" name="ga0031be3c112021004645f92c9ff89a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0031be3c112021004645f92c9ff89a32">&#9670;&nbsp;</a></span>HcBulkCurrentED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcBulkCurrentED</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md313"></a>
Offset: 0x2C  Host Controller Bulk Current ED Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:4]   </td><td class="markdownTableBodyCenter">BCED   </td><td class="markdownTableBodyLeft">Bulk Current Head ED    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Pointer to indicate the physical address of the current endpoint of the Bulk list.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13223">13223</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaae538c37a757a082414c251e0615c91a" name="gaae538c37a757a082414c251e0615c91a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae538c37a757a082414c251e0615c91a">&#9670;&nbsp;</a></span>HcBulkHeadED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcBulkHeadED</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md312"></a>
Offset: 0x28  Host Controller Bulk Head ED Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:4]   </td><td class="markdownTableBodyCenter">BHED   </td><td class="markdownTableBodyLeft">Bulk Head ED    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Pointer to indicate the physical address of the first Endpoint Descriptor of the Bulk list.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13222">13222</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf70521f69c6a6fe2e796b0c57d8dffe8" name="gaf70521f69c6a6fe2e796b0c57d8dffe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf70521f69c6a6fe2e796b0c57d8dffe8">&#9670;&nbsp;</a></span>HcCommandStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcCommandStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md304"></a>
Offset: 0x08  Host Controller CMD Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HCR   </td><td class="markdownTableBodyLeft">Host Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to initiate the software reset of Host Controller.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared by the Host Controller, upon completed of the reset operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit, when set, didn't reset the Root Hub and no subsequent reset signaling be asserted to its downstream ports.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Host Controller is not in software reset state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Host Controller is in software reset state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CLF   </td><td class="markdownTableBodyLeft">Control List Filled    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set high to indicate there is an active TD on the Control List.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Control List.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No active TD found or Host Controller begins to process the head of the Control list.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = An active TD added or found on the Control list.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BLF   </td><td class="markdownTableBodyLeft">Bulk List Filled    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set high to indicate there is an active TD on the Bulk list.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit may be set by either software or the Host Controller and cleared by the Host Controller each time it begins processing the head of the Bulk list.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No active TD found or Host Controller begins to process the head of the Bulk list.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = An active TD added or found on the Bulk list.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">SOC   </td><td class="markdownTableBodyLeft">Schedule Overrun Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are incremented on each scheduling overrun error.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is initialized to 00b and wraps around at 11b.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This will be incremented when a scheduling overrun is detected even if SO (HcIntSts[0]) has already been set.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13214">13214</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga96789f50c220261a18441233192db44e" name="ga96789f50c220261a18441233192db44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96789f50c220261a18441233192db44e">&#9670;&nbsp;</a></span>HcControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcControl</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md303"></a>
Offset: 0x04  Host Controller Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">CBSR   </td><td class="markdownTableBodyLeft">Control Bulk Service Ratio    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This specifies the service ratio between Control and Bulk EDs.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Before processing any of the non-periodic lists, HC must compare the ratio specified with its internal count on how many nonempty Control EDs have been processed, in determining whether to continue serving another Control ED or switching to Bulk EDs.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The internal count will be retained when crossing the frame boundary.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In case of reset, HCD is responsible for restoring this.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Number of Control EDs over Bulk EDs served is 1:1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Number of Control EDs over Bulk EDs served is 2:1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Number of Control EDs over Bulk EDs served is 3:1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Number of Control EDs over Bulk EDs served is 4:1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PLE   </td><td class="markdownTableBodyLeft">Periodic List Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When set, this bit enables processing of the Periodic (interrupt and Isochronous) list.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Host Controller checks this bit prior to attempting any periodic transfers in a frame.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable the processing of the Periodic (Interrupt and Isochronous) list after next SOF (Start-Of-Frame).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable the processing of the Periodic (Interrupt and Isochronous) list in the next frame.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: To enable the processing of the Isochronous list, user has to set both PLE and IE (HcControl[3]) high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">IE   </td><td class="markdownTableBodyLeft">Isochronous List Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Both ISOEn and PLE (HcControl[2]) high enables Host Controller to process the Isochronous list.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Either ISOEn or PLE (HcControl[2]) is low disables Host Controller to process the Isochronous list.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable the processing of the Isochronous list after next SOF (Start-Of-Frame).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable the processing of the Isochronous list in the next frame if the PLE (HcControl[2]) is high, too.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CLE   </td><td class="markdownTableBodyLeft">Control List Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable processing of the Control list after next SOF (Start-Of-Frame).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable processing of the Control list in the next frame.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BLE   </td><td class="markdownTableBodyLeft">Bulk List Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable processing of the Bulk list after next SOF (Start-Of-Frame).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable processing of the Bulk list in the next frame.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">HCFS   </td><td class="markdownTableBodyLeft">Host Controller Functional State    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field sets the Host Controller state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Controller may force a state change from USBSUSPEND to USBRESUME after detecting resume signaling from a downstream port.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">States are:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = USBSUSPEND.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = USBRESUME.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = USBOPERATIONAL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = USBRESET.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13213">13213</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab07739ac4d8db75ad78b60d63bb58a55" name="gab07739ac4d8db75ad78b60d63bb58a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab07739ac4d8db75ad78b60d63bb58a55">&#9670;&nbsp;</a></span>HcControlCurrentED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcControlCurrentED</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md311"></a>
Offset: 0x24  Host Controller Control Current ED Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:4]   </td><td class="markdownTableBodyCenter">CCED   </td><td class="markdownTableBodyLeft">Control Current Head ED    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Pointer to indicate the physical address of the current Endpoint Descriptor of the Control list.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13221">13221</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gafed3d926ff77594e79837239a1a8d9d0" name="gafed3d926ff77594e79837239a1a8d9d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafed3d926ff77594e79837239a1a8d9d0">&#9670;&nbsp;</a></span>HcControlHeadED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcControlHeadED</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md310"></a>
Offset: 0x20  Host Controller Control Head ED Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:4]   </td><td class="markdownTableBodyCenter">CHED   </td><td class="markdownTableBodyLeft">Control Head ED    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Pointer to indicate physical address of the first Endpoint Descriptor of the Control list.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13220">13220</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa3162485c5892ebd94445eb278571c3b" name="gaa3162485c5892ebd94445eb278571c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3162485c5892ebd94445eb278571c3b">&#9670;&nbsp;</a></span>HcDoneHead</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcDoneHead</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md314"></a>
Offset: 0x30  Host Controller Done Head Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:4]   </td><td class="markdownTableBodyCenter">DH   </td><td class="markdownTableBodyLeft">Done Head    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Pointer to indicate the physical address of the last completed Transfer Descriptor that was added to the Done queue.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13224">13224</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga28a14bb3236e55e0331276e416c57acb" name="ga28a14bb3236e55e0331276e416c57acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a14bb3236e55e0331276e416c57acb">&#9670;&nbsp;</a></span>HcFmInterval</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcFmInterval</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md315"></a>
Offset: 0x34  Host Controller Frame Interval Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:0]   </td><td class="markdownTableBodyCenter">FI   </td><td class="markdownTableBodyLeft">Frame Interval    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field specifies the length of a frame as (bit times - 1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For 12,000 bit times in a frame, a value of 11,999 is stored here.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30:16]   </td><td class="markdownTableBodyCenter">FSMPS   </td><td class="markdownTableBodyLeft">FS Largest Data Packet    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field specifies a value that is loaded into the Largest Data Packet Counter at the beginning of each frame.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">FIT   </td><td class="markdownTableBodyLeft">Frame Interval Toggle    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is toggled by Host Controller Driver when it loads a new value into FI (HcFmIntv[13:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Host Controller Driver didn't load new value into FI (HcFmIntv[13:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Host Controller Driver loads a new value into FI (HcFmIntv[13:0]).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13225">13225</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac50898bb3490811516faf430f243731e" name="gac50898bb3490811516faf430f243731e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac50898bb3490811516faf430f243731e">&#9670;&nbsp;</a></span>HcFmNumber</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcFmNumber</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md317"></a>
Offset: 0x3C  Host Controller Frame Number Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">FN   </td><td class="markdownTableBodyLeft">Frame Number    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This 16-bit incrementing counter field is incremented coincident with the re-load of FR (HcFmRem[13:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The count rolls over from 'FFFFh' to '0h.'.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13227">13227</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gabf8d79312c763f57cb2507026c5784b9" name="gabf8d79312c763f57cb2507026c5784b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf8d79312c763f57cb2507026c5784b9">&#9670;&nbsp;</a></span>HcFmRemaining</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcFmRemaining</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md316"></a>
Offset: 0x38  Host Controller Frame Remaining Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:0]   </td><td class="markdownTableBodyCenter">FR   </td><td class="markdownTableBodyLeft">Frame Remaining    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the Host Controller is in the USBOPERATIONAL state, this 14-bit field decrements each 12 MHz clock period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the count reaches 0, (end of frame) the counter reloads with Frame Interval.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In addition, the counter loads when the Host Controller transitions into USBOPERATIONAL.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">FRT   </td><td class="markdownTableBodyLeft">Frame Remaining Toggle    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is loaded from the FIT (HcFmIntv[31]) whenever FR (HcFmRem[13:0]) reaches 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13226">13226</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7aced04347ca623c411eb8cb55ceb01a" name="ga7aced04347ca623c411eb8cb55ceb01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aced04347ca623c411eb8cb55ceb01a">&#9670;&nbsp;</a></span>HcHCCA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcHCCA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md308"></a>
Offset: 0x18  Host Controller Communication Area Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:8]   </td><td class="markdownTableBodyCenter">HCCA   </td><td class="markdownTableBodyLeft">Host Controller Communication Area    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Pointer to indicate base address of the Host Controller Communication Area (HCCA).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13218">13218</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga45be2115922ce1e11164a1b765a89935" name="ga45be2115922ce1e11164a1b765a89935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45be2115922ce1e11164a1b765a89935">&#9670;&nbsp;</a></span>HcInterruptDisable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcInterruptDisable</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md307"></a>
Offset: 0x14  Host Controller Interrupt Disable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SO   </td><td class="markdownTableBodyLeft">Scheduling Overrun Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Disable interrupt generation due to SO (HcIntSts[0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to SO (HcIntSts[0]) disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to SO (HcIntSts[0]) enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WDH   </td><td class="markdownTableBodyLeft">Write Back Done Head Disable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Disable interrupt generation due to WDH (HcIntSts[1]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to WDH (HcIntSts[1]) disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to WDH (HcIntSts[1]) enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SF   </td><td class="markdownTableBodyLeft">Start Of Frame Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Disable interrupt generation due to SF (HcIntSts[2]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to SF (HcIntSts[2]) disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to SF (HcIntSts[2]) enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">RD   </td><td class="markdownTableBodyLeft">Resume Detected Disable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Disable interrupt generation due to RD (HcIntSts[3]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to RD (HcIntSts[3]) disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to RD (HcIntSts[3]) enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FNO   </td><td class="markdownTableBodyLeft">Frame Number Overflow Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Disable interrupt generation due to FNO (HcIntSts[5]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to FNO (HcIntSts[5]) disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to FNO (HcIntSts[5]) enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RHSC   </td><td class="markdownTableBodyLeft">Root Hub Status Change Disable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Disable interrupt generation due to RHSC (HcIntSts[6]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to RHSC (HcIntSts[6]) disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to RHSC (HcIntSts[6]) enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">MIE   </td><td class="markdownTableBodyLeft">Master Interrupt Disable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Global interrupt disable. Writing '1' to disable all interrupts.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Disable interrupt generation due to RHSC (HcIntSts[6]), FNO (HcIntSts[5]), RD (HcIntSts[3]), SF (HcIntSts[2]), WDH (HcIntSts[1]) or SO (HcIntSts[0]) if the corresponding bit in HcIntEn is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to RHSC (HcIntSts[6]), FNO (HcIntSts[5]), RD (HcIntSts[3]), SF (HcIntSts[2]), WDH (HcIntSts[1]) or SO (HcIntSts[0]) disabled even if the corresponding bit in HcIntEn is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to RHSC (HcIntSts[6]), FNO (HcIntSts[5]), RD (HcIntSts[3]), SF (HcIntSts[2]), WDH (HcIntSts[1]) or SO (HcIntSts[0]) enabled if the corresponding bit in HcIntEn is high.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13217">13217</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae5ea46bdcb89ce895b90bb4fa00b7a4f" name="gae5ea46bdcb89ce895b90bb4fa00b7a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5ea46bdcb89ce895b90bb4fa00b7a4f">&#9670;&nbsp;</a></span>HcInterruptEnable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcInterruptEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md306"></a>
Offset: 0x10  Host Controller Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SO   </td><td class="markdownTableBodyLeft">Scheduling Overrun Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable interrupt generation due to SO (HcIntSts[0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to SO (HcIntSts[0]) disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to SO (HcIntSts[0]) enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WDH   </td><td class="markdownTableBodyLeft">Write Back Done Head Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable interrupt generation due to WDH (HcIntSts[1]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to WDH (HcIntSts[1]) disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to WDH (HcIntSts[1]) enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SF   </td><td class="markdownTableBodyLeft">Start Of Frame Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable interrupt generation due to SF (HcIntSts[2]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to SF (HcIntSts[2]) disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to SF (HcIntSts[2]) enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">RD   </td><td class="markdownTableBodyLeft">Resume Detected Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable interrupt generation due to RD (HcIntSts[3]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to RD (HcIntSts[3]) disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to RD (HcIntSts[3]) enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FNO   </td><td class="markdownTableBodyLeft">Frame Number Overflow Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable interrupt generation due to FNO (HcIntSts[5]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to FNO (HcIntSts[5]) disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to FNO (HcIntSts[5]) enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RHSC   </td><td class="markdownTableBodyLeft">Root Hub Status Change Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable interrupt generation due to RHSC (HcIntSts[6]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to RHSC (HcIntSts[6]) disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to RHSC (HcIntSts[6]) enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">MIE   </td><td class="markdownTableBodyLeft">Master Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is a global interrupt enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A write of '1' allows interrupts to be enabled via the specific enable bits listed above.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable interrupt generation due to RHSC (HcIntSts[6]), FNO (HcIntSts[5]), RD (HcIntSts[3]), SF (HcIntSts[2]), WDH (HcIntSts[1]) or SO (HcIntSts[0]) if the corresponding bit in HcIntEn is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt generation due to RHSC (HcIntSts[6]), FNO (HcIntSts[5]), RD (HcIntSts[3]), SF (HcIntSts[2]), WDH (HcIntSts[1]) or SO (HcIntSts[0]) disabled even if the corresponding bit in HcIntEn is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt generation due to RHSC (HcIntSts[6]), FNO (HcIntSts[5]), RD (HcIntSts[3]), SF (HcIntSts[2]), WDH (HcIntSts[1]) or SO (HcIntSts[0]) enabled if the corresponding bit in HcIntEn is high.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13216">13216</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac78b3db606b8e66027926537b368ec9d" name="gac78b3db606b8e66027926537b368ec9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac78b3db606b8e66027926537b368ec9d">&#9670;&nbsp;</a></span>HcInterruptStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcInterruptStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md305"></a>
Offset: 0x0C  Host Controller Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SO   </td><td class="markdownTableBodyLeft">Scheduling Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set when the List Processor determines a Schedule Overrun has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Schedule Overrun didn't occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Schedule Overrun has occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WDH   </td><td class="markdownTableBodyLeft">Write Back Done Head    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set after the Host Controller has written HcDoneHead to HccaDoneHead.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Further updates of the HccaDoneHead will not occur until this bit has been cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =.Host Controller didn't update HccaDoneHead.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 =.Host Controller has written HcDoneHead to HccaDoneHead.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SF   </td><td class="markdownTableBodyLeft">Start Of Frame    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set when the Frame Management functional block signals a 'Start of Frame' event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Host Control generates a SOF token at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =.Not the start of a frame.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 =.Indicate the start of a frame and Host Controller generates a SOF token.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">RD   </td><td class="markdownTableBodyLeft">Resume Detected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set when Host Controller detects resume signaling on a downstream port.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No resume signaling detected on a downstream port.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Resume signaling detected on a downstream port.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FNO   </td><td class="markdownTableBodyLeft">Frame Number Overflow    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when bit 15 of Frame Number changes from 1 to 0 or from 0 to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The bit 15 of Frame Number didn't change.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The bit 15 of Frame Number changes from 1 to 0 or from 0 to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RHSC   </td><td class="markdownTableBodyLeft">Root Hub Status Change    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the content of HcRhSts or the content of HcRhPrt1 register has changed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The content of HcRhSts and the content of HcRhPrt1 register didn't change.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The content of HcRhSts or the content of HcRhPrt1 register has changed.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13215">13215</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4f8e06446ed530d5690f78d3bd80ac7a" name="ga4f8e06446ed530d5690f78d3bd80ac7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f8e06446ed530d5690f78d3bd80ac7a">&#9670;&nbsp;</a></span>HcLSThreshold</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcLSThreshold</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md319"></a>
Offset: 0x44  Host Controller Low-speed Threshold Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">LST   </td><td class="markdownTableBodyLeft">Low-Speed Threshold    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field contains a value which is compared to the FR (HcFmRem[13:0]) field prior to initiating a Low-speed transaction.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transaction is started only if FR (HcFmRem[13:0]) &gt;= this field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The value is calculated by Host Controller Driver with the consideration of transmission and setup overhead.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13229">13229</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac19f334f33b93ceccd0e63df34ad25fb" name="gac19f334f33b93ceccd0e63df34ad25fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac19f334f33b93ceccd0e63df34ad25fb">&#9670;&nbsp;</a></span>HcMiscControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcMiscControl</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md325"></a>
Offset: 0x204  USB Host Controller Miscellaneous Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ABORT   </td><td class="markdownTableBodyLeft">AHB Bus ERROR Response    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates there is an ERROR response received in AHB bus.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ERROR response received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ERROR response received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">OCAL   </td><td class="markdownTableBodyLeft">Over Current Active Low    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls the polarity of over current flag from external power IC.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Over current flag is high active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Over current flag is low active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DPRT1   </td><td class="markdownTableBodyLeft">Disable Port 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if the connection between USB host controller and transceiver of port 1 is disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the connection is disabled, the USB host controller will not recognize any event of USB bus.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit high, the transceiver of port 1 will also be forced into the standby mode no matter what USB host controller operation is.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The connection between USB host controller and transceiver of port 1 is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The connection between USB host controller and transceiver of port 1 is disabled and the transceiver of port 1 will also be forced into the standby mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13236">13236</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa85d5d5124915220a337301e8983d3df" name="gaa85d5d5124915220a337301e8983d3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa85d5d5124915220a337301e8983d3df">&#9670;&nbsp;</a></span>HcPeriodCurrentED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcPeriodCurrentED</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md309"></a>
Offset: 0x1C  Host Controller Period Current ED Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:4]   </td><td class="markdownTableBodyCenter">PCED   </td><td class="markdownTableBodyLeft">Periodic Current ED    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Pointer to indicate physical address of the current Isochronous or Interrupt Endpoint Descriptor.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13219">13219</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad9d8b18ebcda90742b1587719f7acc1f" name="gad9d8b18ebcda90742b1587719f7acc1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9d8b18ebcda90742b1587719f7acc1f">&#9670;&nbsp;</a></span>HcPeriodicStart</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcPeriodicStart</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md318"></a>
Offset: 0x40  Host Controller Periodic Start Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:0]   </td><td class="markdownTableBodyCenter">PS   </td><td class="markdownTableBodyLeft">Periodic Start    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field contains a value used by the List Processor to determine where in a frame the Periodic List processing must begin.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13228">13228</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga19047cd9a2f6ec254da0d5b63b27eaeb" name="ga19047cd9a2f6ec254da0d5b63b27eaeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19047cd9a2f6ec254da0d5b63b27eaeb">&#9670;&nbsp;</a></span>HcPhyControl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcPhyControl</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md324"></a>
Offset: 0x200  USB Host Controller PHY Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">STBYEN   </td><td class="markdownTableBodyLeft">USB Transceiver Standby Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if USB transceiver could enter the standby mode to reduce power consumption.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The USB transceiver would never enter the standby mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The USB transceiver will enter standby mode while port is in power off state (port power is inactive).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13235">13235</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9f7cda18d6bc05fbf29cc68b54fc2e44" name="ga9f7cda18d6bc05fbf29cc68b54fc2e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f7cda18d6bc05fbf29cc68b54fc2e44">&#9670;&nbsp;</a></span>HcRevision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRevision</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md302"></a>
Offset: 0x00  Host Controller Revision Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">REV   </td><td class="markdownTableBodyLeft">Revision Number    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Indicates the Open HCI Specification revision number implemented by the Hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Host Controller supports 1.1 specification.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(X.Y = XYh).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13212">13212</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaea15212729a61a6f5f1c22e26233ec27" name="gaea15212729a61a6f5f1c22e26233ec27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea15212729a61a6f5f1c22e26233ec27">&#9670;&nbsp;</a></span>HcRhDescriptorA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhDescriptorA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md320"></a>
Offset: 0x48  Host Controller Root Hub Descriptor A Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">NDP   </td><td class="markdownTableBodyLeft">Number Downstream Ports    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">USB host control supports two downstream ports and only one port is available in this series of chip.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PSM   </td><td class="markdownTableBodyLeft">Power Switching Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to specify how the power switching of the Root Hub ports is controlled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Global Switching.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Individual Switching.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">OCPM   </td><td class="markdownTableBodyLeft">Over Current Protection Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit describes how the over current status for the Root Hub ports reported.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is only valid when NOCP (HcRhDeA[12]) is cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Global Over current.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Individual Over current.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">NOCP   </td><td class="markdownTableBodyLeft">No Over Current Protection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit describes how the over current status for the Root Hub ports reported.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Over current status is reported.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Over current status is not reported.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13230">13230</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1473f301e2bfc93f56c49b98d9e235d7" name="ga1473f301e2bfc93f56c49b98d9e235d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1473f301e2bfc93f56c49b98d9e235d7">&#9670;&nbsp;</a></span>HcRhDescriptorB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhDescriptorB</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md321"></a>
Offset: 0x4C  Host Controller Root Hub Descriptor B Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">PPCM   </td><td class="markdownTableBodyLeft">Port Power Control Mask    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Global power switching.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is only valid if PowerSwitchingMode is set (individual port switching).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When set, the port only responds to individual port power switching commands (Set/ClearPortPower).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When cleared, the port only responds to global power switching commands (Set/ClearGlobalPower).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Port power controlled by global power switching.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port power controlled by port power switching.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: PPCM[15:2] and PPCM[0] are reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13231">13231</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga71897f9ae5268c157f8ac776d9d6772a" name="ga71897f9ae5268c157f8ac776d9d6772a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71897f9ae5268c157f8ac776d9d6772a">&#9670;&nbsp;</a></span>HcRhPortStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhPortStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md323"></a>
Offset: 0x54  Host Controller Root Hub Port Status [1]</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CCS   </td><td class="markdownTableBodyLeft">CurrentConnectStatus (Read) Or ClearPortEnable Bit (Write)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear port enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No device connected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Device connected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PES   </td><td class="markdownTableBodyLeft">Port Enable Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set port enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Port Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PSS   </td><td class="markdownTableBodyLeft">Port Suspend Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the port is suspended    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set port suspend.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Port is not suspended.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port is selectively suspended.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">POCI   </td><td class="markdownTableBodyLeft">Port Over Current Indicator (Read) Or Clear Port Suspend (Write)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit reflects the state of the over current status pin dedicated to this port.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is only valid if NOCP (HcRhDeA[12]) is cleared and OCPM (HcRhDeA[11]) is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is also used to initiate the selective result sequence for the port.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear port suspend.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No over current condition.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Over current condition.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PRS   </td><td class="markdownTableBodyLeft">Port Reset Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit reflects the reset state of the port.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set port reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Port reset signal is not active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port reset signal is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PPS   </td><td class="markdownTableBodyLeft">Port Power Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit reflects the power state of the port regardless of the power switching mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port Power Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Port power is Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port power is Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">LSDA   </td><td class="markdownTableBodyLeft">Low Speed Device Attached (Read) Or Clear Port Power (Write)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the speed (and bud idle) of the attached device.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is only valid when CCS (HcRhPrt1[0]) is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is also used to clear port power.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear PPS (HcRhPrt1[8]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Full Speed device.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Low-speed device.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CSC   </td><td class="markdownTableBodyLeft">Connect Status Change    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates connect or disconnect event has been detected (CCS    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(HcRhPrt1[0]) changed).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No connect/disconnect event (CCS (HcRhPrt1[0]) didn't change).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Hardware detection of connect/disconnect event (CCS    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(HcRhPrt1[0]) changed).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">PESC   </td><td class="markdownTableBodyLeft">Port Enable Status Change    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that the port has been disabled (PES (HcRhPrt1[1]) cleared) due to a hardware event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PES (HcRhPrt1[1]) didn't change.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PES (HcRhPrt1[1]) changed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">PSSC   </td><td class="markdownTableBodyLeft">Port Suspend Status Change    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the completion of the selective resume sequence for the port.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Port resume is not completed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port resume completed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">OCIC   </td><td class="markdownTableBodyLeft">Port Over Current Indicator Change    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when POCI (HcRhPrt1[3]) changes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = POCI (HcRhPrt1[3]) didn't change.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = POCI (HcRhPrt1[3]) changes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">PRSC   </td><td class="markdownTableBodyLeft">Port Reset Status Change    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that the port reset signal has completed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Port reset is not complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Port reset is complete.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13233">13233</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac8fefbc644d6d2b6f703550de8f015a5" name="gac8fefbc644d6d2b6f703550de8f015a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8fefbc644d6d2b6f703550de8f015a5">&#9670;&nbsp;</a></span>HcRhStatus</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBH_T::HcRhStatus</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md322"></a>
Offset: 0x50  Host Controller Root Hub Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">LPS   </td><td class="markdownTableBodyLeft">Clear Global Power    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In global power mode (PSM (HcRhDeA[8]) = 0), this bit is written to one to clear all ports' power.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit always read as zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear global power.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">OCI   </td><td class="markdownTableBodyLeft">Over Current Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit reflects the state of the over current status pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is only valid if NOCP (HcRhDesA[12]) and OCPM (HcRhDesA[11]) are cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No over current condition.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Over current condition.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">DRWE   </td><td class="markdownTableBodyLeft">Device Remote Wakeup Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if port's Connect Status Change as a remote wake-up event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable Connect Status Change as a remote wake-up event.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Connect Status Change as a remote wake-up event disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Connect Status Change as a remote wake-up event enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">LPSC   </td><td class="markdownTableBodyLeft">Set Global Power    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In global power mode (PSM (HcRhDeA[8]) = 0), this bit is written to one to enable power to all ports.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit always read as zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set global power.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">OCIC   </td><td class="markdownTableBodyLeft">Over Current Indicator Change    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a change has occurred in OCI (HcRhSts[1]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = OCI (HcRhSts[1]) didn't change.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = OCI (HcRhSts[1]) change.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">CRWE   </td><td class="markdownTableBodyLeft">Clear Remote Wake-up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is use to clear DRWE (HcRhSts[15]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit always read as zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear DRWE (HcRhSts[15]).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13232">13232</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga076380d6b671b86dfb4e3c2fb4f00836" name="ga076380d6b671b86dfb4e3c2fb4f00836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga076380d6b671b86dfb4e3c2fb4f00836">&#9670;&nbsp;</a></span>I2SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::I2SCLK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md236"></a>
Offset: 0x64  I2S Clock Divider Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">MCLKDIV   </td><td class="markdownTableBodyLeft">Master Clock Divider    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If MCLKEN is set to 1, I2S controller will generate master clock for external audio devices.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The master clock rate, F_MCLK, is determined by the following expressions.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If MCLKDIV &gt;= 1, F_MCLK = F_I2SCLK/(2x(MCLKDIV)).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If MCLKDIV = 0, F_MCLK = F_I2SCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">F_I2SCLK is the frequency of I2S peripheral clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In general, the master clock rate is 256 times sampling clock rate.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16:8]   </td><td class="markdownTableBodyCenter">BCLKDIV   </td><td class="markdownTableBodyLeft">Bit Clock Divider    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The I2S controller will generate bit clock in Master mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bit clock rate, F_BCLK, is determined by the following expression.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">F_BCLK = F_I2SCLK /(2x(BCLKDIV + 1)) , where F_I2SCLK is the frequency of I2S peripheral clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09317">9317</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1828f08e26251855f0760f0f5063083a" name="ga1828f08e26251855f0760f0f5063083a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1828f08e26251855f0760f0f5063083a">&#9670;&nbsp;</a></span>I2SCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::I2SCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md235"></a>
Offset: 0x60  I2S Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">I2SEN   </td><td class="markdownTableBodyLeft">I2S Controller Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If enable this bit, I2Sn_BCLK will start to output in master mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TXEN   </td><td class="markdownTableBodyLeft">Transmit Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data transmit Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data transmit Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RXEN   </td><td class="markdownTableBodyLeft">Receive Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data receiving Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data receiving Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MUTE   </td><td class="markdownTableBodyLeft">Transmit Mute Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit data is shifted from buffer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= Transmit channel zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">WDWIDTH   </td><td class="markdownTableBodyLeft">Word Width    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = data is 8-bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = data is 16-bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = data is 24-bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = data is 32-bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">MONO   </td><td class="markdownTableBodyLeft">Monaural Data    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Data is stereo format.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Data is monaural format.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ORDER   </td><td class="markdownTableBodyLeft">Stereo Data Order In FIFO    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Left channel data at high byte.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Left channel data at low byte.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">SLAVE   </td><td class="markdownTableBodyLeft">Slave Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I2S can operate as master or slave.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Master mode, I2Sn_BCLK and I2Sn_LRCLK pins are output mode and send bit clock from NuMicro M471M/R1/S to Audio CODEC chip.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, I2Sn_BCLK and I2Sn_LRCLK pins are input mode and I2Sn_BCLK and I2Sn_LRCLK signals are received from outer Audio CODEC chip.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Master mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">MCLKEN   </td><td class="markdownTableBodyLeft">Master Clock Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If MCLKEN is set to 1, I2S controller will generate master clock on I2Sn_MCLK pin for external audio devices.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Master clock Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Master clock Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">RZCEN   </td><td class="markdownTableBodyLeft">Right Channel Zero Cross Detection Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, when right channel data sign bit change or next shift data bits are all 0 then RZCIF flag in SPI_I2SSTS register is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This function is only available in transmit operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Right channel zero cross detection Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Right channel zero cross detection Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">LZCEN   </td><td class="markdownTableBodyLeft">Left Channel Zero Cross Detection Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to 1, when left channel data sign bit changes or next shift data bits are all 0 then LZCIF flag in SPI_I2SSTS register is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This function is only available in transmit operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Left channel zero cross detection Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Left channel zero cross detection Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">RXLCH   </td><td class="markdownTableBodyLeft">Receive Left Channel Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When monaural format is selected (MONO = 1), I2S controller will receive right channel data if RXLCH is set to 0, and receive left channel data if RXLCH is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive right channel data in Mono mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive left channel data in Mono mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">RZCIEN   </td><td class="markdownTableBodyLeft">Right Channel Zero-Cross Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Interrupt occurs if this bit is set to 1 and right channel zero-cross event occurs.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">LZCIEN   </td><td class="markdownTableBodyLeft">Left Channel Zero-Cross Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Interrupt occurs if this bit is set to 1 and left channel zero-cross event occurs.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">FORMAT   </td><td class="markdownTableBodyLeft">Data Format Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = I2S data format.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = MSB justified data format.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PCM mode A.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PCM mode B.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09316">9316</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga360e199d4b6ceb99720a788b42127ea4" name="ga360e199d4b6ceb99720a788b42127ea4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga360e199d4b6ceb99720a788b42127ea4">&#9670;&nbsp;</a></span>I2SSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::I2SSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md237"></a>
Offset: 0x68  I2S Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RIGHT   </td><td class="markdownTableBodyLeft">Right Channel (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the current transmit data is belong to which channel.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Left channel.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Right channel.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RXEMPTY   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Empty Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive FIFO buffer is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO buffer is empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RXFULL   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Full Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive FIFO buffer is not full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO buffer is full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">RXTHIF   </td><td class="markdownTableBodyLeft">Receive FIFO Threshold Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The valid data count within the Rx FIFO buffer is smaller than or equal to the setting value of RXTH.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The valid data count within the receive FIFO buffer is larger than the setting value of RXTH.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If RXTHIEN = 1 and RXTHIF = 1, the SPI/I2S controller will generate a SPI interrupt request.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">RXOVIF   </td><td class="markdownTableBodyLeft">Receive FIFO Overrun Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the receive FIFO buffer is full, the follow-up data will be dropped and this bit will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">RXTOIF   </td><td class="markdownTableBodyLeft">Receive Time-Out Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No receive FIFO time-out event.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO buffer is not empty and no read operation on receive FIFO buffer over 64 SPI clock period in Master mode or over 576 peripheral clock period in Slave mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the received FIFO buffer is read by software, the time-out status will be cleared automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">I2SENSTS   </td><td class="markdownTableBodyLeft">I2S Enable Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SPI/I2S control logic is disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SPI/I2S control logic is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The SPI peripheral clock is asynchronous with the system clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In order to make sure the SPI/I2S controller logic is disabled, this bit indicates the real status of SPI/I2S controller logic for user.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">TXEMPTY   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Empty Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit FIFO buffer is not empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit FIFO buffer is empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">TXFULL   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Full Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit FIFO buffer is not full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit FIFO buffer is full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">TXTHIF   </td><td class="markdownTableBodyLeft">Transmit FIFO Threshold Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The valid data count within the transmit FIFO buffer is larger than the setting value of TXTH.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The valid data count within the transmit FIFO buffer is less than or equal to the setting value of TXTH.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If TXTHIEN = 1 and TXTHIF = 1, the SPI controller will generate a SPI interrupt request.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">TXUFIF   </td><td class="markdownTableBodyLeft">Transmit FIFO Underflow Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the transmit FIFO buffer is empty and there is no datum written into the FIFO buffer, if there is more bus clock input,    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">the output data depends on the setting of TXUFPOL and this bit will be set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">RZCIF   </td><td class="markdownTableBodyLeft">Right Channel Zero Cross Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No zero cross event occurred on right channel.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero cross event occurred on right channel.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">LZCIF   </td><td class="markdownTableBodyLeft">Left Channel Zero Cross Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No zero cross event occurred on left channel.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero cross event occurred on left channel.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TXRXRST   </td><td class="markdownTableBodyLeft">TX or RX Reset Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The reset function of TXRST or RXRST is done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Doing the reset function of TXRST or RXRST.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Both the reset operations of TXRST and RXRST need 3 system clock cycles + 3 peripheral clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can check the status of this bit to monitor the reset function is doing or done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26:24]   </td><td class="markdownTableBodyCenter">RXCNT   </td><td class="markdownTableBodyLeft">Receive FIFO Data Count (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit field indicates the valid data count of receive FIFO buffer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30:28]   </td><td class="markdownTableBodyCenter">TXCNT   </td><td class="markdownTableBodyLeft">Transmit FIFO Data Count (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit field indicates the valid data count of transmit FIFO buffer.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09318">9318</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3ce7bc11f4c82261fae0efd1cb37a95e" name="ga3ce7bc11f4c82261fae0efd1cb37a95e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ce7bc11f4c82261fae0efd1cb37a95e">&#9670;&nbsp;</a></span>IFA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::IFA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md154"></a>
Offset: 0xF0  PWM Interrupt Flag Accumulator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">IFCNT0_1   </td><td class="markdownTableBodyLeft">PWM_CH0 And PWM_CH1 Interrupt Flag Counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register sets the count number which defines how many times of PWM_CH0 and PWM_CH1 period occurs to set bit IFAIF0_1 to request the PWM period interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM flag will be set in every IFCNT0_1 [3:0] times of PWM period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">IFSEL0_1   </td><td class="markdownTableBodyLeft">PWM_CH0 And PWM_CH1 Interrupt Flag Accumulator Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = CNT equal to Zero in channel 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = CNT equal to PERIOD in channel 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = CNT equal to CMPU in channel 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = CNT equal to CMPD in channel 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = CNT equal to Zero in channel 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = CNT equal to PERIOD in channel 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = CNT equal to CMPU in channel 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = CNT equal to CMPD in channel 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">IFAEN0_1   </td><td class="markdownTableBodyLeft">PWM_CH0 And PWM_CH1 Interrupt Flag Accumulator Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_CH0 and PWM_CH1 interrupt flag accumulator disable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_CH0 and PWM_CH1 interrupt flag accumulator enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">IFCNT2_3   </td><td class="markdownTableBodyLeft">PWM_CH2 And PWM_CH3 Interrupt Flag Counter    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register sets the count number which defines how many times of PWM_CH2 and PWM_CH3 period occurs to set bit IFAIF2_3 to request the PWM period interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM flag will be set in every IFCNT2_3[3:0] times of PWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">IFSEL2_3   </td><td class="markdownTableBodyLeft">PWM_CH2 And PWM_CH3 Interrupt Flag Accumulator Source Select    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = CNT equal to Zero in channel 2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = CNT equal to PERIOD in channel 2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = CNT equal to CMPU in channel 2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = CNT equal to CMPD in channel 2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = CNT equal to Zero in channel 3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = CNT equal to PERIOD in channel 3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = CNT equal to CMPU in channel 3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = CNT equal to CMPD in channel 3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">IFAEN2_3   </td><td class="markdownTableBodyLeft">PWM_CH2 And PWM_CH3 Interrupt Flag Accumulator Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_CH2 and PWM_CH3 interrupt flag accumulator disable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_CH2 and PWM_CH3 interrupt flag accumulator enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">IFCNT4_5   </td><td class="markdownTableBodyLeft">PWM_CH4 And PWM_CH5 Interrupt Flag Counter    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register sets the count number which defines how many times of PWM_CH4 and PWM_CH5 period occurs to set bit IFAIF4_5 to request the PWM period interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM flag will be set in every IFCNT4_5[3:0] times of PWM period.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">IFSEL4_5   </td><td class="markdownTableBodyLeft">PWM_CH4 And PWM_CH5 Interrupt Flag Accumulator Source Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = CNT equal to Zero in channel 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = CNT equal to PERIOD in channel 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = CNT equal to CMPU in channel 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = CNT equal to CMPD in channel 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = CNT equal to Zero in channel 5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = CNT equal to PERIOD in channel 5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = CNT equal to CMPU in channel 5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = CNT equal to CMPD in channel 5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">IFAEN4_5   </td><td class="markdownTableBodyLeft">PWM_CH4 And PWM_CH5 Interrupt Flag Accumulator Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_CH4 and PWM_CH5 interrupt flag accumulator disable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_CH4 and PWM_CH5 interrupt flag accumulator enable.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05857">5857</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8" name="ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ac5616b9a1a1c19c6d1d55f0a8bc4b8">&#9670;&nbsp;</a></span>INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md190"></a>
Offset: 0x00  RTC Initiation Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">INIT[0]/ACTIVE   </td><td class="markdownTableBodyLeft">RTC Active Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC is at reset state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC is at normal active state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:1]   </td><td class="markdownTableBodyCenter">INIT[31:1]   </td><td class="markdownTableBodyLeft">RTC Initiation    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC block is powered on, RTC is at reset state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User has to write a number (0x a5eb1357) to INIT to make RTC leaving reset state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the INIT is written as 0xa5eb1357, the RTC will be in un-reset state permanently.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The INIT is a write-only field and read value will be always 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07637">7637</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9a0c6390edd9eca833ed915a23b5c0aa" name="ga9a0c6390edd9eca833ed915a23b5c0aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0c6390edd9eca833ed915a23b5c0aa">&#9670;&nbsp;</a></span>INTEN <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md62"></a>
Offset: 0x1C/0x5C/0x9C/0xDC/0x11C/0x15C  Port A-F Interrupt Enable Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">FLIENn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Falling Edge or Low Level Interrupt Trigger Type Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The FLIEN (Px_INTEN[n]) bit is used to enable the interrupt for each of the corresponding input Px.n pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set bit to 1 also enable the pin wake-up function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When setting the FLIEN (Px_INTEN[n]) bit to 1 :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is level trigger (TYPE (Px_INTTYPE[n]) bit is set to 1), the input Px.n pin will generate the interrupt while this pin state is at low level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is edge trigger(TYPE (Px_INTTYPE[n]) bit is set to 0), the input Px.n pin will generate the interrupt while this pin state changed from high to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n level low or high to low interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n level low or high to low interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02659">2659</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac2be1f8b8e6e7179b7c5ec502f3e87dd" name="gac2be1f8b8e6e7179b7c5ec502f3e87dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2be1f8b8e6e7179b7c5ec502f3e87dd">&#9670;&nbsp;</a></span>INTEN <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md102"></a>
Offset: 0x418  PDMA Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">INTENn   </td><td class="markdownTableBodyLeft">PDMA Interrupt Enable Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for enabling PDMA channel[n] interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel n interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel n interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:12]   </td><td class="markdownTableBodyCenter">Reserved   </td><td class="markdownTableBodyLeft">should be keep 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04331">4331</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab8386f05c974ad78ad2f116447dc111a" name="gab8386f05c974ad78ad2f116447dc111a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab8386f05c974ad78ad2f116447dc111a">&#9670;&nbsp;</a></span>INTEN <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md200"></a>
Offset: 0x28  RTC Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ALMIEN   </td><td class="markdownTableBodyLeft">Alarm Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC Alarm interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC Alarm interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TICKIEN   </td><td class="markdownTableBodyLeft">Time Tick Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC Time Tick interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC Time Tick interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SNPDIEN   </td><td class="markdownTableBodyLeft">Snoop Detection Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Snoop detected interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Snoop detected interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07647">7647</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga50538e16985f66771d5464743feb1b7a" name="ga50538e16985f66771d5464743feb1b7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50538e16985f66771d5464743feb1b7a">&#9670;&nbsp;</a></span>INTEN <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md217"></a>
Offset: 0x18  SC Interrupt Enable Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIEN   </td><td class="markdownTableBodyLeft">Receive Data Reach Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for received data reaching trigger level RXTRGLV (SC_CTL[7:6]) interrupt enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive data reach trigger level interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive data reach trigger level interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TBEIEN   </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transmit buffer empty interrupt enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit buffer empty interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit buffer empty interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TERRIEN   </td><td class="markdownTableBodyLeft">Transfer Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transfer error interrupt enable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transfer error states is at SC_STATUS register which includes receiver break error BEF(SC_STATUS[6]), frame error FEF(SC_STATUS[5]), parity error PEF(SC_STATUS[4]), receiver buffer overflow error RXOV(SC_STATUS[0]), transmit buffer overflow error TXOV(SC_STATUS[8]), receiver retry over limit error RXOVERR(SC_STATUS[22]) and transmitter retry over limit error TXOVERR (SC_STATUS[30]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transfer error interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transfer error interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR0IEN   </td><td class="markdownTableBodyLeft">Timer0 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable TMR0 interrupt enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR1IEN   </td><td class="markdownTableBodyLeft">Timer1 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to enable the TMR1 interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR2IEN   </td><td class="markdownTableBodyLeft">Timer2 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR2 interrupt enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BGTIEN   </td><td class="markdownTableBodyLeft">Block Guard Time Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for block guard time interrupt enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Block guard time Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Block guard time Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CDIEN   </td><td class="markdownTableBodyLeft">Card Detect Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for card detect interrupt enable. The card detect status is CINSERT(SC_STATUS[12])    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Card detect interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card detect interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">INITIEN   </td><td class="markdownTableBodyLeft">Initial End Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for activation (ACTEN(SC_ALTCTL[3] = 1)), deactivation ((DACTEN SC_ALTCTL[2]) = 1) and warm reset (WARSTEN (SC_ALTCTL [4])) sequence interrupt enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Initial end interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Initial end interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RXTOIF   </td><td class="markdownTableBodyLeft">Receiver Buffer Time-Out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for receiver buffer time-out interrupt enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver buffer time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver buffer time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">ACERRIEN   </td><td class="markdownTableBodyLeft">Auto Convention Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for auto-convention error interrupt enable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-convention error interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-convention error interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08498">8498</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0cf055aeb3159102df9c35e5fc62359c" name="ga0cf055aeb3159102df9c35e5fc62359c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0cf055aeb3159102df9c35e5fc62359c">&#9670;&nbsp;</a></span>INTEN <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md278"></a>
Offset: 0x04  UART Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIEN   </td><td class="markdownTableBodyLeft">Receive Data Available Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive data available interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive data available interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">THREIEN   </td><td class="markdownTableBodyLeft">Transmit Holding Register Empty Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit holding register empty interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit holding register empty interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RLSIEN   </td><td class="markdownTableBodyLeft">Receive Line Status Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive Line Status interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive Line Status interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MODEMIEN   </td><td class="markdownTableBodyLeft">Modem Status Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Modem status interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Modem status interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RXTOIEN   </td><td class="markdownTableBodyLeft">RX Time-Out Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BUFERRIEN   </td><td class="markdownTableBodyLeft">Buffer Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Buffer error interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Buffer error interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">LINIEN   </td><td class="markdownTableBodyLeft">LIN Bus Interrupt Enable Bit (Not Available In UART2/UART3)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LIN bus interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LIN bus interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is used for LIN function mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">WKCTSIEN   </td><td class="markdownTableBodyLeft">nCTS Wake-Up Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS wake-up system function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up system function Enabled, when the system is in Power-down mode, an external nCTS change will wake-up system from Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">WKDATIEN   </td><td class="markdownTableBodyLeft">Incoming Data Wake-Up Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Incoming data wake-up system function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Incoming data wake-up system function Enabled, when the system is in Power-down mode, incoming data will wake-up system from Power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Hardware will clear this bit when the incoming data wake-up operation finishes and "system clock" work stable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">TOCNTEN   </td><td class="markdownTableBodyLeft">Time-Out Counter Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Time-out counter Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out counter Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">ATORTSEN   </td><td class="markdownTableBodyLeft">nRTS Auto-Flow Control Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nRTS auto-flow control Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nRTS auto-flow control Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When nRTS auto-flow is enabled, if the number of bytes in the RX FIFO equals the RTSTRGLV (UART_FIFO[19:16]), the UART will de-assert nRTS signal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">ATOCTSEN   </td><td class="markdownTableBodyLeft">nCTS Auto-Flow Control Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS auto-flow control Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS auto-flow control Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When nCTS auto-flow is enabled, the UART will send data to external device if nCTS input assert (UART will not send data to device until nCTS is asserted).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">TXPDMAEN   </td><td class="markdownTableBodyLeft">TX DMA Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can enable or disable TX DMA service.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TX DMA Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TX DMA Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">RXPDMAEN   </td><td class="markdownTableBodyLeft">RX DMA Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit can enable or disable RX DMA service.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RX DMA Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RX DMA Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">ABRIEN   </td><td class="markdownTableBodyLeft">Auto-Baud Rate Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Auto-baud rate interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Auto-baud rate interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11884">11884</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1bf5633d718bd44be2f735f892b0e5fd" name="ga1bf5633d718bd44be2f735f892b0e5fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf5633d718bd44be2f735f892b0e5fd">&#9670;&nbsp;</a></span>INTEN <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md294"></a>
Offset: 0x00  USB Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BUSIEN   </td><td class="markdownTableBodyLeft">Bus Event Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BUS event interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BUS event interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">USBIEN   </td><td class="markdownTableBodyLeft">USB Event Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB event interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">VBDETIEN   </td><td class="markdownTableBodyLeft">VBUS Detection Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Floating detection Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Floating detection Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">NEVWKIEN   </td><td class="markdownTableBodyLeft">USB No-Event-Wake-Up Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No-Event-Wake-up Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = No-Event-Wake-up Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">WKEN   </td><td class="markdownTableBodyLeft">Wake-Up Function Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB wake-up function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">INNAKEN   </td><td class="markdownTableBodyLeft">Active NAK Function And Its Status In IN Token    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = When device responds NAK after receiving IN token, IN NAK status will not be    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">updated to USBD_EPSTS register, so that the USB interrupt event will not be asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = IN NAK status will be updated to USBD_EPSTS register and the USB interrupt event    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">will be asserted, when the device responds NAK after receiving IN token.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12509">12509</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga81295b1746685a75014c3e12f4e9b0f7" name="ga81295b1746685a75014c3e12f4e9b0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81295b1746685a75014c3e12f4e9b0f7">&#9670;&nbsp;</a></span>INTEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md150"></a>
Offset: 0xE0  PWM Interrupt Enable Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">ZIENn   </td><td class="markdownTableBodyLeft">PWM Zero Point Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Zero point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Zero point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">IFAIEN0_1   </td><td class="markdownTableBodyLeft">PWM_CH0/1 Interrupt Flag Accumulator Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">PIENn   </td><td class="markdownTableBodyLeft">PWM Period Point Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Period point interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Period point interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When up-down counter type period point means center point.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Odd channels will read always 0 at complementary mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">IFAIEN2_3   </td><td class="markdownTableBodyLeft">PWM_CH2/3 Interrupt Flag Accumulator Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">CMPUIENn   </td><td class="markdownTableBodyLeft">PWM Compare Up Count Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare up count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare up count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUIEN1, 3, 5 use as another CMPUIEN for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">IFAIEN4_5   </td><td class="markdownTableBodyLeft">PWM_CH4/5 Interrupt Flag Accumulator Interrupt Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Interrupt Flag accumulator interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Interrupt Flag accumulator interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]   </td><td class="markdownTableBodyCenter">CMPDIENn   </td><td class="markdownTableBodyLeft">PWM Compare Down Count Interrupt Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Compare down count interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Compare down count interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDIEN1, 3, 5 use as another CMPDIEN for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05853">5853</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga40d4a93fadbc005cf8c56c8816b4f412" name="ga40d4a93fadbc005cf8c56c8816b4f412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40d4a93fadbc005cf8c56c8816b4f412">&#9670;&nbsp;</a></span>INTEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTEN1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md151"></a>
Offset: 0xE4  PWM Interrupt Enable Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRKEIEN0_1   </td><td class="markdownTableBodyLeft">PWM Edge-Detect Brake Interrupt Enable For Channel0/1 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel0/1 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel0/1 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BRKEIEN2_3   </td><td class="markdownTableBodyLeft">PWM Edge-Detect Brake Interrupt Enable For Channel2/3 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel2/3 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel2/3 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BRKEIEN4_5   </td><td class="markdownTableBodyLeft">PWM Edge-Detect Brake Interrupt Enable For Channel4/5 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge-detect Brake interrupt for channel4/5 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge-detect Brake interrupt for channel4/5 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRKLIEN0_1   </td><td class="markdownTableBodyLeft">PWM Level-Detect Brake Interrupt Enable For Channel0/1 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel0/1 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel0/1 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">BRKLIEN2_3   </td><td class="markdownTableBodyLeft">PWM Level-Detect Brake Interrupt Enable For Channel2/3 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel2/3 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel2/3 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BRKLIEN4_5   </td><td class="markdownTableBodyLeft">PWM Level-Detect Brake Interrupt Enable For Channel4/5 (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level-detect Brake interrupt for channel4/5 Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level-detect Brake interrupt for channel4/5 Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05854">5854</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf3adc9983e565314770706309d61a8c1" name="gaf3adc9983e565314770706309d61a8c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3adc9983e565314770706309d61a8c1">&#9670;&nbsp;</a></span>INTSRC <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::INTSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md9"></a>
Offset: 0xDC  ADC interrupt n Source Enable Control Register, n=0~3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SPLIE0   </td><td class="markdownTableBodyLeft">Sample Module 0 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 0 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 0 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SPLIE1   </td><td class="markdownTableBodyLeft">Sample Module 1 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 1 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 1 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SPLIE2   </td><td class="markdownTableBodyLeft">Sample Module 2 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 2 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 2 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">SPLIE3   </td><td class="markdownTableBodyLeft">Sample Module 3 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 3 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 3 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SPLIE4   </td><td class="markdownTableBodyLeft">Sample Module 4 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 4 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 4 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SPLIE5   </td><td class="markdownTableBodyLeft">Sample Module 5 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 5 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 5 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">SPLIE6   </td><td class="markdownTableBodyLeft">Sample Module 6 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 6 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 6 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SPLIE7   </td><td class="markdownTableBodyLeft">Sample Module 7 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 7 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 7 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">SPLIE8   </td><td class="markdownTableBodyLeft">Sample Module 8 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 8 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 8 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SPLIE9   </td><td class="markdownTableBodyLeft">Sample Module 9 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 9 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 9 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">SPLIE10   </td><td class="markdownTableBodyLeft">Sample Module 10 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 10 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 10 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">SPLIE11   </td><td class="markdownTableBodyLeft">Sample Module 11 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 11 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 11 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPLIE12   </td><td class="markdownTableBodyLeft">Sample Module 12 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 12 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 12 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">SPLIE13   </td><td class="markdownTableBodyLeft">Sample Module 13 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 13 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 13 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">SPLIE14   </td><td class="markdownTableBodyLeft">Sample Module 14 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 14 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 14 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SPLIE15   </td><td class="markdownTableBodyLeft">Sample Module 15 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 15 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 15 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">SPLIE16   </td><td class="markdownTableBodyLeft">Sample Module 16 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 16 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 16 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">SPLIE17   </td><td class="markdownTableBodyLeft">Sample Module 17 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 17 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 17 interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">SPLIE18   </td><td class="markdownTableBodyLeft">Sample Module 18 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample Module 18 interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample Module 18 interrupt Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00730">730</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacd4cd8191565b69ec9a7131b093927ca" name="gacd4cd8191565b69ec9a7131b093927ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd4cd8191565b69ec9a7131b093927ca">&#9670;&nbsp;</a></span>INTSRC <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTSRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md63"></a>
Offset: 0x20/0x60/0xA0/0xE0/0x120/0x160  Port A-F Interrupt Source Flag</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">INTSRCn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Interrupt Source Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation :    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No action.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear the corresponding pending interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation :    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No interrupt at Px.n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n generates an interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02660">2660</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gabca3f483870c56da0d2200491b0a9148" name="gabca3f483870c56da0d2200491b0a9148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabca3f483870c56da0d2200491b0a9148">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md103"></a>
Offset: 0x41C  PDMA Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ABTIF   </td><td class="markdownTableBodyLeft">PDMA Read/Write Target Abort Interrupt Flag (Read-Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that PDMA has target abort error; Software can read PDMA_ABTSTS register to find which channel has target abort error.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No AHB bus ERROR response received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = AHB bus ERROR response received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TDIF   </td><td class="markdownTableBodyLeft">Transfer Done Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that PDMA controller has finished transmission; User can read PDMA_TDSTS register to indicate which channel finished transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Not finished yet.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel has finished transmission.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TEIF   </td><td class="markdownTableBodyLeft">Table Empty Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that PDMA controller has finished each table transmission and the operation is Stop mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can read TEIF register to indicate which channel finished transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel transfer is not finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel transfer is finished and the operation is in idle state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8:15]   </td><td class="markdownTableBodyCenter">REQTOFn   </td><td class="markdownTableBodyLeft">Request Time-out Flag For Each Channel [N]    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates that PDMA controller has waited peripheral request for a period defined by PDMA_TOCn, user can write 1 to clear these bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No request time-out.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Peripheral request time-out.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04332">4332</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5272ebbbabfb3fa227985f2eee2f5a83" name="ga5272ebbbabfb3fa227985f2eee2f5a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5272ebbbabfb3fa227985f2eee2f5a83">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md201"></a>
Offset: 0x2C  RTC Interrupt Indicator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ALMIF   </td><td class="markdownTableBodyLeft">RTC Alarm Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC time counters RTC_TIME and RTC_CAL match the alarm setting time registers RTC_TALM and RTC_CALM, this bit will be set to 1 and an interrupt will be generated if RTC Alarm Interrupt enabled ALMIEN (RTC_INTEN[0]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Chip will be waken up if RTC Alarm Interrupt is enabled when chip is at Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Alarm condition is not matched.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Alarm condition is matched.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TICKIF   </td><td class="markdownTableBodyLeft">RTC Time Tick Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When RTC time tick happened, this bit will be set to 1 and an interrupt will be generated if RTC Tick Interrupt enabled TICKIEN (RTC_INTEN[1]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Chip will also be waken up if RTC Tick Interrupt is enabled and this bit is set to 1 when chip is running at Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Tick condition does not occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tick condition occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SNPDIF   </td><td class="markdownTableBodyLeft">Snoop Detect Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When tamper pin transition event is detected, this bit is set to 1 and an interrupt is generated if Snoop Detection Interrupt enabled SNPDIEN (RTC_INTEN[2]) is set to1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Chip will be waken up from Power-down mode if spare register snooper detect interrupt is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No snoop event is detected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Snoop event is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07648">7648</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaadeadbb0ba51539b0c2de4ad947fb0a8" name="gaadeadbb0ba51539b0c2de4ad947fb0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadeadbb0ba51539b0c2de4ad947fb0a8">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md218"></a>
Offset: 0x1C  SC Interrupt Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIF   </td><td class="markdownTableBodyLeft">Receive Data Reach Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for received data reaching trigger level RXTRGLV (SC_CTL[7:6]) interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of received data reaching RXTRGLV (SC_CTL[7:6]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software reads data from SC_DAT and receiver buffer data byte number is less than RXTRGLV (SC_CTL[7:6]), this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TBEIF   </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transmit buffer empty interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of transmit buffer empty state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software wants to clear this bit, software must write data to DAT(SC_DAT[7:0]) buffer and then this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TERRIF   </td><td class="markdownTableBodyLeft">Transfer Error Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for transfer error interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transfer error states is at SC_STATUS register which includes receiver break error BEF(SC_STATUS[6]), frame error FEF(SC_STATUS[5]), parity error PEF(SC_STATUS[4]) and receiver buffer overflow error RXOV(SC_STATUS[0]), transmit buffer overflow error TXOV(SC_STATUS[8]), receiver retry over limit error RXOVERR(SC_STATUS[22]) and transmitter retry over limit error TXOVERR(SC_STATUS[30]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BEF(SC_STATUS[6]), FEF(SC_STATUS[5]), PEF(SC_STATUS[4]), RXOV(SC_STATUS[0]), TXOV(SC_STATUS[8]), RXOVERR(SC_STATUS[22]) or TXOVERR(SC_STATUS[30]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So, if software wants to clear this bit, software must write 1 to each field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR0IF   </td><td class="markdownTableBodyLeft">Timer0 Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR0 interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR1IF   </td><td class="markdownTableBodyLeft">Timer1 Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR1 interrupt status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR2IF   </td><td class="markdownTableBodyLeft">Timer2 Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for TMR2 interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BGTIF   </td><td class="markdownTableBodyLeft">Block Guard Time Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for block guard time interrupt status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is valid when RXBGTEN (SC_ALTCTL[12]) is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but it can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CDIF   </td><td class="markdownTableBodyLeft">Card Detect Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for card detect interrupt status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The card detect status is CINSERT (SC_STATUS[12]) and CREMOVE(SC_STATUS[11]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is the status flag of CINSERT(SC_STATUS[12]) or CREMOVE(SC_STATUS[11])].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So if software wants to clear this bit, software must write 1 to this field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">INITIF   </td><td class="markdownTableBodyLeft">Initial End Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for activation (ACTEN(SC_ALTCTL[3])), deactivation (DACTEN (SC_ALTCTL[2])) and warm reset (WARSTEN (SC_ALTCTL[4])) sequence interrupt status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RBTOIF   </td><td class="markdownTableBodyLeft">Receiver Buffer Time-Out Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used for receiver buffer time-out interrupt status flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field is the status flag of receiver buffer time-out state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If software wants to clear this bit, software must read all receiver buffer remaining data by reading SC_DAT buffer,.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">ACERRIF   </td><td class="markdownTableBodyLeft">Auto Convention Error Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates auto convention sequence error.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the received TS at ATR state is neither 0x3B nor 0x3F, this bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08499">8499</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga28f4013b18574183c6e2f05351bdf93f" name="ga28f4013b18574183c6e2f05351bdf93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28f4013b18574183c6e2f05351bdf93f">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md272"></a>
Offset: 0x08  Timer Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TIF   </td><td class="markdownTableBodyLeft">Timer Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt flag status of Timer while 24-bit timer up counter CNT (TIMERx_CNT[23:0]) value reaches to CMPDAT (TIMERx_CMP[23:0]) value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CNT value matches the CMPDAT value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TWKF   </td><td class="markdownTableBodyLeft">Timer Wake-Up Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt wake-up flag status of timer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer does not cause CPU wake-up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CPU wake-up from Idle or Power-down mode if timer time-out interrupt signal generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11254">11254</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gada15f66e56e66795932cb68174048260" name="gada15f66e56e66795932cb68174048260"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada15f66e56e66795932cb68174048260">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md284"></a>
Offset: 0x1C  UART Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RDAIF   </td><td class="markdownTableBodyLeft">Receive Data Available Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the number of bytes in the RX FIFO equals the RFITL then the RDAIF(UART_INTSTS[0]) will be set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If RDAIEN (UART_INTEN [0]) is enabled, the RDA interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RDA interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RDA interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and it will be cleared when the number of unread bytes of RX FIFO drops below the threshold level (RFITL(UART_FIFO[7:4])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">THREIF   </td><td class="markdownTableBodyLeft">Transmit Holding Register Empty Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the last data of TX FIFO is transferred to Transmitter Shift Register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If THREIEN (UART_INTEN[1]) is enabled, the THRE interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No THRE interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = THRE interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and it will be cleared when writing data into UART_DAT (TX FIFO not empty).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RLSIF   </td><td class="markdownTableBodyLeft">Receive Line Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the RX receive data have parity error, frame error or break error (at least one of 3 bits, BIF(UART_FIFOSTS[6]), FEF(UART_FIFOSTS[5]) and PEF(UART_FIFOSTS[4]), is set).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If RLSIEN (UART_INTEN [2]) is enabled, the RLS interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RLS interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RLS interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: In RS-485 function mode, this field is set include receiver detect and received address byte character (bit9 = '1') bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">At the same time, the bit of ADDRDETF (UART_FIFOSTS[3]) is also set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only and reset to 0 when all bits of BIF (UART_FIFOSTS[6]), FEF(UART_FIFOSTS[5]) and PEF(UART_FIFOSTS[4]) are cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: In RS-485 function mode, this bit is read only and reset to 0 when all bits of BIF (UART_FIFOSTS[6]) , FEF(UART_FIFOSTS[5]) and PEF(UART_FIFOSTS[4]) and ADDRDETF (UART_FIFOSTS[3]) are cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MODEMIF   </td><td class="markdownTableBodyLeft">MODEM Interrupt Flag (Read Only) Channel This bit is set when the nCTS pin has state change (CTSDETF (UART_MODEMSTS[0]) = 1). If MODEMIEN (UART_INTEN [3]) is enabled, the Modem interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Modem interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Modem interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and reset to 0 when bit CTSDETF is cleared by a write 1 on CTSDETF(UART_MODEMSTS[0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">RXTOIF   </td><td class="markdownTableBodyLeft">Time-Out Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the RX FIFO is not empty and no activities occurred in the RX FIFO and the time-out counter equal to TOIC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TOUTIEN (UART_INTEN [4]) is enabled, the Tout interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Time-out interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and user can read UART_DAT (RX is in active) to clear it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BUFERRIF   </td><td class="markdownTableBodyLeft">Buffer Error Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the TX FIFO or RX FIFO overflows (TXOVIF (UART_FIFOSTS[24]) or RXOVIF (UART_FIFOSTS[0]) is set).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When BERRIF (UART_INTSTS[5])is set, the transfer is not correct.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If BFERRIEN (UART_INTEN [8]) is enabled, the buffer error interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No buffer error interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Buffer error interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared if both of RXOVIF(UART_FIFOSTS[0]) and TXOVIF(UART_FIFOSTS[24]) are cleared to 0 by writing 1 to RXOVIF(UART_FIFOSTS[0]) and TXOVIF(UART_FIFOSTS[24]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">WKIF   </td><td class="markdownTableBodyLeft">UART Wake-up Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when DATWKIF (UART_INTSTS[17]) or CTSWKIF(UART_INTSTS[16]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No DATWKIF and CTSWKIF are generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = DATWKIF or CTSWKIF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared if both of DATWKIF (UART_INTSTS[17]) and CTSWKIF(UART_INTSTS[16]) are cleared to 0 by writing 1 to DATWKIF (UART_INTSTS[17]) and CTSWKIF (UART_INTSTS[17]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">LINIF   </td><td class="markdownTableBodyLeft">LIN Bus Interrupt Flag (Read Only) (Not Available in UART2/UART3 Channel)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when LIN slave header detect (SLVHDETF (UART_LINSTS[0] =1)), LIN break detect (BRKDETF(UART_LINSTS[9])=1), bit error detect (BITEF(UART_LINSTS[9])=1), LIN slave ID parity error (SLVIDPEF(UART_LINSTS[2]) = 1) or LIN slave header error detect (SLVHEF (UART_LINSTS[1])).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If LIN_ IEN (UART_INTEN [8]) is enabled the LIN interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of SLVHDETF, BRKDETF, BITEF, SLVIDPEF and SLVHEF is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = At least one of SLVHDETF, BRKDETF, BITEF, SLVIDPEF and SLVHEF is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared when SLVHDETF(UART_LINSTS[0]), BRKDETF(UART_LINSTS[8]), BITEF(UART_LINSTS[9]), SLVIDPEF (UART_LINSTS[2]), SLVHEF(UART_LINSTS[1]) and SLVSYNCF(UART_LINSTS[3]) all are cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RDAINT   </td><td class="markdownTableBodyLeft">Receive Data Available Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if RDAIEN (UART_INTEN[0]) and RDAIF (UART_INTSTS[0]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RDA interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RDA interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">THREINT   </td><td class="markdownTableBodyLeft">Transmit Holding Register Empty Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if THREIEN (UART_INTEN[1])and THREIF(UART_INTSTS[1]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No DATE interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = DATE interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">RLSINT   </td><td class="markdownTableBodyLeft">Receive Line Status Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if RLSIEN (UART_INTEN[2]) and RLSIF(UART_INTSTS[2]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RLS interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RLS interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">MODEMINT   </td><td class="markdownTableBodyLeft">MODEM Status Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if MODEMIEN(UART_INTEN[3]) and MODEMIF(UART_INTSTS[4]) are both set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Modem interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Modem interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">RXTOINT   </td><td class="markdownTableBodyLeft">Time-Out Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if TOUTIEN(UART_INTEN[4]) and RXTOIF(UART_INTSTS[4]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Tout interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tout interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BUFERRINT   </td><td class="markdownTableBodyLeft">Buffer Error Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if BFERRIEN(UART_INTEN[5]) and BERRIF(UART_INTSTS[5]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No buffer error interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Buffer error interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">LININT   </td><td class="markdownTableBodyLeft">LIN Bus Interrupt Indicator (Read Only)(Not Available in UART2/UART3 Channel)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if LINIEN (UART_INTEN[8]) and LIN IF(UART_INTSTS[7]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No LIN Bus interrupt is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The LIN Bus interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CTSWKIF   </td><td class="markdownTableBodyLeft">nCTS Wake-Up Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by nCTS wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKCTSIEN (UART_INTEN[9])is enabled, the wake-up interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">DATWKIF   </td><td class="markdownTableBodyLeft">Data Wake-Up Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if chip wake-up from power-down state by data wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip stays in power-down state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip wake-up from power-down state by data wake-up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If WKDATIEN (UART_INTEN[10]) is enabled, the wake-up interrupt is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is read only, but can be cleared by writing '1' to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">HWRLSIF   </td><td class="markdownTableBodyLeft">In DMA Mode, Receive Line Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the RX receive data have parity error, frame error or break error (at least one of 3 bits, BIF (UART_FIFOSTS[6]), FEF (UART_FIFOSTS[5]) and PEF (UART_FIFOSTS[4]) is set).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If RLSIEN (UART_INTEN [2]) is enabled, the RLS interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RLS interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RLS interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: In RS-485 function mode, this field include receiver detect any address byte received address byte character (bit9 = '1') bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In UART function mode, this bit is read only and reset to 0 when all bits of BIF(UART_FIFOSTS[6]) , FEF(UART_FIFOSTS[5]) and PEF(UART_FIFOSTS[4]) are cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: In RS-485 function mode, this bit is read only and reset to 0 when all bits of BIF(UART_FIFOSTS[6]) , FEF(UART_FIFOSTS[5]) and PEF(UART_FIFOSTS[4]) and ADDRDETF (UART_FIFOSTS[3]) are cleared    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">HWMODIF   </td><td class="markdownTableBodyLeft">In DMA Mode, MODEM Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the nCTS pin has state change (CTSDETF (UART_CTSDETF[0] =1)).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If MODEMIEN (UART_INTEN [3]) is enabled, the Modem interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Modem interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Modem interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and reset to 0 when the bit UART_CTSDETF (US_MSR[0]) is cleared by writing 1 on CTSDETF (UART_CTSDETF [0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">HWTOIF   </td><td class="markdownTableBodyLeft">In DMA Mode, Time-Out Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the RX FIFO is not empty and no activities occurred in the RX FIFO and the time-out counter equal to TOIC (UART_TOUT[7:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TOUTIEN (UART_INTEN [4]) is enabled, the Tout interrupt will be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Time-out interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Time-out interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and user can read UART_DAT (RX is in active) to clear it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">HWBUFEIF   </td><td class="markdownTableBodyLeft">In DMA Mode, Buffer Error Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when the TX or RX FIFO overflows (TXOVIF (UART_FIFOSTS [24]) or RXOVIF (UART_FIFOSTS[0]) is set).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When BERRIF (UART_INTSTS[5]) is set, the transfer maybe is not correct.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If BFERRIEN (UART_INTEN [5]) is enabled, the buffer error interrupt will be generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No buffer error interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Buffer error interrupt flag is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared when both TXOVIF (UART_FIFOSTS[24]]) and RXOVIF (UART_FIFOSTS[0]) are cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">HWRLSINT   </td><td class="markdownTableBodyLeft">In DMA Mode, Receive Line Status Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if RLSIEN (UART_INTEN[2])and HWRLSIF(UART_INTSTS[18]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No RLS interrupt is generated in DMA mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RLS interrupt is generated in DMA mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">HWMODINT   </td><td class="markdownTableBodyLeft">In DMA Mode, MODEM Status Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if MODEMIEN(UART_INTEN[3]) and HWMODIF(UART_INTSTS[3]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Modem interrupt is generated in DMA mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Modem interrupt is generated in DMA mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">HWTOINT   </td><td class="markdownTableBodyLeft">In DMA Mode, Time-Out Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if TOUTIEN (UART_INTEN[4])and HWTOIF(UART_INTSTS[20]) are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Tout interrupt is generated in DMA mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Tout interrupt is generated in DMA mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">HWBUFEINT   </td><td class="markdownTableBodyLeft">In DMA Mode, Buffer Error Interrupt Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if BFERRIEN (UART_INTEN[5]) and HWBEIF (UART_INTSTS[5])are both set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No buffer error interrupt is generated in DMA mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Buffer error interrupt is generated in DMA mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11890">11890</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad4867f71eea031e776dda15f9ee8941d" name="gad4867f71eea031e776dda15f9ee8941d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4867f71eea031e776dda15f9ee8941d">&#9670;&nbsp;</a></span>INTSTS <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md295"></a>
Offset: 0x04  USB Interrupt Event Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BUSIF   </td><td class="markdownTableBodyLeft">BUS Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The BUS event means that there is one of the suspense or the resume function in the bus.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No BUS event occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bus event occurred; check USB_ATTR[3:0] to know which kind of bus event was occurred, cleared by write 1 to USB_INTSTS[0].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">USBIF   </td><td class="markdownTableBodyLeft">USB Event Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The USB event includes the SETUP Token, IN Token, OUT ACK, ISO IN, or ISO OUT events in the bus.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No USB event occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred, check EPSTS0~7 to know which kind of USB event occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Cleared by write 1 to USB_INTSTS[1] or EPEVT0~7 and SETUP (USB_INTSTS[31]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">VBDETIF   </td><td class="markdownTableBodyLeft">VBUS Detection Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = There is not attached/detached event in the USB.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = There is attached/detached event in the USB bus and it is cleared by write 1 to USB_INTSTS[2].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">NEVWKIF   </td><td class="markdownTableBodyLeft">USB No-Event-Wake-Up Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Wake-up event occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Wake-up event occurred, cleared by write 1 to USB_INTSTS[3].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SOFIF   </td><td class="markdownTableBodyLeft">Start of Frame Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SOF event does not occur.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SOF event occurred, cleared by write 1 to USBD_INTSTS[4].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">EPEVT0   </td><td class="markdownTableBodyLeft">Endpoint 0's USB Event Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 0, check USB_EPSTS[10:8] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[16] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">EPEVT1   </td><td class="markdownTableBodyLeft">Endpoint 1's USB Event Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 1, check USB_EPSTS[13:11] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[17] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">EPEVT2   </td><td class="markdownTableBodyLeft">Endpoint 2's USB Event Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 2, check USB_EPSTS[16:14] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[18] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">EPEVT3   </td><td class="markdownTableBodyLeft">Endpoint 3's USB Event Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 3, check USB_EPSTS[19:17] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[19] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">EPEVT4   </td><td class="markdownTableBodyLeft">Endpoint 4's USB Event Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 4, check USB_EPSTS[22:20] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[20] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">EPEVT5   </td><td class="markdownTableBodyLeft">Endpoint 5's USB Event Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 5, check USB_EPSTS[25:23] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[21] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">EPEVT6   </td><td class="markdownTableBodyLeft">Endpoint 6's USB Event Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 6.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 6, check USB_EPSTS[28:26] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[22] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">EPEVT7   </td><td class="markdownTableBodyLeft">Endpoint 7's USB Event Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No event occurred on endpoint 7.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB event occurred on Endpoint 7, check USB_EPSTS[31:29] to know which kind of USB event was occurred, cleared by write 1 to USB_INTSTS[23] or USB_INTSTS[1].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">SETUP   </td><td class="markdownTableBodyLeft">Setup Event Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Setup event.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SETUP event occurred, cleared by write 1 to USB_INTSTS[31].   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12510">12510</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga41061229cc18a31f1af6b34efcbbf7d2" name="ga41061229cc18a31f1af6b34efcbbf7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41061229cc18a31f1af6b34efcbbf7d2">&#9670;&nbsp;</a></span>INTSTS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md152"></a>
Offset: 0xE8  PWM Interrupt Flag Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">ZIFn   </td><td class="markdownTableBodyLeft">PWM Zero Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM counter reaches zero, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">IFAIF0_1   </td><td class="markdownTableBodyLeft">PWM_CH0/1 Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFSEL0_1 in PWM_IFA register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">PIFn   </td><td class="markdownTableBodyLeft">PWM Period Point Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when PWM counter reaches PWM_PERIODn, software can write 1 to clear this bit to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">IFAIF2_3   </td><td class="markdownTableBodyLeft">PWM_CH2/3 Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFSEL2_3 in PWM_IFA register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">CMPUIFn   </td><td class="markdownTableBodyLeft">PWM Compare Up Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when PWM counter up count and reaches PWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in up counter type selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPUIF1, 3, 5 use as another CMPUIF for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">IFAIF4_5   </td><td class="markdownTableBodyLeft">PWM_CH4/5 Interrupt Flag Accumulator Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when condition match IFSEL4_5 in PWM_IFA register, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:24]   </td><td class="markdownTableBodyCenter">CMPDIFn   </td><td class="markdownTableBodyLeft">PWM Compare Down Count Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Flag is set by hardware when PWM counter down count and reaches PWM_CMPDATn, software can clear this bit by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If CMPDAT equal to PERIOD, this flag is not working in down counter type selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: In complementary mode, CMPDIF1, 3, 5 use as another CMPDIF for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05855">5855</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6fcc3e96ee7b50286d6bb90347ce006d" name="ga6fcc3e96ee7b50286d6bb90347ce006d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fcc3e96ee7b50286d6bb90347ce006d">&#9670;&nbsp;</a></span>INTSTS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::INTSTS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md153"></a>
Offset: 0xEC  PWM Interrupt Flag Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BRKEIF0   </td><td class="markdownTableBodyLeft">PWM Channel0 Edge-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BRKEIF1   </td><td class="markdownTableBodyLeft">PWM Channel1 Edge-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">BRKEIF2   </td><td class="markdownTableBodyLeft">PWM Channel2 Edge-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">BRKEIF3   </td><td class="markdownTableBodyLeft">PWM Channel3 Edge-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BRKEIF4   </td><td class="markdownTableBodyLeft">PWM Channel4 Edge-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">BRKEIF5   </td><td class="markdownTableBodyLeft">PWM Channel5 Edge-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 edge-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 edge-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">BRKLIF0   </td><td class="markdownTableBodyLeft">PWM Channel0 Level-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">BRKLIF1   </td><td class="markdownTableBodyLeft">PWM Channel1 Level-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">BRKLIF2   </td><td class="markdownTableBodyLeft">PWM Channel2 Level-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">BRKLIF3   </td><td class="markdownTableBodyLeft">PWM Channel3 Level-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">BRKLIF4   </td><td class="markdownTableBodyLeft">PWM Channel4 Level-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">BRKLIF5   </td><td class="markdownTableBodyLeft">PWM Channel5 Level-Detect Brake Interrupt Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 level-detect brake event do not happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 level-detect brake event happened, this bit is set to 1, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">BRKESTS0   </td><td class="markdownTableBodyLeft">PWM Channel0 Edge-Detect Brake Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel0 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">BRKESTS1   </td><td class="markdownTableBodyLeft">PWM Channel1 Edge-Detect Brake Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel1 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">BRKESTS2   </td><td class="markdownTableBodyLeft">PWM Channel2 Edge-Detect Brake Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel2 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">BRKESTS3   </td><td class="markdownTableBodyLeft">PWM Channel3 Edge-Detect Brake Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel3 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">BRKESTS4   </td><td class="markdownTableBodyLeft">PWM Channel4 Edge-Detect Brake Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel4 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">BRKESTS5   </td><td class="markdownTableBodyLeft">PWM Channel5 Edge-Detect Brake Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 edge-detect brake state is released.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 edge-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel5 at brake state, writing 1 to clear.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">BRKLSTS0   </td><td class="markdownTableBodyLeft">PWM Channel0 Level-Detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel0 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel0 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel0 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">BRKLSTS1   </td><td class="markdownTableBodyLeft">PWM Channel1 Level-Detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel1 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel1 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel1 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">BRKLSTS2   </td><td class="markdownTableBodyLeft">PWM Channel2 Level-Detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel2 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel2 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel2 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">BRKLSTS3   </td><td class="markdownTableBodyLeft">PWM Channel3 Level-Detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel3 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel3 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel3 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">BRKLSTS4   </td><td class="markdownTableBodyLeft">PWM Channel4 Level-Detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel4 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel4 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel4 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">BRKLSTS5   </td><td class="markdownTableBodyLeft">PWM Channel5 Level-Detect Brake Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM channel5 level-detect brake state is released.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When PWM channel5 level-detect brake detects a falling edge of any enabled brake source; this flag will be set to indicate the PWM channel5 at brake state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and auto cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When enabled brake source return to high level, PWM will release brake state until current PWM period finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM waveform will start output from next full PWM period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05856">5856</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7c2a3e05f14e8b636392f403d091f48c" name="ga7c2a3e05f14e8b636392f403d091f48c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c2a3e05f14e8b636392f403d091f48c">&#9670;&nbsp;</a></span>INTTYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::INTTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md61"></a>
Offset: 0x18/0x58/0x98/0xD8/0x118/0x158  Port A-F Interrupt Trigger Type Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">TYPEn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Edge Or Level Detection Interrupt Trigger Type Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TYPE (Px_INTTYPE[n]) bit is used to control the triggered interrupt is by level trigger or by edge trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by edge trigger, the trigger source can be controlled by de-bounce.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt is by level trigger, the input source is sampled by one HCLK clock and generates the interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Edge trigger interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Level trigger interrupt.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the pin is set as the level trigger interrupt, only one level can be set on the registers RHIEN (Px_INTEN[n+16])/FLIEN (Px_INTEN[n]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If both levels to trigger interrupt are set, the setting is ignored and no interrupt will occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The de-bounce function is valid only for edge triggered interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the interrupt mode is level triggered, the de-bounce enable bit is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02658">2658</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae220d21942847ae93322ba00e6911e5c" name="gae220d21942847ae93322ba00e6911e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae220d21942847ae93322ba00e6911e5c">&#9670;&nbsp;</a></span>IPRST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md240"></a>
Offset: 0x08  Peripheral  Reset Control Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CHIPRST   </td><td class="markdownTableBodyLeft">Chip One-Shot Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will reset the whole chip, including Processor core and all peripherals, and this bit will automatically return to 0 after the 2 clock cycles.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CHIPRST is same as the POR reset, all the chip controllers is reset and the chip setting from flash are also reload.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">About the difference between CHIPRST and SYSRESETREQ, please refer to section 5.2.2    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip one shot reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CPURST   </td><td class="markdownTableBodyLeft">Processor Core One-Shot Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit will only reset the processor core and Flash Memory Controller(FMC), and this bit will automatically return to 0 after the 2 clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Processor core normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Processor core one-shot reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PDMARST   </td><td class="markdownTableBodyLeft">PDMA Controller Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit to 1 will generate a reset signal to the PDMA.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User needs to set this bit to 0 to release from reset state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">EBIRST   </td><td class="markdownTableBodyLeft">EBI Controller Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 will generate a reset signal to the EBI.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User needs to set this bit to 0 to release from the reset state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EBI controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EBI controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">USBHRST   </td><td class="markdownTableBodyLeft">USBH Controller Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 will generate a reset signal to the USB host controller.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User needs to set this bit to 0 to release from the reset state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USBH controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USBH controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CRCRST   </td><td class="markdownTableBodyLeft">CRC Calculation Unit Reset (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 will generate a reset signal to the CRC calculation module.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User needs to set this bit to 0 to release from the reset state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CRC Calculation unit normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CRC Calculation unit reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10310">10310</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf8683a6bf8116c92108bbb38385942e0" name="gaf8683a6bf8116c92108bbb38385942e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8683a6bf8116c92108bbb38385942e0">&#9670;&nbsp;</a></span>IPRST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md241"></a>
Offset: 0x0C  Peripheral Reset Control Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">GPIORST   </td><td class="markdownTableBodyLeft">GPIO Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = GPIO controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = GPIO controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TMR0RST   </td><td class="markdownTableBodyLeft">Timer0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer0 controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer0 controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">TMR1RST   </td><td class="markdownTableBodyLeft">Timer1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer1 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer1 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">TMR2RST   </td><td class="markdownTableBodyLeft">Timer2 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer2 controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer2 controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TMR3RST   </td><td class="markdownTableBodyLeft">Timer3 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Timer3 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Timer3 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">I2C0RST   </td><td class="markdownTableBodyLeft">I2C0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C0 controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C0 controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">I2C1RST   </td><td class="markdownTableBodyLeft">I2C1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C1 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = I2C1 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPI0RST   </td><td class="markdownTableBodyLeft">SPI0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI0 controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI0 controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">SPI1RST   </td><td class="markdownTableBodyLeft">SPI1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI1 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI1 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">UART0RST   </td><td class="markdownTableBodyLeft">UART0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART0 controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART0 controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">UART1RST   </td><td class="markdownTableBodyLeft">UART1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">UART2RST   </td><td class="markdownTableBodyLeft">UART2 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART2 controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART2 controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">UART3RST   </td><td class="markdownTableBodyLeft">UART3 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART3 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART3 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">USBDRST   </td><td class="markdownTableBodyLeft">USB Device Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB device controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB device controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28]   </td><td class="markdownTableBodyCenter">EADCRST   </td><td class="markdownTableBodyLeft">EADC Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EADC controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EADC controller reset.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10311">10311</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga15fba5658eb489848ce7e205bb20cf4f" name="ga15fba5658eb489848ce7e205bb20cf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15fba5658eb489848ce7e205bb20cf4f">&#9670;&nbsp;</a></span>IPRST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md242"></a>
Offset: 0x10  Peripheral Reset Control Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SC0RST   </td><td class="markdownTableBodyLeft">SC0 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC0 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC0 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">PWM0RST   </td><td class="markdownTableBodyLeft">PWM0 Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM0 controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM0 controller reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">PWM1RST   </td><td class="markdownTableBodyLeft">PWM1 Controller Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM1 controller normal operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM1 controller reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">TKRST   </td><td class="markdownTableBodyLeft">Touch Key Controller Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Touch Key controller normal operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Touch Key controller reset.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10312">10312</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga48a7af5856f364eabfddd9450442b44d" name="ga48a7af5856f364eabfddd9450442b44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48a7af5856f364eabfddd9450442b44d">&#9670;&nbsp;</a></span>IRC48MTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC48MTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md265"></a>
Offset: 0x130  IRC48M Trim Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">FREQSEL   </td><td class="markdownTableBodyLeft">Trim Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the target frequency of internal 48 MHz high-speed oscillator auto trim.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During auto trim operation, if clock error detected with CESTOPEN is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Disable HIRC auto trim function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Enable HIRC auto trim function and trim HIRC to 48 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">LOOPSEL   </td><td class="markdownTableBodyLeft">Trim Calculation Loop Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that trim value calculation is based on how many reference clocks.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim value calculation is based on average difference in 4 clocks of reference clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim value calculation is based on average difference in 8 clocks of reference clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim value calculation is based on average difference in 16 clocks of reference clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim value calculation is based on average difference in 32 clocks of reference clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RETRYCNT   </td><td class="markdownTableBodyLeft">Trim Value Update Limitation Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that how many times the auto trim circuit will try to update the HIRC trim value before the frequency of HIRC locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the HIRC locked, the internal trim value update counter will be reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the trim value update counter reached this limitation value and frequency of HIRC still doesn't lock, the auto trim operation will be disabled and FREQSEL will be cleared to 00.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim retry count limitation is 64 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim retry count limitation is 128 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim retry count limitation is 256 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim retry count limitation is 512 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CESTOPEN   </td><td class="markdownTableBodyLeft">Clock Error Stop Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The trim operation is keep going if clock is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The trim operation is stopped if clock is inaccuracy.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">REFCKSEL   </td><td class="markdownTableBodyLeft">Reference Clock Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HIRC trim 48M reference clock is from LXT (32.768 kHz) or HXT(12MHz).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC trim 48M reference clock is from internal USB synchronous mode or HXT(12MHz).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10341">10341</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga13b834513df9d7e2ab5dd2fee748acb2" name="ga13b834513df9d7e2ab5dd2fee748acb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13b834513df9d7e2ab5dd2fee748acb2">&#9670;&nbsp;</a></span>IRC48MTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC48MTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md266"></a>
Offset: 0x134  IRC48M Trim Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIEN   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if an interrupt will be triggered while HIRC trim value update limitation count reached and HIRC frequency still not locked on target frequency set by FREQSEL(SYS_IRCTCTL[1:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high and TFAILIF(SYS_IRCTSTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable TFAILIF(SYS_IRC48MTSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable TFAILIF(SYS_IRC48MTSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKEIEN   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to1, and CLKERRIF(SYS_IRCTSTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable CLKERRIF(SYS_IRC48MTSTS[2]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable CLKERRIF(SYS_IRC48MTSTS[2]) status to trigger an interrupt to CPU.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10342">10342</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaacf7fc87ab81ed0249ebb62707bcd292" name="gaacf7fc87ab81ed0249ebb62707bcd292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacf7fc87ab81ed0249ebb62707bcd292">&#9670;&nbsp;</a></span>IRC48MTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRC48MTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md267"></a>
Offset: 0x138  IRC48M Trim Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FREQLOCK   </td><td class="markdownTableBodyLeft">HIRC Frequency Lock Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the internal 48 MHz high-speed oscillator frequency is locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a status bit and doesn't trigger any interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIF   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that internal 48 MHz high-speed oscillator trim value update limitation count reached and the internal 48 MHz high-speed oscillator clock frequency still doesn't be locked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set, the auto trim operation stopped and FREQSEL(SYS_IRC48MTCTL[1:0]) will be cleared to 00 by hardware automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and TFAILIEN(SYS_IRC48MTIEN[1]) is high, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Trim value update limitation count does not reach.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Trim value update limitation count reached and internal 48 MHz high-speed oscillator frequency still not locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKERRIF   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the frequency of external 32.768 kHz low-speed crystal or internal 48 MHz high-speed oscillator is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set to 1, the auto trim operation stopped and FREQSEL(SYS_IRC48MTCL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN(SYS_IRC48MTCTL[8]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and CLKEIEN(SYS_IRC48MTIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock frequency is accuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock frequency is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10343">10343</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaa51a5824b1af00c8f26ff83ce56f783" name="gaaa51a5824b1af00c8f26ff83ce56f783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa51a5824b1af00c8f26ff83ce56f783">&#9670;&nbsp;</a></span>IRCTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md261"></a>
Offset: 0xF0  IRC Trim Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">FREQSEL   </td><td class="markdownTableBodyLeft">Trim Frequency Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the target frequency of internal 22.1184 MHz high-speed oscillator auto trim.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">During auto trim operation, if clock error detected with CESTOPEN is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Disable HIRC auto trim function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Enable HIRC auto trim function and trim HIRC to 22.1184 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Enable HIRC auto trim function and trim HIRC to 24 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">LOOPSEL   </td><td class="markdownTableBodyLeft">Trim Calculation Loop Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that trim value calculation is based on how many 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim value calculation is based on average difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim value calculation is based on average difference in 8 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim value calculation is based on average difference in 16 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim value calculation is based on average difference in 32 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 32.768 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RETRYCNT   </td><td class="markdownTableBodyLeft">Trim Value Update Limitation Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines that how many times the auto trim circuit will try to update the HIRC trim value before the frequency of HIRC locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the HIRC locked, the internal trim value update counter will be reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the trim value update counter reached this limitation value and frequency of HIRC still doesn't lock, the auto trim operation will be disabled and FREQSEL will be cleared to 00.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Trim retry count limitation is 64 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Trim retry count limitation is 128 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Trim retry count limitation is 256 loops.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Trim retry count limitation is 512 loops.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CESTOPEN   </td><td class="markdownTableBodyLeft">Clock Error Stop Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The trim operation is keep going if clock is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The trim operation is stopped if clock is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10335">10335</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4c06a5e28aa9c28124e02c92522cf1e4" name="ga4c06a5e28aa9c28124e02c92522cf1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c06a5e28aa9c28124e02c92522cf1e4">&#9670;&nbsp;</a></span>IRCTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md262"></a>
Offset: 0xF4  IRC Trim Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIEN   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if an interrupt will be triggered while HIRC trim value update limitation count reached and HIRC frequency still not locked on target frequency set by FREQSEL(SYS_IRCTCTL[1:0]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is high and TFAILIF(SYS_IRCTSTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable TFAILIF(SYS_IRCTSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable TFAILIF(SYS_IRCTSTS[1]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKEIEN   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set to1, and CLKERRIF(SYS_IRCTSTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disable CLKERRIF(SYS_IRCTSTS[2]) status to trigger an interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enable CLKERRIF(SYS_IRCTSTS[2]) status to trigger an interrupt to CPU.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10336">10336</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1bf1f8624823a7294d240fc7e74a27cb" name="ga1bf1f8624823a7294d240fc7e74a27cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bf1f8624823a7294d240fc7e74a27cb">&#9670;&nbsp;</a></span>IRCTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md263"></a>
Offset: 0xF8  IRC Trim Interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FREQLOCK   </td><td class="markdownTableBodyLeft">HIRC Frequency Lock Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the internal 22.1184 MHz high-speed oscillator frequency is locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a status bit and doesn't trigger any interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TFAILIF   </td><td class="markdownTableBodyLeft">Trim Failure Interrupt Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that internal 22.1184 MHz high-speed oscillator trim value update limitation count reached and the internal 22.1184 MHz high-speed oscillator clock frequency still doesn't be locked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set, the auto trim operation stopped and FREQSEL(SYS_iRCTCTL[1:0]) will be cleared to 00 by hardware automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and TFAILIEN(SYS_IRCTIEN[1]) is high, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Trim value update limitation count does not reach.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Trim value update limitation count reached and internal 22.1184 MHz high-speed oscillator frequency still not locked.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CLKERRIF   </td><td class="markdownTableBodyLeft">Clock Error Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the frequency of external 32.768 kHz low-speed crystal or internal 22.1184 MHz high-speed oscillator is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once this bit is set to 1, the auto trim operation stopped and FREQSEL(SYS_IRCTCL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN(SYS_IRCTCTL[8]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set and CLKEIEN(SYS_IRCTIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock frequency is accuracy.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock frequency is inaccuracy.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10337">10337</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac01ae1a9bbaa02f54a6e7cc944450b62" name="gac01ae1a9bbaa02f54a6e7cc944450b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac01ae1a9bbaa02f54a6e7cc944450b62">&#9670;&nbsp;</a></span>IRDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::IRDA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md287"></a>
Offset: 0x28  UART IrDA Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TXEN   </td><td class="markdownTableBodyLeft">IrDA Receiver/Transmitter Selection Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = IrDA Transmitter Disabled and Receiver Enabled. (Default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = IrDA Transmitter Enabled and Receiver Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In IrDA function mode (FUNCSEL(UART_FUNCSEL[1:0])=10), the first received data is unreliable and it should be skipped if IrDA receiver is enabled (TXEN(UART_IRDA[1])=0) at the first time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">TXINV   </td><td class="markdownTableBodyLeft">IrDA Inverse Transmitting Output Signal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None inverse transmitting signal. (Default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Inverse transmitting output signal.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RXINV   </td><td class="markdownTableBodyLeft">IrDA Inverse Receive Input Signal    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None inverse receiving input signal.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Inverse receiving input signal. (Default)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11893">11893</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga75f3856febaa771dd514073d127d0f91" name="ga75f3856febaa771dd514073d127d0f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75f3856febaa771dd514073d127d0f91">&#9670;&nbsp;</a></span>ISPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md42"></a>
Offset: 0x04  ISP Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPADDR   </td><td class="markdownTableBodyLeft">ISP Address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The NuMicro M471M/R1/S is equipped with embedded flash.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISPADDR[1:0] must be kept 00 for ISP 32-bit operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISPADDR[2:0] must be kept 000 for ISP 64-bit operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Checksum Calculation command, this field is the flash starting address for checksum calculation, 2 Kbytes alignment is necessary for checksum calculation.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02336">2336</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga095e1f869199de86a9f56bcaae06ea69" name="ga095e1f869199de86a9f56bcaae06ea69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga095e1f869199de86a9f56bcaae06ea69">&#9670;&nbsp;</a></span>ISPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md44"></a>
Offset: 0x0C  ISP CMD Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6:0]   </td><td class="markdownTableBodyCenter">CMD   </td><td class="markdownTableBodyLeft">ISP CMD    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP command table is shown below:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x00= FLASH Read.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x04= Read Unique ID.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0B= Read Company ID.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0C= Read Device ID.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x0D= Read Checksum.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x21= FLASH 32-bit Program.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x22= FLASH Page Erase.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x27= FLASH Multi-Word Program.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x2D= Run Checksum Calculation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x2E= Vector Remap.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0x61= FLASH 64-bit Program.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The other commands are invalid.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02338">2338</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae9417e5f36c49c47f9daa77155b7b687" name="gae9417e5f36c49c47f9daa77155b7b687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9417e5f36c49c47f9daa77155b7b687">&#9670;&nbsp;</a></span>ISPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md41"></a>
Offset: 0x00  ISP Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPEN   </td><td class="markdownTableBodyLeft">ISP Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ISP function enable bit. Set this bit to enable ISP function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">BS   </td><td class="markdownTableBodyLeft">Boot Select (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When MBS in CONFIG0 is 1, set/clear this bit to select next booting from LDROM/APROM, respectively.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit also functions as chip booting status flag, which can be used to check where chip booted from.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the inverted value of CBS[1] (CONFIG0[7]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Booting from APROM when MBS (CONFIG0[5]) is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Booting from LDROM when MBS (CONFIG0[5]) is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">APUEN   </td><td class="markdownTableBodyLeft">APROM Update Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = APROM cannot be updated when the chip runs in APROM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = APROM can be updated when the chip runs in APROM.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CFGUEN   </td><td class="markdownTableBodyLeft">CONFIG Update Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = CONFIG cannot be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = CONFIG can be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">LDUEN   </td><td class="markdownTableBodyLeft">LDROM Update Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">LDROM update enable bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = LDROM cannot be updated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LDROM can be updated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">ISPFF   </td><td class="markdownTableBodyLeft">ISP Fail Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit needs to be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) SPROM is erased/programmed if SPUEN is set to 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(5) SPROM is programmed at SPROM secured mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Page Erase command at LOCK mode with ICE connection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Erase or Program command at brown-out detected    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) Destination address is illegal, such as over an available range.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) Invalid ISP commands    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">BL   </td><td class="markdownTableBodyLeft">Boot Loader Booting (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the inverted value of MBS (CONFIG0[5]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Any reset, except CPU reset (CPU is 1) or system reset (SYS), BL will be reloaded.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to check chip boot from Boot Loader or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User should keep original value of this bit when updating FMC_ISPCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Booting from APROM or LDROM.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Booting from Boot Loader.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02335">2335</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9c48d59719ca197e52d7eae9d26c6600" name="ga9c48d59719ca197e52d7eae9d26c6600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c48d59719ca197e52d7eae9d26c6600">&#9670;&nbsp;</a></span>ISPDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md43"></a>
Offset: 0x08  ISP Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPDAT   </td><td class="markdownTableBodyLeft">ISP Data    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write data to this register before ISP program operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read data from this register after ISP read operation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For Run Checksum Calculation command, ISPDAT is the memory size (byte) and 2 Kbytes alignment.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For ISP Read Checksum command, ISPDAT is the checksum result.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ISPDAT = 0x0000_0000, it means that (1) the checksum calculation is in progress, (2) the memory range for checksum calculation is incorrect, or (3) all of data are 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02337">2337</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6f4e93377445909cf29c19efd1897cc2" name="ga6f4e93377445909cf29c19efd1897cc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f4e93377445909cf29c19efd1897cc2">&#9670;&nbsp;</a></span>ISPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md48"></a>
Offset: 0x40  ISP Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPBUSY   </td><td class="markdownTableBodyLeft">ISP Busy Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPGO(FMC_ISPTRG[0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP is progressed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2:1]   </td><td class="markdownTableBodyCenter">CBS   </td><td class="markdownTableBodyLeft">Boot Selection Of CONFIG (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the CBS (CONFIG0[7:6]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The following function is valid when MBS (FMC_ISPSTS[3])= 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = LDROM with IAP mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = LDROM without IAP mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = APROM with IAP mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = APROM without IAP mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MBS   </td><td class="markdownTableBodyLeft">Boot From Boot Loader Selection Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is initiated with the MBS (CONFIG0[5]) after any reset is happened except CPU reset (CPU is 1) or system reset (SYS) is happened    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Booting from Boot Loader.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Booting    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">from LDROM/APROM.(see CBS bit setting)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PGFF   </td><td class="markdownTableBodyLeft">Flash Program With Fast Verification Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set if data is mismatched at ISP programming verification.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is clear by performing ISP flash erase or ISP read CID operation.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Flash Program is success.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Flash Program is fail. Program data is different with data in the flash memory    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">ISPFF   </td><td class="markdownTableBodyLeft">ISP Fail Flag (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) SPROM is erased/programmed if SPUEN is set to 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(5) SPROM is programmed at SPROM secured mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Page Erase command at LOCK mode with ICE connection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Erase or Program command at brown-out detected    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) Destination address is illegal, such as over an available range.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) Invalid ISP commands    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:9]   </td><td class="markdownTableBodyCenter">VECMAP   </td><td class="markdownTableBodyLeft">Vector Page Mapping Address (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">All access to 0x0000_0000~0x0000_01FF is remapped to the flash memory address {VECMAP[14:0], 9'h000} ~ {VECMAP[14:0], 9'h1FF}   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02343">2343</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga172d47d716db9a6a91f01d0c63fae006" name="ga172d47d716db9a6a91f01d0c63fae006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga172d47d716db9a6a91f01d0c63fae006">&#9670;&nbsp;</a></span>ISPTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::ISPTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md45"></a>
Offset: 0x10  ISP Trigger Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ISPGO   </td><td class="markdownTableBodyLeft">ISP Start Trigger (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP operation and this bit will be cleared to 0 by hardware automatically when ISP operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP operation is finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP is progressed.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02339">2339</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga552b276e5bff03b91856d12227352a4c" name="ga552b276e5bff03b91856d12227352a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga552b276e5bff03b91856d12227352a4c">&#9670;&nbsp;</a></span>IVSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IVSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md244"></a>
Offset: 0x1C  Internal Voltage Source Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">VTEMPEN   </td><td class="markdownTableBodyLeft">Temperature Sensor Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable/disable temperature sensor function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Temperature sensor function Disabled (default).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Temperature sensor function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: After this bit is set to 1, the value of temperature sensor output can be obtained from ADC conversion result.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to ADC function chapter for details.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">VBATUGEN   </td><td class="markdownTableBodyLeft">VBAT Unity Gain Buffer Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used to enable/disable VBAT unity gain buffer function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = VBAT unity gain buffer function Disabled (default).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = VBAT unity gain buffer function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: After this bit is set to 1, the value of VBAT unity gain buffer output voltage can be obtained from ADC conversion result   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10315">10315</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa8c9f364107138b9ec8a4734656dc82b" name="gaa8c9f364107138b9ec8a4734656dc82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8c9f364107138b9ec8a4734656dc82b">&#9670;&nbsp;</a></span>LEAPYEAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LEAPYEAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md199"></a>
Offset: 0x24  RTC Leap Year Indicator Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">LEAPYEAR   </td><td class="markdownTableBodyLeft">Leap Year Indication Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = This year is not a leap year.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = This year is leap year.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07646">7646</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gafabb58cc2e95cfafa6b62518953d37aa" name="gafabb58cc2e95cfafa6b62518953d37aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafabb58cc2e95cfafa6b62518953d37aa">&#9670;&nbsp;</a></span>LINE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::LINE</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md280"></a>
Offset: 0x0C  UART Line Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">WLS   </td><td class="markdownTableBodyLeft">Word Length Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field sets UART word length.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 5 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 6 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 7 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 8 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">NSB   </td><td class="markdownTableBodyLeft">Number Of "STOP Bit"    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = One "STOP bit" is generated in the transmitted data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When select 5-bit word length, 1.5 "STOP bit" is generated in the transmitted data.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When select 6-, 7- and 8-bit word length, 2 "STOP bit" is generated in the transmitted data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">PBE   </td><td class="markdownTableBodyLeft">Parity Bit Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No parity bit generated Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Parity bit generated Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note : Parity bit is generated on each outgoing character and is checked on each incoming data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">EPE   </td><td class="markdownTableBodyLeft">Even Parity Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Odd number of logic 1's is transmitted and checked in each word.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Even number of logic 1's is transmitted and checked in each word.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:This bit has effect only when PBE (UART_LINE[3]) is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SPE   </td><td class="markdownTableBodyLeft">Stick Parity Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stick parity Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Stick parity Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If PBE (UART_LINE[3]) and EPE (UART_LINE[4]) are logic 1, the parity bit is transmitted and checked as logic 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If PBE (UART_LINE[3]) is 1 and EPE (UART_LINE[4]) is 0 then the parity bit is transmitted and checked as 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BCB   </td><td class="markdownTableBodyLeft">Break Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Break Control Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Break Control Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When this bit is set to logic 1, the serial data output (TX) is forced to the Spacing State (logic 0).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit acts only on TX line and has no effect on the transmitter logic.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11886">11886</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacba045f2e1488e37ed18ec38dae3eb71" name="gacba045f2e1488e37ed18ec38dae3eb71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba045f2e1488e37ed18ec38dae3eb71">&#9670;&nbsp;</a></span>LOAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::LOAD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md128"></a>
Offset: 0x28  PWM Load Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">LOADn   </td><td class="markdownTableBodyLeft">Re-Load PWM Comparator Register (CMPDAT) Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is software write, hardware clear when current PWM period end.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set load window of window loading mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No load window is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Load window is set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only use in window loading mode, WINLDENn(PWM_CTL0[13:8]) = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05825">5825</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2777cbf948e62a67a7ce9d80d2b5e37d" name="ga2777cbf948e62a67a7ce9d80d2b5e37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2777cbf948e62a67a7ce9d80d2b5e37d">&#9670;&nbsp;</a></span>LXTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LXTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md207"></a>
Offset: 0x100  RTC 32.768 kHz Oscillator Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">LXTEN   </td><td class="markdownTableBodyLeft">Backup Domain 32K Oscillator Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Oscillator is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Oscillator is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls 32 kHz oscillator on/off.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can set either LXTEN in RTC domain or system manager control register CLK_PWRCTL[1] (LXTEN) to enable 32 kHz oscillator.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is set 1, X32 kHz oscillator keep running after system power is turned off, if this bit is clear to 0, oscillator is turned off when system power is turned off.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:1]   </td><td class="markdownTableBodyCenter">GAIN   </td><td class="markdownTableBodyLeft">Oscillator Gain Option    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can select oscillator gain according to crystal external loading and operating temperature range.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The larger gain value corresponding to stronger driving capability and higher power consumption.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = L0 mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = L1 mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = L2 mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = L3 mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = L4 mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = L5 mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = L6 mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = L7 mode (Default).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07655">7655</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga369111932acb2dec07748d4175e21d55" name="ga369111932acb2dec07748d4175e21d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga369111932acb2dec07748d4175e21d55">&#9670;&nbsp;</a></span>LXTICTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LXTICTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md209"></a>
Offset: 0x108  X32KI Pin Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">IO Operation Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = X32KI (PF.1) is input only mode, without pull-up resistor.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = X32KI (PF.1) is output push pull mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = X32KI (PF.1) is open drain mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = X32KI (PF.1) is input only mode with internal pull up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DOUT   </td><td class="markdownTableBodyLeft">IO Output Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KI (PF.1) output low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KI (PF.1) output high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CTLSEL   </td><td class="markdownTableBodyLeft">IO Pin State Backup Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When low speed 32 kHz oscillator is disabled, X32KI (PF.1) pin can be used as GPIO function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can program CTLSEL bit to decide X32KI (PF.1) I/O function is controlled by system power domain GPIO module or VBAT power domain RTC_LXTICTL control register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KI (PF.1) pin I/O function is controlled by GPIO module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It becomes floating state when system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KI (PF.1) pin I/O function is controlled by VBAT power domain, X32KI (PF.1) pin function and I/O status are controlled by OPMODE[1:0] and DOUT after CTLSEL it set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I/O pin keeps the previous state after system power is turned off.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07657">7657</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5daf37838e6745d0b7cd1d91b14a0764" name="ga5daf37838e6745d0b7cd1d91b14a0764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5daf37838e6745d0b7cd1d91b14a0764">&#9670;&nbsp;</a></span>LXTOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::LXTOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md208"></a>
Offset: 0x104  X32KO Pin Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">GPF0 Operation Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = X32KO (PF.0) is input only mode, without pull-up resistor.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = X32KO (PF.0) is output push pull mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = X32KO (PF.0) is open drain mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = X32KO (PF.0) is input only mode with internal pull up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DOUT   </td><td class="markdownTableBodyLeft">IO Output Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KO (PF.0) output low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KO (PF.0) output high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CTLSEL   </td><td class="markdownTableBodyLeft">IO Pin State Backup Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When low speed 32 kHz oscillator is disabled, X32KO (PF.0) pin can be used as GPIO function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can program CTLSEL bit to decide X32KO (PF.0) I/O function is controlled by system power domain GPIO module or VBAT power domain RTC_LXTOCTL control register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = X32KO (PF.0) pin I/O function is controlled by GPIO module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It becomes floating when system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = X32KO (PF.0) pin I/O function is controlled by VBAT power domain, X32KO (PF.0) pin function and I/O status are controlled by OPMODE[1:0] and DOUT after CTLSEL it set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I/O pin keeps the previous state after system power is turned off.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07656">7656</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5781796564afa8436d6075e6e4c7dbb3" name="ga5781796564afa8436d6075e6e4c7dbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5781796564afa8436d6075e6e4c7dbb3">&#9670;&nbsp;</a></span>MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::MODE</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md55"></a>
Offset: 0x00/0x40/0x80/0xC0/0x100/0x140  Port A-F I/O Mode Control</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2n+1:2n]   </td><td class="markdownTableBodyCenter">MODEn   </td><td class="markdownTableBodyLeft">Port A-F I/O Pin[n] Mode Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Determine each I/O mode of Px.n pins.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Px.n is in Input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Px.n is in Push-pull Output mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Px.n is in Open-drain Output mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Px.n is in Quasi-bidirectional mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The initial value of this field is defined by CIOINI (CONFIG0 [10]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CIOINI is set to 0, the default value is 0xFFFF_FFFF and all pins will be quasi-bidirectional mode after chip powered on.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CIOINI is set to 1, the default value is 0x0000_0000 and all pins will be    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">input mode after chip powered on.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02652">2652</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa38873ff3f8930d902c756500ec1eb4a" name="gaa38873ff3f8930d902c756500ec1eb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa38873ff3f8930d902c756500ec1eb4a">&#9670;&nbsp;</a></span>MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::MODEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md281"></a>
Offset: 0x10  UART Modem Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RTS   </td><td class="markdownTableBodyLeft">nRTS (Request-To-Send) Signal Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is direct control internal nRTS signal active or not, and then drive the nRTS pin output with RTSACTLV bit configuration.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nRTS signal is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nRTS signal is inactive.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This nRTS signal control bit is not effective when nRTS auto-flow control is enabled in UART function mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This nRTS signal control bit is not effective when RS-485 auto direction mode (AUD) is enabled in RS-485 function mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RTSACTLV   </td><td class="markdownTableBodyLeft">nRTS Pin Active Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the active level state of nRTS pin output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =n RTS pin output is high level active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nRTS pin output is low level active. (Default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Refer to Figure 6.21-10 and Figure 6.21-11 for UART function mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Refer to Figure 6.21-21 and Figure 6.21-22 for RS-485 function mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">RTSSTS   </td><td class="markdownTableBodyLeft">nRTS Pin Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit mirror from nRTS pin output of voltage logic status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nRTS pin output is low level voltage logic state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nRTS pin output is high level voltage logic state.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11887">11887</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa690036996b10aec30c30f25f68692e6" name="gaa690036996b10aec30c30f25f68692e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa690036996b10aec30c30f25f68692e6">&#9670;&nbsp;</a></span>MODEMSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::MODEMSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md282"></a>
Offset: 0x14  UART Modem Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CTSDETF   </td><td class="markdownTableBodyLeft">Detect nCTS State Change Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever nCTS input has change state, and it will generate Modem interrupt to CPU when MODEMIEN (UART_INTEN [3]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS input has not change state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS input has change state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CTSSTS   </td><td class="markdownTableBodyLeft">nCTS Pin Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit mirror from nCTS pin input of voltage logic status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS pin input is low level voltage logic state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS pin input is high level voltage logic state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit echoes when UART Controller peripheral clock is enabled, and nCTS multi-function port is selected.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CTSACTLV   </td><td class="markdownTableBodyLeft">nCTS Pin Active Level    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the active level state of nCTS pin input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = nCTS pin input is high level active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = nCTS pin input is low level active. (Default)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11888">11888</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0b100ed602ea54e8ba1226b36101b42c" name="ga0b100ed602ea54e8ba1226b36101b42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b100ed602ea54e8ba1226b36101b42c">&#9670;&nbsp;</a></span>MPADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md54"></a>
Offset: 0xC4  ISP Multi-Program Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">MPADDR   </td><td class="markdownTableBodyLeft">ISP Multi-Word Program Address    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">MPADDR is the address of ISP multi-word program operation when ISPGO flag is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">MPADDR will keep the final ISP address when ISP multi-word program is complete.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02351">2351</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga42512a8571832bff135b0c6f2f1be540" name="ga42512a8571832bff135b0c6f2f1be540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42512a8571832bff135b0c6f2f1be540">&#9670;&nbsp;</a></span>MPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md49"></a>
Offset: 0x80  ISP Data0 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPDAT0   </td><td class="markdownTableBodyLeft">ISP Data 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the first 32-bit data for 32-bit/64-bit/multi-word programming, and it is also the mirror of FMC_ISPDAT, both registers keep the same data   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02345">2345</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5b099a7831b7f0ad5cbe228be847bd90" name="ga5b099a7831b7f0ad5cbe228be847bd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b099a7831b7f0ad5cbe228be847bd90">&#9670;&nbsp;</a></span>MPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md50"></a>
Offset: 0x84  ISP Data1 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPDAT1   </td><td class="markdownTableBodyLeft">ISP Data 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the second 32-bit data for 64-bit/multi-word programming.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02346">2346</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1e07ee801277e3e301212d8e61eaee18" name="ga1e07ee801277e3e301212d8e61eaee18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1e07ee801277e3e301212d8e61eaee18">&#9670;&nbsp;</a></span>MPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md51"></a>
Offset: 0x88  ISP Data2 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPDAT2   </td><td class="markdownTableBodyLeft">ISP Data 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the third 32-bit data for multi-word programming.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02347">2347</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4cb3b0e3ebc01d2daa63b7714f4005f5" name="ga4cb3b0e3ebc01d2daa63b7714f4005f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cb3b0e3ebc01d2daa63b7714f4005f5">&#9670;&nbsp;</a></span>MPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md52"></a>
Offset: 0x8C  ISP Data3 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">ISPDAT3   </td><td class="markdownTableBodyLeft">ISP Data 3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is the fourth 32-bit data for multi-word programming.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02348">2348</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac5553c8de6ee8057263f6bfbe96ad0cb" name="gac5553c8de6ee8057263f6bfbe96ad0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5553c8de6ee8057263f6bfbe96ad0cb">&#9670;&nbsp;</a></span>MPSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">FMC_T::MPSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md53"></a>
Offset: 0xC0  ISP Multi-Program Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">MPBUSY   </td><td class="markdownTableBodyLeft">ISP Multi-Word Program Busy Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to start ISP Multi-Word program operation and this bit will be cleared to 0 by hardware automatically when ISP Multi-Word program operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPGO(FMC_ISPTRG[0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP Multi-Word program operation is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP Multi-Word program operation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">is progressed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PPGO   </td><td class="markdownTableBodyLeft">ISP Multi-Program Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ISP multi-word program operation is not active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ISP multi-word program operation is in progress.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ISPFF   </td><td class="markdownTableBodyLeft">ISP Fail Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the mirror of ISPFF (FMC_ISPCTL[6]), it needs to be cleared by writing 1 to FMC_ISPCTL[6] or FMC_ISPSTS[6].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when a triggered ISP meets any of the following conditions:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) APROM writes to itself if APUEN is set to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) LDROM writes to itself if LDUEN is set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(3) CONFIG is erased/programmed if CFGUEN is set to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(4) SPROM is erased/programmed if SPUEN is set to 0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(5) SPROM is programmed at SPROM secured mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(6) Page Erase command at LOCK mode with ICE connection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(7) Erase or Program command at brown-out detected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(8) Destination address is illegal, such as over an available range.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(9) Invalid ISP commands    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">D0   </td><td class="markdownTableBodyLeft">ISP DATA 0 Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT0 is written and auto-clear to 0 when the FMC_MPDAT0 data is programmed to flash complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT0 register is empty, or program to flash complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT0 register has been written, and not program to flash complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">D1   </td><td class="markdownTableBodyLeft">ISP DATA 1 Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT1 is written and auto-clear to 0 when the FMC_MPDAT1 data is programmed to flash complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT1 register is empty, or program to flash complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT1 register has been written, and not program to flash complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">D2   </td><td class="markdownTableBodyLeft">ISP DATA 2 Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT2 is written and auto-clear to 0 when the FMC_MPDAT2 data is programmed to flash complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT2 register is empty, or program to flash complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT2 register has been written, and not program to flash complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">D3   </td><td class="markdownTableBodyLeft">ISP DATA 3 Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when FMC_MPDAT3 is written and auto-clear to 0 when the FMC_MPDAT3 data is programmed to flash complete.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = FMC_MPDAT3 register is empty, or program to flash complete.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = FMC_MPDAT3 register has been written, and not program to flash complete.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02350">2350</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac8439097ba3a140a30780629ca61cda0" name="gac8439097ba3a140a30780629ca61cda0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8439097ba3a140a30780629ca61cda0">&#9670;&nbsp;</a></span>MSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md141"></a>
Offset: 0xBC  PWM Mask Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">MSKDATn   </td><td class="markdownTableBodyLeft">PWM Mask Data Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This data bit control the state of PWMn output pin, if corresponding mask function is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Output logic low to PWMn.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Output logic high to PWMn.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05844">5844</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5dc91ba325591a97a296d44fc8289c42" name="ga5dc91ba325591a97a296d44fc8289c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5dc91ba325591a97a296d44fc8289c42">&#9670;&nbsp;</a></span>MSKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::MSKEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md140"></a>
Offset: 0xB8  PWM Mask Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">MSKENn   </td><td class="markdownTableBodyLeft">PWM Mask Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The PWM output signal will be masked when this bit is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The corresponding PWM channel n will output MSKDATn (PWM_MSK[5:0]) data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output signal is non-masked.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output signal is masked and output MSKDATn data.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05843">5843</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6b2577d06ac7ba198b6762aed0d64aa4" name="ga6b2577d06ac7ba198b6762aed0d64aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2577d06ac7ba198b6762aed0d64aa4">&#9670;&nbsp;</a></span>MXPLD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_EP_T::MXPLD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md291"></a>
Offset: 0x504/0x514/0x524/0x534/0x544/0x554/0x564/0x574  Endpoint 0~7 Maximal Payload Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">MXPLD   </td><td class="markdownTableBodyLeft">Maximal Payload    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Define the data length which is transmitted to host (IN token) or the actual data length which is received from the host (OUT token).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It also used to indicate that the endpoint is ready to be transmitted in IN token or received in OUT token.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(1) When the register is written by CPU,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For IN token, the value of MXPLD is used to define the data length to be transmitted and indicate the data buffer is ready.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For OUT token, it means that the controller is ready to receive data from the host and the value of MXPLD is the maximal data length comes from host.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(2) When the register is read by CPU,    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For IN token, the value of MXPLD is indicated by the data length be transmitted to host    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For OUT token, the value of MXPLD is indicated the actual data length receiving from host.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Once MXPLD is written, the data packets will be transmitted/received immediately after IN/OUT token arrived.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12272">12272</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8931451b8a98f814b5c6917ccfbc0934" name="ga8931451b8a98f814b5c6917ccfbc0934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8931451b8a98f814b5c6917ccfbc0934">&#9670;&nbsp;</a></span>NEXT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::NEXT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md93"></a>
Offset: 0x0C/0x1C/0x2C/0x3C/0x4C/0x5C/0x6C/0x7C/0x8C/0x9C/0xAC/0xBC  First Scatter-Gather Descriptor Table Offset Address of PDMA Channel 0~11</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:2]   </td><td class="markdownTableBodyCenter">NEXT   </td><td class="markdownTableBodyLeft">PDMA Next Descriptor Table Offset Address Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the offset of next descriptor table address in system memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The system memory based address is 0x2000_0000 (PDMA_SCATBA), if the next descriptor table is 0x2000_0100, then this field must fill in 0x0100.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The next descriptor table address must be word boundary.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Before filled transfer task in the descriptor table, user must check if the descriptor table is complete.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03995">3995</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8a8c0ca9ae2c3831ed1b189bb32f7cc6" name="ga8a8c0ca9ae2c3831ed1b189bb32f7cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a8c0ca9ae2c3831ed1b189bb32f7cc6">&#9670;&nbsp;</a></span>NMIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_INT_T::NMIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md268"></a>
Offset: 0x00  NMI Source Interrupt Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BODOUT   </td><td class="markdownTableBodyLeft">BOD NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BOD NMI source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BOD NMI source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">IRC_INT   </td><td class="markdownTableBodyLeft">IRC TRIM NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = IRC TRIM NMI source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = IRC TRIM NMI source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PWRWU_INT   </td><td class="markdownTableBodyLeft">Power-Down Mode Wake-Up NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Power-down mode wake-up NMI source Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power-down mode wake-up NMI source Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CLKFAIL   </td><td class="markdownTableBodyLeft">Clock Fail Detected NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock fail detected interrupt NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock fail detected interrupt NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RTC_INT   </td><td class="markdownTableBodyLeft">RTC NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TAMPER_INT   </td><td class="markdownTableBodyLeft">TAMPER_INT NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Backup register tamper detected interrupt.NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Backup register tamper detected interrupt.NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">EINT0   </td><td class="markdownTableBodyLeft">External Interrupt From PA.0, PD.2 Or PE.4 Pin NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External interrupt from PA.0, PD.2 or PE.4 pin NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External interrupt from PA.0, PD.2 or PE.4 pin NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">EINT1   </td><td class="markdownTableBodyLeft">External Interrupt From PB.0, PD.3 Or PE.5 Pin NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External interrupt from PB.0, PD.3 or PE.5 pin NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External interrupt from PB.0, PD.3 or PE.5 pin NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">EINT2   </td><td class="markdownTableBodyLeft">External Interrupt From PC.0 Pin NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External interrupt from PC.0 pin NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External interrupt from PC.0 pin NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">EINT3   </td><td class="markdownTableBodyLeft">External Interrupt From PD.0 Pin NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External interrupt from PD.0 pin NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External interrupt from PD.0 pin NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">EINT4   </td><td class="markdownTableBodyLeft">External Interrupt From PE.0 Pin NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External interrupt from PE.0 pin NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External interrupt from PE.0 pin NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">EINT5   </td><td class="markdownTableBodyLeft">External Interrupt From PF.0 Pin NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External interrupt from PF.0 pin NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External interrupt from PF.0 pin NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">UART0_INT   </td><td class="markdownTableBodyLeft">UART0 NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART0 NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART0 NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">UART1_INT   </td><td class="markdownTableBodyLeft">UART1 NMI Source Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 NMI source Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 NMI source Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10975">10975</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2897bc70ee93a1d84f5048741b204f38" name="ga2897bc70ee93a1d84f5048741b204f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2897bc70ee93a1d84f5048741b204f38">&#9670;&nbsp;</a></span>NMISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_INT_T::NMISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md269"></a>
Offset: 0x04  NMI source interrupt Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BODOUT   </td><td class="markdownTableBodyLeft">BOD Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = BOD interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = BOD interrupt is asserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">IRC_INT   </td><td class="markdownTableBodyLeft">IRC TRIM Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = HIRC TRIM interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = HIRC TRIM interrupt is asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PWRWU_INT   </td><td class="markdownTableBodyLeft">Power-Down Mode Wake-Up Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Power-down mode wake-up interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power-down mode wake-up interrupt is asserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CLKFAIL   </td><td class="markdownTableBodyLeft">Clock Fail Detected Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock fail detected interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock fail detected interrupt is asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">RTC_INT   </td><td class="markdownTableBodyLeft">RTC Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC interrupt is asserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">TAMPER_INT   </td><td class="markdownTableBodyLeft">TAMPER_INT Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Backup register tamper detected interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Backup register tamper detected interrupt is asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">EINT0   </td><td class="markdownTableBodyLeft">External Interrupt From PA.0, PD.2 Or PE.4 Pin Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Interrupt from PA.0, PD.2 or PE.4 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Interrupt from PA.0, PD.2 or PE.4 interrupt is asserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">EINT1   </td><td class="markdownTableBodyLeft">External Interrupt From PB.0, PD.3 Or PE.5 Pin Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Interrupt from PB.0, PD.3 or PE.5 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Interrupt from PB.0, PD.3 or PE.5 interrupt is asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">EINT2   </td><td class="markdownTableBodyLeft">External Interrupt From PC.0 Pin Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Interrupt from PC.0 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Interrupt from PC.0 interrupt is asserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">EINT3   </td><td class="markdownTableBodyLeft">External Interrupt From PD.0 Pin Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Interrupt from PD.0 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Interrupt from PD.0 interrupt is asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">EINT4   </td><td class="markdownTableBodyLeft">External Interrupt From PE.0 Pin Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Interrupt from PE.0 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Interrupt from PE.0 interrupt is asserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">EINT5   </td><td class="markdownTableBodyLeft">External Interrupt From PF.0 Pin Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External Interrupt from PF.0 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External Interrupt from PF.0 interrupt is asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">UART0_INT   </td><td class="markdownTableBodyLeft">UART0 Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 interrupt is asserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">UART1_INT   </td><td class="markdownTableBodyLeft">UART1 Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = UART1 interrupt is deasserted.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART1 interrupt is asserted.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10976">10976</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3574d759cf426bd6e97fd09d11641243" name="ga3574d759cf426bd6e97fd09d11641243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3574d759cf426bd6e97fd09d11641243">&#9670;&nbsp;</a></span>OVSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::OVSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md5"></a>
Offset: 0x5C  A/D Sample Module Start of Conversion Overrun Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:0]   </td><td class="markdownTableBodyCenter">SPOVF   </td><td class="markdownTableBodyLeft">A/D SAMPLE0~18 Overrun Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No sample module event overrun.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates a new sample module event is generated while an old one event is pending.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00726">726</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga82ff1cbdfa3c98b6bfac4063ff8dc058" name="ga82ff1cbdfa3c98b6bfac4063ff8dc058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82ff1cbdfa3c98b6bfac4063ff8dc058">&#9670;&nbsp;</a></span>PBUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PBUF</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md184"></a>
Offset: 0x304~0x318  PWM PERIOD0~5 Buffer</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PBUF   </td><td class="markdownTableBodyLeft">PWM Period Register Buffer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Used as PERIOD active register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05893">5893</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga98c44c630b54e2df3bf779fca81ff37e" name="ga98c44c630b54e2df3bf779fca81ff37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98c44c630b54e2df3bf779fca81ff37e">&#9670;&nbsp;</a></span>PDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md238"></a>
Offset: 0x00  Part Device Identification Number Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">PDID   </td><td class="markdownTableBodyLeft">Part Device Identification Number (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register reflects device part number code.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can read this register to identify which device is used.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10308">10308</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf672775f4c1aa1892d4a4c7bd26169ed" name="gaf672775f4c1aa1892d4a4c7bd26169ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf672775f4c1aa1892d4a4c7bd26169ed">&#9670;&nbsp;</a></span>PDMACAP0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md179"></a>
Offset: 0x240  PWM Capture Channel 01 PDMA Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CAPBUF   </td><td class="markdownTableBodyLeft">PWM Capture PDMA Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05886">5886</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9a0194b1ab45c3eb952aedd0dc002a47" name="ga9a0194b1ab45c3eb952aedd0dc002a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a0194b1ab45c3eb952aedd0dc002a47">&#9670;&nbsp;</a></span>PDMACAP2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md180"></a>
Offset: 0x244  PWM Capture Channel 23 PDMA Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CAPBUF   </td><td class="markdownTableBodyLeft">PWM Capture PDMA Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05887">5887</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacede5b517932ae388035ac7cbd29c613" name="gacede5b517932ae388035ac7cbd29c613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacede5b517932ae388035ac7cbd29c613">&#9670;&nbsp;</a></span>PDMACAP4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACAP4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md181"></a>
Offset: 0x248  PWM Capture Channel 45 PDMA Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">CAPBUF   </td><td class="markdownTableBodyLeft">PWM Capture PDMA Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is use as a buffer to transfer PWM capture rising or falling data to memory by PDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05888">5888</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae0949cb94807355ff5e93d3924bd3ef2" name="gae0949cb94807355ff5e93d3924bd3ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0949cb94807355ff5e93d3924bd3ef2">&#9670;&nbsp;</a></span>PDMACTL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md178"></a>
Offset: 0x23C  PWM PDMA Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CHEN0_1   </td><td class="markdownTableBodyLeft">Channel 0/1 PDMA Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 0/1 PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 0/1 PDMA function Enabled for the channel 0/1 captured data and transfer to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2:1]   </td><td class="markdownTableBodyCenter">CAPMOD0_1   </td><td class="markdownTableBodyLeft">Select PWM_RCAPDAT0/1 Or PWM_FCAPDAT0/1 To Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM_RCAPDAT0/1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM_FCAPDAT0/1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both PWM_RCAPDAT0/1 and PWM_FCAPDAT0/1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CAPORD0_1   </td><td class="markdownTableBodyLeft">Capture Channel 0/1 Rising/Falling Order    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the PWM_RCAPDAT0/1 or PWM_FCAPDAT0/1 is the first captured data transferred to memory through PDMA when CAPMOD0_1 = 11.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_FCAPDAT0/1 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_RCAPDAT0/1 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">CHSEL0_1   </td><td class="markdownTableBodyLeft">Select Channel 0/1 To Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CHEN2_3   </td><td class="markdownTableBodyLeft">Channel 2/3 PDMA Enable    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 2/3 PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 2/3 PDMA function Enabled for the channel 2/3 captured data and transfer to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:9]   </td><td class="markdownTableBodyCenter">CAPMOD2_3   </td><td class="markdownTableBodyLeft">Select PWM_RCAPDAT2/3 Or PWM_FCAODAT2/3 To Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM_RCAPDAT2/3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM_FCAPDAT2/3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both PWM_RCAPDAT2/3 and PWM_FCAPDAT2/3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CAPORD2_3   </td><td class="markdownTableBodyLeft">Capture Channel 2/3 Rising/Falling Order    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the PWM_RCAPDAT2/3 or PWM_FCAPDAT2/3 is the first captured data transferred to memory through PDMA when CAPMOD2_3 = 11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_FCAPDAT2/3 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_RCAPDAT2/3 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CHSEL2_3   </td><td class="markdownTableBodyLeft">Select Channel 2/3 To Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">CHEN4_5   </td><td class="markdownTableBodyLeft">Channel 4/5 PDMA Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel 4/5 PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel 4/5 PDMA function Enabled for the channel 4/5 captured data and transfer to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18:17]   </td><td class="markdownTableBodyCenter">CAPMOD4_5   </td><td class="markdownTableBodyLeft">Select PWM_RCAPDAT4/5 Or PWM_FCAPDAT4/5 To Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM_RCAPDAT4/5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM_FCAPDAT4/5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Both PWM_RCAPDAT4/5 and PWM_FCAPDAT4/5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">CAPORD4_5   </td><td class="markdownTableBodyLeft">Capture Channel 4/5 Rising/Falling Order    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to determine whether the PWM_RCAPDAT4/5 or PWM_FCAPDAT4/5 is the first captured data transferred to memory through PDMA when CAPMOD4_5 = 11.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM_FCAPDAT4/5 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM_RCAPDAT4/5 is the first captured data to memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">CHSEL4_5   </td><td class="markdownTableBodyLeft">Select Channel 4/5 To Do PDMA Transfer    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Channel4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel5.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05885">5885</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga70facf25a25f16b8d817cc8a5efee378" name="ga70facf25a25f16b8d817cc8a5efee378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70facf25a25f16b8d817cc8a5efee378">&#9670;&nbsp;</a></span>PDMACTL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md230"></a>
Offset: 0x0C  SPI PDMA Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TXPDMAEN   </td><td class="markdownTableBodyLeft">Transmit PDMA Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit PDMA function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In SPI master mode with full duplex transfer, if both TX and RX PDMA functions are enabled, RX PDMA function cannot be enabled prior to TX PDMA function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can enable TX PDMA function firstly or enable both functions simultaneously.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXPDMAEN   </td><td class="markdownTableBodyLeft">Receive PDMA Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receiver PDMA function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receiver PDMA function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PDMARST   </td><td class="markdownTableBodyLeft">PDMA Reset    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the PDMA control logic of the SPI controller. This bit will be automatically cleared to 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09308">9308</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga22ae13b8f046a4c754c80ac5b80390fc" name="ga22ae13b8f046a4c754c80ac5b80390fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22ae13b8f046a4c754c80ac5b80390fc">&#9670;&nbsp;</a></span>PENDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::PENDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md4"></a>
Offset: 0x58  A/D Start of Conversion Pending Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:0]   </td><td class="markdownTableBodyCenter">STPF   </td><td class="markdownTableBodyLeft">A/D Sample Module 0~18 Start Of Conversion Pending Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = There is no pending conversion for sample module.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample module ADC start of conversion is pending.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = clear pending flag and cancel the conversion for sample module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit remains 1 during pending state, when the respective ADC conversion is end, the STPFn (n=0~18) bit is automatically cleared to 0   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00725">725</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga202c954f8791685be52b3e3762c45981" name="ga202c954f8791685be52b3e3762c45981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga202c954f8791685be52b3e3762c45981">&#9670;&nbsp;</a></span>PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PERIOD</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md129"></a>
Offset: 0x30~0x44  PWM Period Register 0~5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PERIOD   </td><td class="markdownTableBodyLeft">PWM Period Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Count mode: In this mode, PWM counter counts from 0 to PERIOD, and restarts from 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Down-Count mode: In this mode, PWM counter counts from PERIOD to 0, and restarts from PERIOD.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM period time = (PERIOD+1) * PWM_CLK period.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Up-Down-Count mode: In this mode, PWM counter counts from 0 to PERIOD, then decrements to 0 and repeats again.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM period time = 2 * PERIOD * PWM_CLK period.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05827">5827</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac8a60f872bef683656908c02d93efaee" name="gac8a60f872bef683656908c02d93efaee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8a60f872bef683656908c02d93efaee">&#9670;&nbsp;</a></span>PHS0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md134"></a>
Offset: 0x80  PWM Counter Phase Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PHS   </td><td class="markdownTableBodyLeft">PWM Synchronous Start Phase Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05835">5835</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9b2b36f704ec8fede02d5a3820f8a1e5" name="ga9b2b36f704ec8fede02d5a3820f8a1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b2b36f704ec8fede02d5a3820f8a1e5">&#9670;&nbsp;</a></span>PHS2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md135"></a>
Offset: 0x84  PWM Counter Phase Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PHS   </td><td class="markdownTableBodyLeft">PWM Synchronous Start Phase Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05836">5836</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaff8fedadb86ec2b8197daddc04fa2647" name="gaff8fedadb86ec2b8197daddc04fa2647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff8fedadb86ec2b8197daddc04fa2647">&#9670;&nbsp;</a></span>PHS4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::PHS4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md136"></a>
Offset: 0x88  PWM Counter Phase Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">PHS   </td><td class="markdownTableBodyLeft">PWM Synchronous Start Phase Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PHS determines the PWM synchronous start phase value. These bits only use in synchronous function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05837">5837</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga717d5dd5b020c3b7c41a338ead1defe2" name="ga717d5dd5b020c3b7c41a338ead1defe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga717d5dd5b020c3b7c41a338ead1defe2">&#9670;&nbsp;</a></span>PIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::PIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md59"></a>
Offset: 0x10/0x50/0x90/0xD0/0x110/0x150  Port A-F Pin Value</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">PINn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Pin Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit of the register reflects the actual status of the respective Px.n pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the bit is 1, it indicates the corresponding pin status is high; else the pin status is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02656">2656</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7c045cb802cc04954a95356c2308ce4c" name="ga7c045cb802cc04954a95356c2308ce4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c045cb802cc04954a95356c2308ce4c">&#9670;&nbsp;</a></span>PINCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::PINCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md220"></a>
Offset: 0x24  SC Pin Control State Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PWREN   </td><td class="markdownTableBodyLeft">SC_PWREN Pin Signal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can set PWREN (SC_PINCTL[0]) and PWRINV (SC_PINCTL[11])to decide SC_PWR pin is in high or low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write this field to drive SC_PWR pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer PWRINV (SC_PINCTL[11]) description for programming SC_PWR pin voltage level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read this field to get SC_PWR pin status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_PWR pin status is low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_PWR pin status is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating at activation, warm reset or deactivation mode, this bit will be changed automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field when operating in these modes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SCRST   </td><td class="markdownTableBodyLeft">SC_RST Pin Signal    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_RST but user can drive SC_RST pin to high or low by setting this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write this field to drive SC_RST pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Drive SC_RST pin to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive SC_RST pin to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read this field to get SC_RST pin status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_RST pin status is low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_RST pin status is high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating at activation, warm reset or deactivation mode, this bit will be changed automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field when operating in these modes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">CSTOPLV   </td><td class="markdownTableBodyLeft">SC Clock Stop Level    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the clock polarity control in clock stop mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_CLK stopped in low level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_CLK stopped in high level.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">CLKKEEP   </td><td class="markdownTableBodyLeft">SC Clock Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC clock generation Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC clock always keeps free running.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When operating in activation, warm reset or deactivation mode, this bit will be changed automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field when operating in these modes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SCDOUT   </td><td class="markdownTableBodyLeft">SC Data Output Pin    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SCDATOUT but user can drive SCDATOUT pin to high or low by setting this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Drive SCDATOUT pin to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Drive SCDATOUT pin to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When SC is at activation, warm reset or deactivation mode, this bit will be changed automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So don't fill this field when SC is in these modes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">PWRINV   </td><td class="markdownTableBodyLeft">SC_POW Pin Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is used for inverse the SC_POW pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">There are four kinds of combination for SC_POW pin setting by PWRINV(SC_PINCTL[11]) and PWREN(SC_PINCTL[0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWRINV (SC_PINCTL[11]) is bit 1 and PWREN(SC_PINCTL[0]) is bit 0 for SC_POW_Pin as high or low voltage selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = SC_POW_ Pin is 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = SC_POW _Pin is 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = SC_POW _Pin is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = SC_POW_ Pin is 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software must select PWRINV (SC_PINCTL[11]) before Smart Card is enabled by SCEN (SC_CTL[0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SCDOSTS   </td><td class="markdownTableBodyLeft">SC Data Pin Output Status    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SCDATOUT    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SCDATOUT pin to low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SCDATOUT pin to high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When SC is operated at activation, warm reset or deactivation mode, this bit will be changed automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is not allowed to program when SC is operated at these modes.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">DATSTS   </td><td class="markdownTableBodyLeft">This bit is the pin status of SC_DAT    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SC_DAT pin is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SC_DAT pin is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">PWRSTS   </td><td class="markdownTableBodyLeft">SC_PWR Pin Signal    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_PWR    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_PWR pin to low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_PWR pin to high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When SC is operated at activation, warm reset or deactivation mode, this bit will be changed automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is not allowed to program when SC is operated at these modes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">RSTSTS   </td><td class="markdownTableBodyLeft">SCRST Pin Signals    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status of SC_RST    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SC_RST pin is low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SC_RST pin is high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When SC is operated at activation, warm reset or deactivation mode, this bit will be changed automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is not allowed to program when SC is operated at these modes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">SYNC   </td><td class="markdownTableBodyLeft">SYNC Flag Indicator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Due to synchronization, software should check this bit when writing a new value to SC_PINCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Synchronizing is completion, user can write new data to SC_PINCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Last value is synchronizing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">LOOPBK   </td><td class="markdownTableBodyLeft">Loop Back Test    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = loop back test Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabling loop back test and the internal SCDATOUT will connect to internal SC_DATA_I.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08501">8501</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6d8e04ec7c85e574df8f5d0f82248cca" name="ga6d8e04ec7c85e574df8f5d0f82248cca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d8e04ec7c85e574df8f5d0f82248cca">&#9670;&nbsp;</a></span>PKTCRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::PKTCRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md87"></a>
Offset: 0x54  I2C Packet Error Checking Byte Value Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">PECCRC   </td><td class="markdownTableBodyLeft">Packet Error Checking Byte Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This byte indicates the packet error checking content after transmission or receive byte count by using the C(x) = X8 + X2 + X + 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I t is read only.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03721">3721</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gada2be7e1978c2a1890325cd4e67074e6" name="gada2be7e1978c2a1890325cd4e67074e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada2be7e1978c2a1890325cd4e67074e6">&#9670;&nbsp;</a></span>PKTSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::PKTSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md86"></a>
Offset: 0x50  I2C Packet Error Checking Byte Number Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">PLDSIZE   </td><td class="markdownTableBodyLeft">Transfer Byte Number    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The transmission or receive byte number in one transaction when the PECEN is set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The maximum transaction or receive byte is 255 Bytes.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03720">3720</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf38233aaa7c69463ab8e69a96e0f2c00" name="gaf38233aaa7c69463ab8e69a96e0f2c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf38233aaa7c69463ab8e69a96e0f2c00">&#9670;&nbsp;</a></span>PLLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PLLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md26"></a>
Offset: 0x40  PLL Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">FBDIV   </td><td class="markdownTableBodyLeft">PLL Feedback Divider Control Pins (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to the formulas below the table.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:9]   </td><td class="markdownTableBodyCenter">INDIV   </td><td class="markdownTableBodyLeft">PLL Input Divider Control Pins (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to the formulas below the table.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:14]   </td><td class="markdownTableBodyCenter">OUTDIV   </td><td class="markdownTableBodyLeft">PLL Output Divider Control Pins (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to the formulas below the table.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">PD   </td><td class="markdownTableBodyLeft">Power-Down Mode (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If set the PDEN bit to 1 in CLK_PWRCTL register, the PLL will enter Power-down mode, too.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PLL is in normal mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PLL is in Power-down mode (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">BP   </td><td class="markdownTableBodyLeft">PLL Bypass Control (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PLL is in normal mode (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PLL clock output is same as PLL input clock FIN.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">OE   </td><td class="markdownTableBodyLeft">PLL OE (FOUT Enable) Pin Control (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PLL FOUT Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PLL FOUT is fixed low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">PLLSRC   </td><td class="markdownTableBodyLeft">PLL Source Clock Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PLL source clock from external 4~24 MHz high-speed crystal (HXT).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PLL source clock from internal 22.1184 MHz high-speed oscillator (HIRC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">STBSEL   </td><td class="markdownTableBodyLeft">PLL Stable Counter Selection (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PLL stable time is 6144 PLL source clock (suitable for source clock is equal to or less than 12MHz).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PLL stable time is 12288 PLL source clock (suitable for source clock is larger than 12MHz).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01424">1424</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadd72c2f40f9a86a1170a668d49e8d1de" name="gadd72c2f40f9a86a1170a668d49e8d1de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd72c2f40f9a86a1170a668d49e8d1de">&#9670;&nbsp;</a></span>POEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md148"></a>
Offset: 0xD8  PWM Output Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">POENn   </td><td class="markdownTableBodyLeft">PWM Pin Output Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM pin at tri-state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM pin in output mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05851">5851</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga738ef7c37c381cac7b9caa2e7b213cbd" name="ga738ef7c37c381cac7b9caa2e7b213cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga738ef7c37c381cac7b9caa2e7b213cbd">&#9670;&nbsp;</a></span>POLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::POLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md147"></a>
Offset: 0xD4  PWM Pin Polar Inverse Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">PINVn   </td><td class="markdownTableBodyLeft">PWM PIN Polar Inverse Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register controls polarity state of PWM output.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM output polar inverse Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM output polar inverse Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05850">5850</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga58c4205ce6e8c27ddaca0493c99cdda5" name="ga58c4205ce6e8c27ddaca0493c99cdda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58c4205ce6e8c27ddaca0493c99cdda5">&#9670;&nbsp;</a></span>PORCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PORCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md245"></a>
Offset: 0x24  Power-On-Reset Controller Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">POROFF   </td><td class="markdownTableBodyLeft">Power-On-Reset Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When powered on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can disable internal POR circuit to avoid unpredictable noise to cause chip reset by writing 0x5AA5 to this field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The POR function will be active again when this field is set to another value or chip is reset by other reset source, including:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">nRESET, Watchdog, LVR reset, BOD reset, ICE reset command and the software-chip reset function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10317">10317</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5495cffc865f3e565eb8f14b8bbf63df" name="ga5495cffc865f3e565eb8f14b8bbf63df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5495cffc865f3e565eb8f14b8bbf63df">&#9670;&nbsp;</a></span>PRICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::PRICLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md101"></a>
Offset: 0x414  PDMA Fixed Priority Clear Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">FPRICLRn   </td><td class="markdownTableBodyLeft">PDMA Fixed Priority Clear Register (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 to clear fixed priority level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear PDMA channel [n] fixed priority setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: User can read PDMA_PRISET register to know the channel priority.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04330">4330</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1525e243fb57c5ff22e2a05f128a2cfd" name="ga1525e243fb57c5ff22e2a05f128a2cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1525e243fb57c5ff22e2a05f128a2cfd">&#9670;&nbsp;</a></span>PRISET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::PRISET</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md100"></a>
Offset: 0x410  PDMA Fixed Priority Setting Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">FPRISETn   </td><td class="markdownTableBodyLeft">PDMA Fixed Priority Setting Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 to enable fixed priority level.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set PDMA channel [n] to fixed priority channel.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Corresponding PDMA channel is round-robin priority.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Corresponding PDMA channel is fixed priority.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This field only set to fixed priority, clear fixed priority use PDMA_PRICLR register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04329">4329</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga043e27c91826440621f653efb2a0b4ca" name="ga043e27c91826440621f653efb2a0b4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga043e27c91826440621f653efb2a0b4ca">&#9670;&nbsp;</a></span>PWRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::PWRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md16"></a>
Offset: 0x00  System Power-down Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTEN   </td><td class="markdownTableBodyLeft">External 4~24 MHz High-Speed Crystal Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The bit default value is set by flash controller user configuration register CONFIG0 [26:24].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the default clock source is from external 4~24 MHz high-speed crystal, this bit is set to 1 automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External 4 ~ 24 MHz high speed crystal oscillator (HXT) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External 4 MH~ 24 z high speed crystal oscillator (HXT) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTEN   </td><td class="markdownTableBodyLeft">External 32.768 KHz Low-Speed Crystal Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External 32.768 kHz low-speed crystal oscillator (LXT) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External 32.768 kHz low-speed crystal oscillator (LXT) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">HIRCEN   </td><td class="markdownTableBodyLeft">Internal 22.1184 MHz High-Speed Oscillator Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Internal 22.1184 MHz high-speed RC oscillator (HIRC) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Internal 22.1184 MHz high-speed RC oscillator (HIRC) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LIRCEN   </td><td class="markdownTableBodyLeft">Internal 10 KHz Low-Speed Oscillator Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Internal 10 kHz low speed RC oscillator (LIRC) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Internal 10 kHz low speed RC oscillator (LIRC) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PDWKDLY   </td><td class="markdownTableBodyLeft">Enable The Wake-Up Delay Counter (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the chip wakes up from Power-down mode, the clock control will delay certain clock cycles to wait system clock stable.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The delayed clock cycle is 4096 clock cycles when chip work at external 4~24 MHz high-speed crystal, and 256 clock cycles when chip work at internal 22.1184 MHz high-speed oscillator.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock cycles delay Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock cycles delay Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">PDWKIEN   </td><td class="markdownTableBodyLeft">Power-Down Mode Wake-Up Interrupt Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Power-down Mode Wake-up Interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power-down Mode Wake-up Interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The interrupt will occur when both PDWKIF and PDWKIEN are high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PDWKIF   </td><td class="markdownTableBodyLeft">Power-Down Mode Wake-Up Interrupt Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set by "Power-down wake-up event", it indicates that resume from Power-down mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The flag is set if the EINT0~5, GPIO, USBH, USBD, UART0~3, WDT, BOD, RTC, TMR0~3, I2C0~1 or wake-up occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: Write 1 to clear the bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: This bit works only if PDWKIEN (CLK_PWRCTL[5]) set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">PDEN   </td><td class="markdownTableBodyLeft">System Power-Down Enable (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When this bit is set to 1, Power-down mode is enabled and chip Power-down behavior will depend on the PDWTCPU bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(a) If the PDWTCPU is 0, then the chip enters Power-down mode immediately after the PDEN bit set.(default)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(b) if the PDWTCPU is 1, then the chip keeps active till the CPU sleep mode is also active and then the chip enters Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When chip wakes up from Power-down mode, this bit is auto cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Users need to set this bit again for next Power-down.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Power-down mode, external 4~24 MHz high-speed crystal and the internal 22.1184 MHz high-speed oscillator will be disabled in this mode, but the external 32.768 kHz low-speed crystal and internal 10 kHz low-speed oscillator are not controlled by Power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Power-down mode, the PLL and system clock are disabled, and ignored the clock source selection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clocks of peripheral are not controlled by Power-down mode, if the peripheral clock source is from external 32.768 kHz low-speed crystal or the internal 10 kHz low-speed oscillator.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip operating normally or chip in idle mode because of WFI command.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip enters Power-down mode instant or wait CPU sleep command WFI.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">PDWTCPU   </td><td class="markdownTableBodyLeft">This Bit Control The Power-Down Entry Condition (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Chip enters Power-down mode when the PDEN bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Chip enters Power-down mode when the both PDWTCPU and PDEN bits are set to 1 and CPU run WFI instruction.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">HXTGAIN   </td><td class="markdownTableBodyLeft">4~24 MHz High-Speed Crystal Gain Control Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">(Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a protected register. Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Gain control is used to enlarge the gain of crystal to make sure crystal work normally.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If gain control is enabled, crystal will consume more power than gain control off.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = HXT frequency is lower than from 8 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = HXT frequency is from 8 MHz to 12 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = HXT frequency is from 12 MHz to 16 MHz.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = HXT frequency is higher than 16 MHz.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">HXTSELTYP   </td><td class="markdownTableBodyLeft">4~24 MHz High-Speed Crystal Type Select Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a protected register. Please refer to open lock sequence to program it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Select INV type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Select GM type.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">HIRC48MEN   </td><td class="markdownTableBodyLeft">Internal 48 MHz High-Speed Oscillator Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Internal 48 MHz high-speed RC oscillator (HIRC) Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Internal 48 MHz high-speed RC oscillator (HIRC) Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01413">1413</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gafe35889a69ad184c9f23baac4a12c437" name="gafe35889a69ad184c9f23baac4a12c437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe35889a69ad184c9f23baac4a12c437">&#9670;&nbsp;</a></span>RCAPDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md166"></a>
Offset: 0x20C  PWM Rising Capture Data Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05873">5873</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab2feccde3d97892891636b2edb7add6f" name="gab2feccde3d97892891636b2edb7add6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2feccde3d97892891636b2edb7add6f">&#9670;&nbsp;</a></span>RCAPDAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md168"></a>
Offset: 0x214  PWM Rising Capture Data Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05875">5875</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3a99233be49df8c19d560efc67d98cdb" name="ga3a99233be49df8c19d560efc67d98cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a99233be49df8c19d560efc67d98cdb">&#9670;&nbsp;</a></span>RCAPDAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md170"></a>
Offset: 0x21C  PWM Rising Capture Data Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05877">5877</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3d5d7861fd3fffb3882fc40a531a4d3e" name="ga3d5d7861fd3fffb3882fc40a531a4d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d5d7861fd3fffb3882fc40a531a4d3e">&#9670;&nbsp;</a></span>RCAPDAT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md172"></a>
Offset: 0x224  PWM Rising Capture Data Register 3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05879">5879</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga71f95572cb243c4a5c68bd52e620376e" name="ga71f95572cb243c4a5c68bd52e620376e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71f95572cb243c4a5c68bd52e620376e">&#9670;&nbsp;</a></span>RCAPDAT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT4</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md174"></a>
Offset: 0x22C  PWM Rising Capture Data Register 4</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05881">5881</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga140a33cdb94409cbdbf47a4b63018efd" name="ga140a33cdb94409cbdbf47a4b63018efd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga140a33cdb94409cbdbf47a4b63018efd">&#9670;&nbsp;</a></span>RCAPDAT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::RCAPDAT5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md176"></a>
Offset: 0x234  PWM Rising Capture Data Register 5</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RCAPDAT   </td><td class="markdownTableBodyLeft">PWM Rising Capture Data Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When rising capture condition happened, the PWM counter value will be saved in this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05883">5883</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga197e4fed077b77ad85d90e67954bfb2c" name="ga197e4fed077b77ad85d90e67954bfb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga197e4fed077b77ad85d90e67954bfb2c">&#9670;&nbsp;</a></span>REGLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::REGLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md264"></a>
Offset: 0x100  Register Lock Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">REGLCTL   </td><td class="markdownTableBodyLeft">Register Lock Control Code    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Some registers have write-protection function.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing these registers have to disable the protected function by writing the sequence value "59h", "16h", "88h" to this field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After this sequence is completed, the REGLCTL bit will be set to 1 and write-protection registers can be normal write.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Write-protection Enabled for writing protected registers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Any write to the protected register is ignored.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Write-protection Disabled for writing protected registers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Protected registers are:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_IPRST0: address 0x4000_0008    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_BODCTL: address 0x4000_0018    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_PORCTL: address 0x4000_0024    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_VREFCTL: address 0x4000_0028    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_USBPHY: address 0x4000_002C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_PWRCTL: address 0x4000_0200 (bit[6] is not protected for power wake-up interrupt clear)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SYS_SRAM_BISTCTL: address 0x4000_00D0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_APBCLK0 [0]: address 0x4000_0208 (bit[0] is watchdog clock enable)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_CLKSEL0: address 0x4000_0210 (for HCLK and CPU STCLK clock source select)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_CLKSEL1 [1:0]: address 0x4000_0214 (for watchdog clock source select)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_CLKSEL1 [31:30]: address 0x4000_0214 (for window watchdog clock source select)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_CLKDSTS: address 0x4000_0274    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">NMIEN: address 0x4000_0300    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FMC_ISPCTL: address 0x4000_C000 (Flash ISP Control register)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FMC_ISPTRG: address 0x4000_C010 (ISP Trigger Control register)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FMC_ISPSTS: address 0x4000_C040    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">WDT_CTL: address 0x4004_0000    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FMC_FTCTL: address 0x4000_5018    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FMC_ICPCMD: address 0x4000_501C    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CLK_PLLCTL: address 0x40000240    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_CTL0: address 0x4005_8000    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_CTL0: address 0x4005_9000    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_DTCTL0_1: address 0x4005_8070    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_DTCTL0_1: address 0x4005_9070    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_DTCTL2_3: address 0x4005_8074    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_DTCTL2_3: address 0x4005_9074    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_DTCTL4_5: address 0x4005_8078    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_DTCTL4_5: address 0x4005_9078    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_BRKCTL0_1: address 0x4005_80C8    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_BRKCTL0_1: address 0x4005_90C8    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_BRKCTL2_3: address0x4005_80CC    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_BRKCTL2_3: address0x4005_90CC    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_BRKCTL4_5: address0x4005_80D0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_BRKCTL4_5: address0x4005_90D0    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_INTEN1: address0x4005_80E4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_INTEN1: address0x4005_90E4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_INTSTS1: address0x4005_80EC    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM_INTSTS1: address0x4005_90EC   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10339">10339</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacf7d99c2385a39621865d3b2571ab8cd" name="gacf7d99c2385a39621865d3b2571ab8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf7d99c2385a39621865d3b2571ab8cd">&#9670;&nbsp;</a></span>REQSEL0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL0_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md115"></a>
Offset: 0x480  PDMA Request Source Select Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">REQSRC0   </td><td class="markdownTableBodyLeft">Channel 0 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral by setting REQSRC0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Channel connects to SPI0_TX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2 = Channel connects to SPI1_TX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">4 = Channel connects to UART0_TX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">5 = Channel connects to UART1_TX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">6 = Channel connects to UART2_TX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">7 = Channel connects to UART3_TX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">9 = Channel connects to ADC_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Channel connects to PWM0_P1_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">12 = Channel connects to PWM0_P2_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">13 = Channel connects to PWM0_P3_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">14 = Channel connects to PWM1_P1_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">15 = Channel connects to PWM1_P2_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">16 = Channel connects to PWM1_P3_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">17 = Channel connects to SPI0_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">18 = Channel connects to SPI1_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">20 = Channel connects to UART0_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">21 = Channel connects to UART1_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">22 = Channel connects to UART2_RX.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">23 = Channel connects to UART3_RX.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">31 = Disable PDMA.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: A peripheral can't assign to two channels at the same time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2: This field is useless when transfer between memory and memory.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12:8]   </td><td class="markdownTableBodyCenter">REQSRC1   </td><td class="markdownTableBodyLeft">Channel 1 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">REQSRC2   </td><td class="markdownTableBodyLeft">Channel 2 Request Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[28:24]   </td><td class="markdownTableBodyCenter">REQSRC3   </td><td class="markdownTableBodyLeft">Channel 3 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04346">4346</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8969fe98bb07eb45a5fc9f813fde926b" name="ga8969fe98bb07eb45a5fc9f813fde926b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8969fe98bb07eb45a5fc9f813fde926b">&#9670;&nbsp;</a></span>REQSEL4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL4_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md116"></a>
Offset: 0x484  PDMA Request Source Select Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">REQSRC4   </td><td class="markdownTableBodyLeft">Channel 4 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12:8]   </td><td class="markdownTableBodyCenter">REQSRC5   </td><td class="markdownTableBodyLeft">Channel 5 Request Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">REQSRC6   </td><td class="markdownTableBodyLeft">Channel 6 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 6.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC6.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28:24]   </td><td class="markdownTableBodyCenter">REQSRC7   </td><td class="markdownTableBodyLeft">Channel 7 Request Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 7.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC7.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04347">4347</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga11850cfe7da1ff8fef22415b492d8143" name="ga11850cfe7da1ff8fef22415b492d8143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11850cfe7da1ff8fef22415b492d8143">&#9670;&nbsp;</a></span>REQSEL8_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL8_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md117"></a>
Offset: 0x488  PDMA Request Source Select Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">REQSRC8   </td><td class="markdownTableBodyLeft">Channel 8 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12:8]   </td><td class="markdownTableBodyCenter">REQSRC9   </td><td class="markdownTableBodyLeft">Channel 9 Request Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 9.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC9.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">REQSRC10   </td><td class="markdownTableBodyLeft">Channel 10 Request Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 10.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC10.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[28:24]   </td><td class="markdownTableBodyCenter">REQSRC11   </td><td class="markdownTableBodyLeft">Channel 11 Request Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed defines which peripheral is connected to PDMA channel 11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can configure the peripheral setting by REQSRC11.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The channel configuration is the same as REQSRC0 field.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Please refer to the explanation of REQSRC0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04348">4348</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9e44a805002eca829eeee84028a54d79" name="ga9e44a805002eca829eeee84028a54d79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e44a805002eca829eeee84028a54d79">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[1/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t USBH_T::RESERVE0[105]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13234">13234</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga881cfab43d2f89d56eb9e703f19844c2" name="ga881cfab43d2f89d56eb9e703f19844c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga881cfab43d2f89d56eb9e703f19844c2">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[2/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PDMA_T::RESERVE0[196]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04324">4324</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga890369dafa7930438fc4b29cc94c5f9a" name="ga890369dafa7930438fc4b29cc94c5f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga890369dafa7930438fc4b29cc94c5f9a">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[3/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05826">5826</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga80e01fdbda7dd02ace2d5c5aaf19a363" name="ga80e01fdbda7dd02ace2d5c5aaf19a363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80e01fdbda7dd02ace2d5c5aaf19a363">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[4/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10313">10313</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab547392a926408b8f0cfde9e07f11fb0" name="gab547392a926408b8f0cfde9e07f11fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab547392a926408b8f0cfde9e07f11fb0">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[5/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t RTC_T::RESERVE0[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07654">7654</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1ccb385f6b4d1bb3dc7053c8b146a0f7" name="ga1ccb385f6b4d1bb3dc7053c8b146a0f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ccb385f6b4d1bb3dc7053c8b146a0f7">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[6/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t USBD_T::RESERVE0[29]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12516">12516</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad705dc5e86c00ebcb822a22f94b5bb91" name="gad705dc5e86c00ebcb822a22f94b5bb91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad705dc5e86c00ebcb822a22f94b5bb91">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[7/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EBI_T::RESERVE0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01998">1998</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga060273c08496faa1a31bb575525469d1" name="ga060273c08496faa1a31bb575525469d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga060273c08496faa1a31bb575525469d1">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[8/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t I2C_T::RESERVE0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03714">3714</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3c65a15b7d0e2b981b6987873afbf498" name="ga3c65a15b7d0e2b981b6987873afbf498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c65a15b7d0e2b981b6987873afbf498">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[9/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SPI_T::RESERVE0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09311">9311</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadc65d5f4430dc33b10e3faeeacab1495" name="gadc65d5f4430dc33b10e3faeeacab1495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc65d5f4430dc33b10e3faeeacab1495">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[10/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE0[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01423">1423</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad3a30aabe72d24a74de81de2a6b924aa" name="gad3a30aabe72d24a74de81de2a6b924aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3a30aabe72d24a74de81de2a6b924aa">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[11/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EADC_T::RESERVE0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00727">727</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga00289a7c19a0fce6c3ec889a788a88cc" name="ga00289a7c19a0fce6c3ec889a788a88cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00289a7c19a0fce6c3ec889a788a88cc">&#9670;&nbsp;</a></span>RESERVE0 <span class="overload">[12/12]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE0[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02342">2342</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gafb462f65c1f7e02e75cd2dd785e031c1" name="gafb462f65c1f7e02e75cd2dd785e031c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb462f65c1f7e02e75cd2dd785e031c1">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[1/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE1[15]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02344">2344</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga91676cd508c2a4b1fcdd131ed9ef5884" name="ga91676cd508c2a4b1fcdd131ed9ef5884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91676cd508c2a4b1fcdd131ed9ef5884">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[2/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EADC_T::RESERVE1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00729">729</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gacfb97b8b7742dec8aa700d1a5f6deceb" name="gacfb97b8b7742dec8aa700d1a5f6deceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacfb97b8b7742dec8aa700d1a5f6deceb">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[3/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PDMA_T::RESERVE1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04337">4337</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaba2fe4720db638538c67eb47a9ff33bd" name="gaba2fe4720db638538c67eb47a9ff33bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba2fe4720db638538c67eb47a9ff33bd">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[4/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10316">10316</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga12db4171bc4417457e19a33b7308da04" name="ga12db4171bc4417457e19a33b7308da04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12db4171bc4417457e19a33b7308da04">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[5/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t USBD_T::RESERVE1[283]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12518">12518</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadadfac033893f91a1b46bd8c52c2a5bf" name="gadadfac033893f91a1b46bd8c52c2a5bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadadfac033893f91a1b46bd8c52c2a5bf">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[6/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05828">5828</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac908929dd47d39fdc2c6aef45d77f56a" name="gac908929dd47d39fdc2c6aef45d77f56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac908929dd47d39fdc2c6aef45d77f56a">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[7/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01425">1425</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaed224919fb914cb41e5fee396742cf69" name="gaed224919fb914cb41e5fee396742cf69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed224919fb914cb41e5fee396742cf69">&#9670;&nbsp;</a></span>RESERVE1 <span class="overload">[8/8]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SPI_T::RESERVE1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09313">9313</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf3ffef1e6b45b1c3c4c51a2bc52b8578" name="gaf3ffef1e6b45b1c3c4c51a2bc52b8578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3ffef1e6b45b1c3c4c51a2bc52b8578">&#9670;&nbsp;</a></span>RESERVE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE10[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05889">5889</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga592a76ca36d9adf978af8e53e6f4d118" name="ga592a76ca36d9adf978af8e53e6f4d118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga592a76ca36d9adf978af8e53e6f4d118">&#9670;&nbsp;</a></span>RESERVE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE11[43]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05892">5892</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0add5d9f4d74f2571674a97331b92450" name="ga0add5d9f4d74f2571674a97331b92450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0add5d9f4d74f2571674a97331b92450">&#9670;&nbsp;</a></span>RESERVE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE12[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05895">5895</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga11a46fc4e9ee81381ab29b23747c77c5" name="ga11a46fc4e9ee81381ab29b23747c77c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11a46fc4e9ee81381ab29b23747c77c5">&#9670;&nbsp;</a></span>RESERVE2 <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SPI_T::RESERVE2[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09315">9315</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6daefa34aeadc09f92ef2d7d316e6156" name="ga6daefa34aeadc09f92ef2d7d316e6156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6daefa34aeadc09f92ef2d7d316e6156">&#9670;&nbsp;</a></span>RESERVE2 <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t FMC_T::RESERVE2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02349">2349</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gace9825e7c223c28dea9c68beb12e07e9" name="gace9825e7c223c28dea9c68beb12e07e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace9825e7c223c28dea9c68beb12e07e9">&#9670;&nbsp;</a></span>RESERVE2 <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PDMA_T::RESERVE2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04345">4345</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8dfab79a1d884a9b03f78a185f455b0b" name="ga8dfab79a1d884a9b03f78a185f455b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8dfab79a1d884a9b03f78a185f455b0b">&#9670;&nbsp;</a></span>RESERVE2 <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE2[29]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10331">10331</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae3ebb713aaf1fe066fed2324053d1f90" name="gae3ebb713aaf1fe066fed2324053d1f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3ebb713aaf1fe066fed2324053d1f90">&#9670;&nbsp;</a></span>RESERVE2 <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE2[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05830">5830</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga183fcf34fa328dee7fbe6263027764a1" name="ga183fcf34fa328dee7fbe6263027764a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga183fcf34fa328dee7fbe6263027764a1">&#9670;&nbsp;</a></span>RESERVE2 <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE2[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01427">1427</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaadc828a484a790a0a379c26dbdc6635d" name="gaadc828a484a790a0a379c26dbdc6635d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadc828a484a790a0a379c26dbdc6635d">&#9670;&nbsp;</a></span>RESERVE3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE3[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05834">5834</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga80524ce5dc356063be8822d24b0310fa" name="ga80524ce5dc356063be8822d24b0310fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80524ce5dc356063be8822d24b0310fa">&#9670;&nbsp;</a></span>RESERVE3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t CLK_T::RESERVE3[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01429">1429</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga14d899f54db47d07ead0d78625e096e9" name="ga14d899f54db47d07ead0d78625e096e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14d899f54db47d07ead0d78625e096e9">&#9670;&nbsp;</a></span>RESERVE3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10334">10334</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7dea99e506424343f8eee38d61569813" name="ga7dea99e506424343f8eee38d61569813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7dea99e506424343f8eee38d61569813">&#9670;&nbsp;</a></span>RESERVE4 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05838">5838</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga33face4009ccd09f1ffd6a792520ad46" name="ga33face4009ccd09f1ffd6a792520ad46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33face4009ccd09f1ffd6a792520ad46">&#9670;&nbsp;</a></span>RESERVE4 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE4[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10338">10338</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga481b15ebb8777afeabd83ecddbb32d06" name="ga481b15ebb8777afeabd83ecddbb32d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga481b15ebb8777afeabd83ecddbb32d06">&#9670;&nbsp;</a></span>RESERVE5 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::RESERVE5[11]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10340">10340</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga75ac43c96acc8d3bc4706519ca4b9cb5" name="ga75ac43c96acc8d3bc4706519ca4b9cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga75ac43c96acc8d3bc4706519ca4b9cb5">&#9670;&nbsp;</a></span>RESERVE5 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05840">5840</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga421420028d9bfaa7a0bcb0ec5e3e14bb" name="ga421420028d9bfaa7a0bcb0ec5e3e14bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421420028d9bfaa7a0bcb0ec5e3e14bb">&#9670;&nbsp;</a></span>RESERVE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t PWM_T::RESERVE6[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05858">5858</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8460b7800b01ec82466e4fec305e7832" name="ga8460b7800b01ec82466e4fec305e7832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8460b7800b01ec82466e4fec305e7832">&#9670;&nbsp;</a></span>RESERVE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE7[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05864">5864</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga66a32235db30299adeb76ae165b64206" name="ga66a32235db30299adeb76ae165b64206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a32235db30299adeb76ae165b64206">&#9670;&nbsp;</a></span>RESERVE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE8[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05867">5867</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaae9cea86bae8020192c58ec9feec54e0" name="gaae9cea86bae8020192c58ec9feec54e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae9cea86bae8020192c58ec9feec54e0">&#9670;&nbsp;</a></span>RESERVE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t PWM_T::RESERVE9[55]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05869">5869</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab697bbf6d7590b4e5080786b3e716c1c" name="gab697bbf6d7590b4e5080786b3e716c1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab697bbf6d7590b4e5080786b3e716c1c">&#9670;&nbsp;</a></span>RLDCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::RLDCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md328"></a>
Offset: 0x00  WWDT Reload Counter Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">WWDT_RLDCNT   </td><td class="markdownTableBodyLeft">WWDT Reload Counter Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing 0x00005AA5 to this register will reload the WWDT counter value to 0x3F.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: User can only write WWDT_RLDCNT register to reload WWDT counter value when current WWDT counter value between 0 and CMPDAT (WWDT_CTL[21:16]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If user writes WWDT_RLDCNT when current WWDT counter value is larger than CMPDAT , WWDT reset signal will generate immediately.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13701">13701</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga378aa7441637420df17bde686e165770" name="ga378aa7441637420df17bde686e165770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga378aa7441637420df17bde686e165770">&#9670;&nbsp;</a></span>RSTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::RSTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md239"></a>
Offset: 0x04  System Reset Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PORF   </td><td class="markdownTableBodyLeft">POR Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The POR reset flag is set by the "Reset Signal" from the Power-On Reset (POR) Controller or bit CHIPRST (SYS_IPRST0[0]) to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from POR or CHIPRST.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power-On Reset (POR) or CHIPRST had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PINRF   </td><td class="markdownTableBodyLeft">nRESET Pin Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The nRESET pin reset flag is set by the "Reset Signal" from the nRESET Pin to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from nRESET pin.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Pin nRESET had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">WDTRF   </td><td class="markdownTableBodyLeft">WDT Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The WDT reset flag is set by the "Reset Signal" from the Watchdog Timer or Window Watchdog Timer to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from watchdog timer or window watchdog timer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The watchdog timer or window watchdog timer had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Watchdog Timer register RSTF(WDT_CTL[2]) bit is set if the system has been reset by WDT time-out reset.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Window Watchdog Timer register WWDTRF(WWDT_STATUS[1]) bit is set if the system has been reset by WWDT time-out reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LVRF   </td><td class="markdownTableBodyLeft">LVR Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The LVR reset flag is set by the "Reset Signal" from the Low-Voltage-Reset Controller to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from LVR.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = LVR controller had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">BODRF   </td><td class="markdownTableBodyLeft">BOD Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The BOD reset flag is set by the "Reset Signal" from the Brown-Out-Detector to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from BOD.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The BOD had issued the reset signal to reset the system.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SYSRF   </td><td class="markdownTableBodyLeft">System Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The system reset flag is set by the "Reset Signal" from the Cortex-M4 Core to indicate the previous reset source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from Cortex-M4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M4 had issued the reset signal to reset the system by writing 1 to the bit SYSRESETREQ(AIRCR[2], Application Interrupt and Reset Control Register, address = 0xE000ED0C) in system control registers of Cortex-M4 core.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CPURF   </td><td class="markdownTableBodyLeft">CPU Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CPU reset flag is set by hardware if software writes CPURST (SYS_IPRST0[1]) 1 to reset Cortex-M4 Core and Flash Memory Controller (FMC).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from CPU.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M4 Core and FMC are reset by software setting CPURST to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">CPULKRF   </td><td class="markdownTableBodyLeft">CPU Lockup Reset Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The CPU reset flag is set by hardware if Cortex-M4 lockup happened.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No reset from CPU lockup happened.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Cortex-M4 lockup happened and chip is reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear this bit to 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10309">10309</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3c7a6d4158d3a8e69d4ce15f06bb87cf" name="ga3c7a6d4158d3a8e69d4ce15f06bb87cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c7a6d4158d3a8e69d4ce15f06bb87cf">&#9670;&nbsp;</a></span>RWEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::RWEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md191"></a>
Offset: 0x04  RTC Access Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">RWEN   </td><td class="markdownTableBodyLeft">RTC Register Access Enable Password (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing 0xA965 to this register will enable RTC access and keep 1024 RTC clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">RWENF   </td><td class="markdownTableBodyLeft">RTC Register Access Enable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC register read/write Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC register read/write Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be set after RTC_RWEN[15:0] register is load a 0xA965, and be cleared automatically after 1024 RTC clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07638">7638</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4ec4bee1b0ac67e6d48beca95d9a41bb" name="ga4ec4bee1b0ac67e6d48beca95d9a41bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec4bee1b0ac67e6d48beca95d9a41bb">&#9670;&nbsp;</a></span>RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::RX</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md234"></a>
Offset: 0x30  Data Receive Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">RX   </td><td class="markdownTableBodyLeft">Data Receive Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">There are 8-/4-level FIFO buffers in this controller.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The data receive register holds the data received from SPI data input pin.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the RXEMPTY (SPI_STATUS[8]) is not set to 1, the receive FIFO buffers can be accessed through software by reading this register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a read only register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09314">9314</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad4c1bc739dc56f6b842cd80a44a70515" name="gad4c1bc739dc56f6b842cd80a44a70515"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4c1bc739dc56f6b842cd80a44a70515">&#9670;&nbsp;</a></span>RXTOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::RXTOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md215"></a>
Offset: 0x10  SC Receive buffer Time-out Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">RFTM   </td><td class="markdownTableBodyLeft">SC Receiver FIFO Time-out (ETU Base)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The time-out counter resets and starts counting whenever the RX buffer received a new data word.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the counter decrease to 1 and no new data is received or CPU does not read data by reading SC_DAT buffer, a receiver time-out interrupt INT_RTMR will be generated(if RXTOIF(SC_INTEN[9]) = 1 ).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: The counter unit is ETU based and the interval of time-out is RFTM + 0.5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Filling all 0 to this field indicates to disable this function.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08496">8496</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1a82783cb6a039404d32c71fd1f5805a" name="ga1a82783cb6a039404d32c71fd1f5805a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a82783cb6a039404d32c71fd1f5805a">&#9670;&nbsp;</a></span>SA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DSCT_T::SA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md91"></a>
Offset: 0x04/0x14/0x24/0x34/0x44/0x54/0x64/0x74/0x84/0x94/0xA4/0xB4  Source Address Register of PDMA Channel 0~11</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">SA   </td><td class="markdownTableBodyLeft">PDMA Transfer Source Address Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit source address of PDMA controller.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03993">3993</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8c133b0cb18c03b980afd210ad73a192" name="ga8c133b0cb18c03b980afd210ad73a192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c133b0cb18c03b980afd210ad73a192">&#9670;&nbsp;</a></span>SCATBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SCATBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md110"></a>
Offset: 0x43C  PDMA Scatter-Gather Descriptor Table Base Address Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">SCATBA   </td><td class="markdownTableBodyLeft">PDMA Scatter-Gather Descriptor Table Address Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Scatter-Gather mode, this is the base address for calculating the next link - list address.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The next link address equation is.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Next Link Address = PDMA_SCATBA + PDMA_DSCT_NEXT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Only useful in Scatter-Gather mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04340">4340</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0dee4c3f859c2ca18332dfde363112f7" name="ga0dee4c3f859c2ca18332dfde363112f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0dee4c3f859c2ca18332dfde363112f7">&#9670;&nbsp;</a></span>SCATSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SCATSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md106"></a>
Offset: 0x428  PDMA Scatter-Gather Table Empty Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">TEMPTYFn   </td><td class="markdownTableBodyLeft">Scatter-Gather Table Empty Flag Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates which PDMA channel n Scatter Gather table is empty when SWREQn set to high or channel has finished transmission and the operation mode is Stop mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can write 1 to clear these bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel scatter-gather table is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel scatter-gather table is empty and PDMA SWREQ has be set.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04335">4335</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae1f59f4f7749a3f45db6b50eaf52281f" name="gae1f59f4f7749a3f45db6b50eaf52281f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1f59f4f7749a3f45db6b50eaf52281f">&#9670;&nbsp;</a></span>SCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::SCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md6"></a>
Offset: 0x80-0x8C  A/D Sample Module n Control Register, n=0~3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">CHSEL   </td><td class="markdownTableBodyLeft">A/D Sample Module Channel Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00H = EADC_CH0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01H = EADC_CH1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">02H = EADC_CH2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">03H = EADC_CH3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">04H = EADC_CH4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">05H = EADC_CH5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">06H = EADC_CH6.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">07H = EADC_CH7.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">08H = EADC_CH8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">09H = EADC_CH9.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0AH = EADC_CH10.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0BH = EADC_CH11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0CH = EADC_CH12.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0DH = EADC_CH13.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0EH = EADC_CH14.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0FH = EADC_CH15.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">EXTREN   </td><td class="markdownTableBodyLeft">A/D External Trigger Rising Edge Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising edge Disabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising edge Enabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">EXTFEN   </td><td class="markdownTableBodyLeft">A/D External Trigger Falling Edge Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling edge Disabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling edge Enabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">TRGDLYDIV   </td><td class="markdownTableBodyLeft">A/D Sample Module Start Of Conversion Trigger Delay Clock Divider Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Trigger delay clock frequency:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = ADC_CLK/1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = ADC_CLK/2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = ADC_CLK/4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = ADC_CLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:8]   </td><td class="markdownTableBodyCenter">TRGDLYCNT   </td><td class="markdownTableBodyLeft">A/D Sample Module Start Of Conversion Trigger Delay Time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Trigger delay time = TRGDLYCNT x ADC_CLK x n (n=1,2,4,16 from TRGDLYDIV setting).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">TRGSEL   </td><td class="markdownTableBodyLeft">A/D Sample Module Start Of Conversion Trigger Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0H = Disable trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1H = External trigger from STADC pin input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2H = ADC ADINT0 interrupt EOC (End of conversion) pulse trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">3H = ADC ADINT1 interrupt EOC (End of conversion) pulse trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">4H = Timer0 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">5H = Timer1 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">6H = Timer2 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">7H = Timer3 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">8H = PWM0TG0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">9H = PWM0TG1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">AH = PWM0TG2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BH = PWM0TG3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CH = PWM0TG4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">DH = PWM0TG5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EH = PWM1TG0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FH = PWM1TG1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10H = PWM1TG2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11H = PWM1TG3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">12H = PWM1TG4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">13H = PWM1TG5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">other = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">INTPOS   </td><td class="markdownTableBodyLeft">Interrupt Flag Position Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at A/D end of conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at A/D start of conversion.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">DBMEN   </td><td class="markdownTableBodyLeft">Double Buffer Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Sample has one sample result register. (default).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample has two sample result registers.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:24]   </td><td class="markdownTableBodyCenter">EXTSMPT   </td><td class="markdownTableBodyLeft">ADC Sampling Time Extend    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When A/D converting at high conversion rate, the sampling time of analog input voltage may not enough if input channel loading is heavy, user can extend A/D sampling time after trigger source is coming to get enough sampling time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The range of start delay time is from 0~255 ADC clock.   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md7"></a>
Offset: 0x90-0xBC  A/D Sample Module n Control Register, n=4~15</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">CHSEL   </td><td class="markdownTableBodyLeft">A/D Sample Module Channel Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00H = EADC_CH0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01H = EADC_CH1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">02H = EADC_CH2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">03H = EADC_CH3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">04H = EADC_CH4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">05H = EADC_CH5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">06H = EADC_CH6.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">07H = EADC_CH7.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">08H = EADC_CH8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">09H = EADC_CH9.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0AH = EADC_CH10.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0BH = EADC_CH11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0CH = EADC_CH12.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0DH = EADC_CH13.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0EH = EADC_CH14.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0FH = EADC_CH15.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">EXTREN   </td><td class="markdownTableBodyLeft">A/D External Trigger Rising Edge Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Rising edge Disabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Rising edge Enabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">EXTFEN   </td><td class="markdownTableBodyLeft">A/D External Trigger Falling Edge Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Falling edge Disabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Falling edge Enabled when A/D selects STADC as trigger source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">TRGDLYDIV[1:0]   </td><td class="markdownTableBodyLeft">A/D Sample Module Start Of Conversion Trigger Delay Clock Divider Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Trigger delay clock frequency:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = ADC_CLK/1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = ADC_CLK/2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = ADC_CLK/4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = ADC_CLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15:8]   </td><td class="markdownTableBodyCenter">TRGDLYCNT[7:0]   </td><td class="markdownTableBodyLeft">A/D Sample Module Start Of Conversion Trigger Delay Time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Trigger delay time = TRGDLYCNT x ADC_CLK x n (n=1,2,4,16 from TRGDLYDIV setting).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">TRGSEL   </td><td class="markdownTableBodyLeft">A/D Sample Module Start Of Conversion Trigger Source Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0H = Disable trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1H = External trigger from STADC pin input.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2H = ADC ADINT0 interrupt EOC pulse trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">3H = ADC ADINT1 interrupt EOC pulse trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">4H = Timer0 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">5H = Timer1 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">6H = Timer2 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">7H = Timer3 overflow pulse trigger.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">8H = PWM0TG0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">9H = PWM0TG1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">AH = PWM0TG2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">BH = PWM0TG3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">CH = PWM0TG4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">DH = PWM0TG5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">EH = PWM1TG0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">FH = PWM1TG1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10H = PWM1TG2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11H = PWM1TG3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">12H = PWM1TG4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">13H = PWM1TG5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">other = Reserved.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">INTPOS   </td><td class="markdownTableBodyLeft">Interrupt Flag Position Select    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Set ADIFn (EADC_STATUS2[n], n=0~3) at A/D end of conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Set ADIFn (EADC_STATUS2[n], n=0~3) at A/D start of conversion.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:24]   </td><td class="markdownTableBodyCenter">EXTSMPT   </td><td class="markdownTableBodyLeft">ADC Sampling Time Extend    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When A/D converting at high conversion rate, the sampling time of analog input voltage may not enough if input channel loading is heavy, SW can extend A/D sampling time after trigger source is coming to get enough sampling time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The range of start delay time is from 0~255 ADC clock.   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md8"></a>
Offset: 0xC0~0xC8  A/D Sample Module n Control Register, n=16~18</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:24]   </td><td class="markdownTableBodyCenter">EXTSMPT   </td><td class="markdownTableBodyLeft">ADC Sampling Time Extend    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When A/D converting at high conversion rate, the sampling time of analog input voltage may not enough if input channel loading is heavy, SW can extend A/D sampling time after trigger source is coming to get enough sampling time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The range of start delay time is from 0~255 ADC clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00728">728</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga091050ebb068c0bebcab9a2b52f9a128" name="ga091050ebb068c0bebcab9a2b52f9a128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga091050ebb068c0bebcab9a2b52f9a128">&#9670;&nbsp;</a></span>SE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::SE0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md301"></a>
Offset: 0x90  USB Drive SE0 Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">DRVSE0   </td><td class="markdownTableBodyLeft">Drive Single Ended Zero In USB Bus    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The Single Ended Zero (SE0) is when both lines (USB_D+ and USB_D-) are being pulled low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Force USB PHY transceiver to drive SE0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12517">12517</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0df4ed37d0ffe483e3139314e92a93da" name="ga0df4ed37d0ffe483e3139314e92a93da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0df4ed37d0ffe483e3139314e92a93da">&#9670;&nbsp;</a></span>SEED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CRC_T::SEED</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md35"></a>
Offset: 0x08  CRC Seed Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">SEED   </td><td class="markdownTableBodyLeft">CRC Seed Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the CRC seed value.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01810">1810</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga20fb47050e11290d34b1fc6080c36c43" name="ga20fb47050e11290d34b1fc6080c36c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20fb47050e11290d34b1fc6080c36c43">&#9670;&nbsp;</a></span>SLEWCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::SLEWCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md65"></a>
Offset: 0x28/0x68/0xA8/0xE8/0x128/0x168  Port A-F High Slew Rate Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">HSRENn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] High Slew Rate Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n output with basic slew rate.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n output with higher slew rate.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02662">2662</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae8f7201ea6f52c4e12d84a7cc46fe9a1" name="gae8f7201ea6f52c4e12d84a7cc46fe9a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8f7201ea6f52c4e12d84a7cc46fe9a1">&#9670;&nbsp;</a></span>SMTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GPIO_T::SMTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md64"></a>
Offset: 0x24/0x64/0xA4/0xE4/0x124/0x164  Port A-F Input Schmitt Trigger Enable Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[n]   </td><td class="markdownTableBodyCenter">SMTENn   </td><td class="markdownTableBodyLeft">Port A-F Pin[n] Input Schmitt Trigger Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Px.n input Schmitt trigger function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Px.n input Schmitt trigger function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~15 for port A/B/C/D.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~14 for port E.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~7 for port F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02661">2661</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga84dc230731ead5b938288729c9084055" name="ga84dc230731ead5b938288729c9084055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84dc230731ead5b938288729c9084055">&#9670;&nbsp;</a></span>SPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::SPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md206"></a>
Offset: 0x40 ~ 0x8C  RTC Spare Register 0 ~ 19</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">SPARE   </td><td class="markdownTableBodyLeft">Spare Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to store back-up information defined by user.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field will be cleared by hardware automatically once a snooper pin event is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Before storing back-up information in to RTC_SPRx register, user should write 0xA965 to RTC_RWEN[15:0] to make sure register read/write enable bit REWNF (RTC_RWEN[16]) is enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07653">7653</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaad89d6e1ec7ba24ebe377b42acb88bda" name="gaad89d6e1ec7ba24ebe377b42acb88bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad89d6e1ec7ba24ebe377b42acb88bda">&#9670;&nbsp;</a></span>SPRCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::SPRCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md205"></a>
Offset: 0x3C  RTC Spare Functional Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SNPDEN   </td><td class="markdownTableBodyLeft">Snoop Detection Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TAMPER pin detection is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TAMPER pin detection is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SNPTYPE0   </td><td class="markdownTableBodyLeft">Snoop Detection Level    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls TAMPER detect event is high level/rising edge or low level/falling edge.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low level/Falling edge detection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = High level/Rising edge detection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SPRRWEN   </td><td class="markdownTableBodyLeft">Spare Register Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Spare register is Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Spare register is Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: When spare register is disabled, RTC_SPR0 ~ RTC_SPR19 cannot be accessed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">SNPTYPE1   </td><td class="markdownTableBodyLeft">Snoop Detection Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit controls TAMPER pin is edge or level detection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Level detection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Edge detection.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SPRCSTS   </td><td class="markdownTableBodyLeft">SPR Clear Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates if the RTC_SPR0 ~RTC_SPR19 content is cleared when specify snoop event is detected.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Spare register content is not cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Spare register content is cleared.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writes 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SPRRWRDY   </td><td class="markdownTableBodyLeft">SPR Register Ready    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates if the registers RTC_SPRCTL, RTC_SPR0 ~ RTC_SPR19 are ready to be accessed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">After user writing registers RTC_SPRCTL, RTC_SPR0 ~ RTC_SPR19, read this bit to check if these registers are updated done is necessary.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = RTC_SPRCTL, RTC_SPR0 ~ RTC_SPR19 updating is in progress.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = RTC_SPRCTL, RTC_SPR0 ~ RTC_SPR19 are updated done and ready to be accessed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only and any write to it won't take any effect.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07652">7652</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0388aae01b1b61980c0047307f992c84" name="ga0388aae01b1b61980c0047307f992c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0388aae01b1b61980c0047307f992c84">&#9670;&nbsp;</a></span>SRAM_BISTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_BISTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md259"></a>
Offset: 0xD0  System SRAM BIST Test Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SRBIST0   </td><td class="markdownTableBodyLeft">1st    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SRAM BIST Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables BIST test for SRAM located in address 0x2000_0000 ~0x2000_3FFF    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = system SRAM BIST Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = system SRAM BIST Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SRBIST1   </td><td class="markdownTableBodyLeft">2nd    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">SRAM BIST Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables BIST test for SRAM located in address 0x2000_4000 ~0x2000_7FFF    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = system SRAM BIST Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = system SRAM BIST Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CRBIST   </td><td class="markdownTableBodyLeft">CACHE BIST Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables BIST test for CACHE RAM    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = system CACHE BIST Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = system CACHE BIST Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">USBBIST   </td><td class="markdownTableBodyLeft">USB BIST Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit enables BIST test for USB RAM    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = system USB BIST Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = system USB BIST Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10332">10332</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9c7d95c6ede74edbb82e5a208b6421f4" name="ga9c7d95c6ede74edbb82e5a208b6421f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7d95c6ede74edbb82e5a208b6421f4">&#9670;&nbsp;</a></span>SRAM_BISTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_BISTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md260"></a>
Offset: 0xD4  System SRAM BIST Test Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SRBISTEF0   </td><td class="markdownTableBodyLeft">1st System SRAM BIST Fail Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 1st system SRAM BIST test pass.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 1st system SRAM BIST test fail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">SRBISTEF1   </td><td class="markdownTableBodyLeft">2nd System SRAM BIST Fail Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 2nd system SRAM BIST test pass.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 2nd system SRAM BIST test fail.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CRBISTEF   </td><td class="markdownTableBodyLeft">CACHE SRAM BIST Fail Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System CACHE RAM BIST test pass.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System CACHE RAM BIST test fail.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">USBBEF   </td><td class="markdownTableBodyLeft">USB SRAM BIST Fail Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB SRAM BIST test pass.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB SRAM BIST test fail.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">SRBEND0   </td><td class="markdownTableBodyLeft">1st SRAM BIST Test Finish    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 1st system SRAM BIST active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 1st system SRAM BIST finish.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">SRBEND1   </td><td class="markdownTableBodyLeft">2nd SRAM BIST Test Finish    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 2nd system SRAM BIST is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 2nd system SRAM BIST finish.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">CRBEND   </td><td class="markdownTableBodyLeft">CACHE SRAM BIST Test Finish    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = System CACHE RAM BIST is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = System CACHE RAM BIST test finish.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[20]   </td><td class="markdownTableBodyCenter">USBBEND   </td><td class="markdownTableBodyLeft">USB SRAM BIST Test Finish    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB SRAM BIST is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB SRAM BIST test finish.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10333">10333</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4eb0d0c7fda73c11eea0e784c9c48d0b" name="ga4eb0d0c7fda73c11eea0e784c9c48d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eb0d0c7fda73c11eea0e784c9c48d0b">&#9670;&nbsp;</a></span>SSCTL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md160"></a>
Offset: 0x110  PWM Synchronous Start Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">SSENn   </td><td class="markdownTableBodyLeft">PWM Synchronous Start Function Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When synchronous start function is enabled, the PWM counter enable register (PWM_CNTEN) can be enabled by writing PWM synchronous start trigger bit (CNTSEN).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM synchronous start function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM synchronous start function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05865">5865</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga8ced326eafea489fe145d80d96ac0cab" name="ga8ced326eafea489fe145d80d96ac0cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ced326eafea489fe145d80d96ac0cab">&#9670;&nbsp;</a></span>SSCTL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::SSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md229"></a>
Offset: 0x08  Slave Select Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">SS   </td><td class="markdownTableBodyLeft">Slave Selection Control (Master Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If AUTOSS bit is cleared to 0,    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = set the SPIn_SS line to inactive state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = set the SPIn_SS line to active state    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the AUTOSS bit is set to 1,    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Keep the SPIn_SS line at inactive state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPIn_SS line will be automatically driven to active state for the duration of data transfer, and will be driven to inactive state for the rest of the time.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The active state of SPIn_SS is specified in SSACTPOL (SPI_SSCTL[2]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SSACTPOL   </td><td class="markdownTableBodyLeft">Slave Selection Active Polarity    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit defines the active polarity of slave selection signal (SPIn_SS).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The slave selection signal SPIn_SS is active low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The slave selection signal SPIn_SS is active high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">AUTOSS   </td><td class="markdownTableBodyLeft">Automatic Slave Selection Function Enable Bit (Master Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Automatic slave selection function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Slave selection signal will be asserted/de-asserted according to SS (SPI_SSCTL[0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Automatic slave selection function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SLV3WIRE   </td><td class="markdownTableBodyLeft">Slave 3-Wire Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Slave 3-wire mode is only available in SPI0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave 3-wire mode, the SPI controller can work with 3-wire interface including SPI0_CLK, SPI0_MISO, and SPI0_MOSI.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = 4-wire bi-direction interface.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = 3-wire bi-direction interface.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SLVTOIEN   </td><td class="markdownTableBodyLeft">Slave Mode Time-Out Interrupt Enable Bit (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave mode time-out interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave mode time-out interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">SLVTORST   </td><td class="markdownTableBodyLeft">Slave Mode Time-Out Reset Control (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = When Slave mode time-out event occurs, the TX and RX control circuit will not be reset.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = When Slave mode time-out event occurs, the TX and RX control circuit will be reset by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">SLVBEIEN   </td><td class="markdownTableBodyLeft">Slave Mode Bit Count Error Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave mode bit count error interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave mode bit count error interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">SLVURIEN   </td><td class="markdownTableBodyLeft">Slave Mode TX Under Run Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave mode TX under run interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave mode TX under run interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SSACTIEN   </td><td class="markdownTableBodyLeft">Slave Select Active Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave select active interrupt Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave select active interrupt Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">SSINAIEN   </td><td class="markdownTableBodyLeft">Slave Select Inactive Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave select inactive interrupt Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave select inactive interrupt Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">SLVTOCNT   </td><td class="markdownTableBodyLeft">Slave Mode Time-Out Period (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, these bits indicate the time-out period when there is bus clock input during slave select active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The clock source of the time-out counter is Slave peripheral clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the value is 0, it indicates the slave mode time-out function is disabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09307">9307</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga02fa75d821f2b991c735726da44333ef" name="ga02fa75d821f2b991c735726da44333ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02fa75d821f2b991c735726da44333ef">&#9670;&nbsp;</a></span>SSTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SSTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md161"></a>
Offset: 0x114  PWM Synchronous Start Trigger Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">CNTSEN   </td><td class="markdownTableBodyLeft">PWM Counter Synchronous Start Enable (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PMW counter synchronous enable function is used to make selected PWM channels (include PWM0_CHx and PWM1_CHx) start counting at the same time.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Writing this bit to 1 will also set the counter enable bit (CNTENn, n denotes channel 0 to 5) if correlated PWM channel counter synchronous start function is enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit only present in PWM0_BA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05866">5866</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga71522f2190f0f02496f2f898a1d47fd7" name="ga71522f2190f0f02496f2f898a1d47fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71522f2190f0f02496f2f898a1d47fd7">&#9670;&nbsp;</a></span>STATUS <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">CLK_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md27"></a>
Offset: 0x50  Clock Status Monitor Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">HXTSTB   </td><td class="markdownTableBodyLeft">External 4~24 MHz High-Speed Crystal Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External 4~24 MHz high-speed crystal clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External 4~24 MHz high-speed crystal clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">LXTSTB   </td><td class="markdownTableBodyLeft">External 32.768 kHz Low-Speed Crystal Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = External 32.768 kHz low-speed crystal clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = External 32.768 kHz low-speed crystal clock is stabled and enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">PLLSTB   </td><td class="markdownTableBodyLeft">Internal PLL Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Internal PLL clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Internal PLL clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">LIRCSTB   </td><td class="markdownTableBodyLeft">Internal 10 KHz Low-Speed Oscillator Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Internal 10 kHz low-speed oscillator clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Internal 10 kHz low-speed oscillator clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">HIRCSTB   </td><td class="markdownTableBodyLeft">Internal 22.1184 MHz High-Speed Oscillator Clock Source Stable Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Internal 22.1184 MHz high-speed oscillator clock is not stable or disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Internal 22.1184 MHz high-speed oscillator clock is stable and enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">CLKSFAIL   </td><td class="markdownTableBodyLeft">Clock Switching Fail Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is updated when software switches system clock source.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If switch target clock is stable, this bit will be set to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If switch target clock is not stable, this bit will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Clock switching success.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clock switching failure.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Write 1 to clear the bit to 0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01426">1426</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae1c159bc8636a3bc938bdbe4f2aed3d6" name="gae1c159bc8636a3bc938bdbe4f2aed3d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1c159bc8636a3bc938bdbe4f2aed3d6">&#9670;&nbsp;</a></span>STATUS <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md71"></a>
Offset: 0x0C  I2C Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">STATUS   </td><td class="markdownTableBodyLeft">I2C Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The three least significant bits are always 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The five most significant bits contain the status code.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">There are 28 possible status codes.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the content of I2C_STATUS is F8H, no serial interrupt is requested.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others I2C_STATUS values correspond to defined I2C states.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When each of these states is entered, a status interrupt is requested (SI = 1).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A valid status code is present in I2C_STATUS one cycle after SI is set by hardware and is still present one cycle after SI has been reset by software.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In addition, states 00H stands for a Bus Error.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A Bus Error occurs when a START or STOP condition is present at an illegal position in the formation frame.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Example of illegal position are during the serial transfer of an address byte, a data byte or an acknowledge bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the BUSEN and ACKMEN are enabled in slave received mode, there is SI interrupt in the 8th clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The user can read the I2C_STATUS = 0xf0 for the function condition has done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the BUSEN and PECEN are enabled, the status of PECERR, I2C_BUSSTS[3], is used to substitute for I2C_STATUS to check the ACK status in the last frame when the byte count done interrupt has active and the PEC frame has been transformed.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03704">3704</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae24a4984d3dce9abc590b7cad5900e48" name="gae24a4984d3dce9abc590b7cad5900e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24a4984d3dce9abc590b7cad5900e48">&#9670;&nbsp;</a></span>STATUS <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md162"></a>
Offset: 0x120  PWM Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:0]   </td><td class="markdownTableBodyCenter">CNTMAXFn   </td><td class="markdownTableBodyLeft">Time-Base Counter Equal To 0xFFFF Latched Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = indicates the time-base counter never reached its maximum value 0xFFFF.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = indicates the time-base counter reached its maximum value, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">SYNCINFn   </td><td class="markdownTableBodyLeft">Input Synchronization Latched Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no SYNC_IN event has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an SYNC_IN event has occurred, software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[21:16]   </td><td class="markdownTableBodyCenter">ADCTRGFn   </td><td class="markdownTableBodyLeft">EADC Start Of Conversion Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Indicates no EADC start of conversion trigger event has occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates an EADC start of conversion trigger event has occurred, software can write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05868">5868</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga763cbd039f818865fc97569ebfb553e3" name="ga763cbd039f818865fc97569ebfb553e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga763cbd039f818865fc97569ebfb553e3">&#9670;&nbsp;</a></span>STATUS <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md219"></a>
Offset: 0x20  SC Status Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">RXOV   </td><td class="markdownTableBodyLeft">RX Overflow Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX buffer overflow.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the number of received bytes is greater than Rx Buffer size (4 bytes), this bit will be set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">RXEMPTY   </td><td class="markdownTableBodyLeft">Receiver Buffer Empty Status Flag(Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates RX buffer empty or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the last byte of Rx buffer has been read by CPU, hardware sets this bit high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when SC receives any new data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">RXFULL   </td><td class="markdownTableBodyLeft">Receiver Buffer Full Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates RX buffer full or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set when RX pointer is equal to 4, otherwise it is cleared by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">PEF   </td><td class="markdownTableBodyLeft">Receiver Parity Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">"parity bit".    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CPU sets receiver retries function by setting RXRTYEN(SC_CTL[19]) , hardware will not set this flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">FEF   </td><td class="markdownTableBodyLeft">Receiver Frame Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received character does not have a valid "stop bit" (that is, the stop bit following the last data bit or parity bit is detected as logic 0).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CPU sets receiver retries function by setting RXRTYEN(SC_CTL[19]) , hardware will not set this flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">BEF   </td><td class="markdownTableBodyLeft">Receiver Break Error Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set to logic 1 whenever the received data input (RX) held in the "spacing state" (logic 0) is longer than a full word transmission time (that is, the total time of "start bit" + data bits + parity + stop bits).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If CPU sets receiver retries function by setting RXRTYEN(SC_CTL[19]) , hardware will not set this flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">TXOV   </td><td class="markdownTableBodyLeft">TX Overflow Error Interrupt Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If TX buffer is full, an additional write to DAT(SC_DAT[7:0]) will cause this bit be set to "1" by hardware.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">TXEMPTY   </td><td class="markdownTableBodyLeft">Transmit Buffer Empty Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX buffer empty or not.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the last byte of TX buffer has been transferred to Transmitter Shift Register, hardware sets this bit high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It will be cleared when writing data into DAT(SC_DAT[7:0]) (TX buffer not empty).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">TXFULL   </td><td class="markdownTableBodyLeft">Transmit Buffer Full Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates TX buffer full or not.This bit is set when TX pointer is equal to 4, otherwise is cleared by hardware.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">CREMOVE   </td><td class="markdownTableBodyLeft">Card Detect Removal Status Of SC_CD Pin (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever card has been removal.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card removed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Card detect engine will start after SCEN (SC_CTL[0])set.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">CINSERT   </td><td class="markdownTableBodyLeft">Card Detect Insert Status Of SC_CD Pin (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set whenever card has been inserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Card insert.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing "1" to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: The    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">card detect engine will start after SCEN (SC_CTL[0]) set.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">CDPINSTS   </td><td class="markdownTableBodyLeft">Card Detect Status Of SC_CD Pin Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is the pin status flag of SC_CD    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SC_CD pin state at low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SC_CD pin state at high.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">RXPOINT   </td><td class="markdownTableBodyLeft">Receiver Buffer Pointer Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the RX buffer pointer status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SC receives one byte from external device, RXPOINT(SC_STATUS[17:16]) increases one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of RX buffer is read by CPU, RXPOINT(SC_STATUS[17:16]) decreases one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21]   </td><td class="markdownTableBodyCenter">RXRERR   </td><td class="markdownTableBodyLeft">Receiver Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX has any error and retries transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2 This bit is a flag and cannot generate any interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: If CPU enables receiver retry function by setting RXRTYEN (SC_CTL[19]) , the PEF(SC_STATUS[4]) flag will be ignored (hardware will not set PEF(SC_STATUS[4])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">RXOVERR   </td><td class="markdownTableBodyLeft">Receiver Over Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX transfer error retry over retry number limit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If CPU enables receiver retries function by setting RXRTYEN (SC_CTL[19]), the PEF(SC_STATUS[4]) flag will be ignored (hardware will not set PEF(SC_STATUS[4])).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">RXACT   </td><td class="markdownTableBodyLeft">Receiver In Active Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when RX transfer is in active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is cleared automatically when RX transfer is finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">TXPOINT   </td><td class="markdownTableBodyLeft">Transmit Buffer Pointer Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the TX buffer pointer status flag.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When CPU writes data into SC_DAT, TXPOINT increases one.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When one byte of TX Buffer is transferred to transmitter shift register, TXPOINT decreases one.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29]   </td><td class="markdownTableBodyCenter">TXRERR   </td><td class="markdownTableBodyLeft">Transmitter Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when transmitter re-transmits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2 This bit is a flag and cannot generate any interrupt to CPU.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[30]   </td><td class="markdownTableBodyCenter">TXOVERR   </td><td class="markdownTableBodyLeft">Transmitter Over Retry Error (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when transmitter re-transmits over retry number limitation.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only, but it can be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">TXACT   </td><td class="markdownTableBodyLeft">Transmit In Active Status Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = This bit is cleared automatically when TX transfer is finished or the last byte transmission has completed.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = This bit is set by hardware when TX transfer is in active and the STOP bit of the last byte has been transmitted.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08500">8500</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga463a7dc0398240e38e1c356316e79a4d" name="ga463a7dc0398240e38e1c356316e79a4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga463a7dc0398240e38e1c356316e79a4d">&#9670;&nbsp;</a></span>STATUS <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md232"></a>
Offset: 0x14  SPI Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">BUSY   </td><td class="markdownTableBodyLeft">Busy Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = SPI controller is in idle state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI controller is in busy state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The following listing are the bus busy conditions:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">a. SPI_CTL[0] = 1 and the TXEMPTY = 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">b. For SPI Master mode, the TXEMPTY = 1 but the current transaction is not finished yet.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">c. For SPI Slave mode, the SPI_CTL[0] = 1 and there is serial clock input into the SPI core logic when slave select is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">d. For SPI Slave mode, the SPI_CTL[0] = 1 and the transmit buffer or transmit shift register is not empty even if the slave select is inactive.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">UNITIF   </td><td class="markdownTableBodyLeft">Unit Transfer Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No transaction has been finished since this bit was cleared to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = SPI controller has finished one unit transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">SSACTIF   </td><td class="markdownTableBodyLeft">Slave Select Active Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave select active interrupt was cleared or not occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave select active interrupt event occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Only available in Slave mode. This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">SSINAIF   </td><td class="markdownTableBodyLeft">Slave Select Inactive Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave select inactive interrupt was cleared or not occurred.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave select inactive interrupt event occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Only available in Slave mode. This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">SSLINE   </td><td class="markdownTableBodyLeft">Slave Select Line Bus Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The slave select line status is 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The slave select line status is 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is only available in Slave mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If SSACTPOL (SPI_SSCTL[2]) is set 0, and the SSLINE is 1, the SPI slave select is in inactive status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">SLVTOIF   </td><td class="markdownTableBodyLeft">Slave Time-Out Interrupt Flag (Only Supported in SPI0)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the Slave Select is active and the value of SLVTOCNT is not 0, as the bus clock is detected, the slave time-out counter in SPI controller logic will be started.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the value of time-out counter is greater than or equal to the value of SLVTOCNT (SPI_SSCTL[31:16]) before one transaction is done, the slave time-out interrupt event will be asserted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Slave time-out is not active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave time-out is active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">SLVBEIF   </td><td class="markdownTableBodyLeft">Slave Mode Bit Count Error Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, when the slave select line goes to inactive state, if bit counter is mismatch with DWIDTH, this interrupt flag will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Slave mode bit count error event.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave mode bit count error event occurs.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If the slave select active but there is no any bus clock input, the SLVBCEIF also active when the slave select goes to inactive state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">SLVURIF   </td><td class="markdownTableBodyLeft">Slave Mode TX Under Run Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In Slave mode, if TX underflow event occurs and the slave select line goes to inactive state, this interrupt flag will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No Slave TX under run event.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Slave TX under run occurs.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">RXEMPTY   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Empty Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive FIFO buffer is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO buffer is empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">RXFULL   </td><td class="markdownTableBodyLeft">Receive FIFO Buffer Full Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Receive FIFO buffer is not full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO buffer is full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">RXTHIF   </td><td class="markdownTableBodyLeft">Receive FIFO Threshold Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The valid data count within the RX FIFO buffer is smaller than or equal to the setting value of RXTH.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The valid data count within the receive FIFO buffer is larger than the setting value of RXTH.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">RXOVIF   </td><td class="markdownTableBodyLeft">Receive FIFO Overrun Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the receive FIFO buffer is full, the follow-up data will be dropped and this bit will be set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No FIFO is over run.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO over run.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">RXTOIF   </td><td class="markdownTableBodyLeft">Receive Time-Out Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No receive FIFO time-out event.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Receive FIFO buffer is not empty and no read operation on receive FIFO buffer over 64 SPI clock period in Master mode or over 576 peripheral clock period in Slave mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the received FIFO buffer is read by software, the time-out status will be cleared automatically.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">SPIENSTS   </td><td class="markdownTableBodyLeft">SPI Enable Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The SPI controller is disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The SPI controller is enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: The SPI peripheral clock is asynchronous with the system clock.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In order to make sure the SPI control logic is disabled, this bit indicates the real status of SPI controller.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">TXEMPTY   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Empty Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit FIFO buffer is not empty.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit FIFO buffer is empty.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[17]   </td><td class="markdownTableBodyCenter">TXFULL   </td><td class="markdownTableBodyLeft">Transmit FIFO Buffer Full Indicator (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transmit FIFO buffer is not full.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transmit FIFO buffer is full.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18]   </td><td class="markdownTableBodyCenter">TXTHIF   </td><td class="markdownTableBodyLeft">Transmit FIFO Threshold Interrupt Flag (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The valid data count within the transmit FIFO buffer is larger than the setting value of TXTH.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The valid data count within the transmit FIFO buffer is less than or equal to the setting value of TXTH.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19]   </td><td class="markdownTableBodyCenter">TXUFIF   </td><td class="markdownTableBodyLeft">TX Underflow Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the TX underflow event occurs, this bit will be set to 1, the state of data output pin depends on the setting of TXUFPOL.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = No data in Transmit FIFO and TX shift register when the slave selection signal is active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: This bit will be cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2: If reset slave's transmission circuit when slave selection signal is active, this flag will be set to 1 after 2 peripheral clock cycles + 3 system clock cycles since the reset operation is done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">TXRXRST   </td><td class="markdownTableBodyLeft">TX or RX Reset Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The reset function of TXRST or RXRST is done.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Doing the reset function of TXRST or RXRST.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Both the reset operations of TXRST and RXRST need 3 system clock cycles + 2 peripheral clock cycles.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can check the status of this bit to monitor the reset function is doing or done.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">RXCNT   </td><td class="markdownTableBodyLeft">Receive FIFO Data Count (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit field indicates the valid data count of receive FIFO buffer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:28]   </td><td class="markdownTableBodyCenter">TXCNT   </td><td class="markdownTableBodyLeft">Transmit FIFO Data Count (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit field indicates the valid data count of transmit FIFO buffer.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09310">9310</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga984ebe7db34039accdc64260906e306b" name="ga984ebe7db34039accdc64260906e306b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga984ebe7db34039accdc64260906e306b">&#9670;&nbsp;</a></span>STATUS <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">WWDT_T::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md330"></a>
Offset: 0x08  WWDT Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WWDTIF   </td><td class="markdownTableBodyLeft">WWDT Compare Match Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the interrupt flag status of WWDT while WWDT counter value matches CMPDAT (WWDT_CTL[21:16]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WWDT counter value matches CMPDAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">WWDTRF   </td><td class="markdownTableBodyLeft">WWDT Timer-Out Reset Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates the system has been reset by WWDT time-out reset or not.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = WWDT time-out reset did not occur.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = WWDT time-out reset occurred.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l13703">13703</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3a9e9eae753312ea434da7d544bbf808" name="ga3a9e9eae753312ea434da7d544bbf808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a9e9eae753312ea434da7d544bbf808">&#9670;&nbsp;</a></span>STATUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::STATUS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md11"></a>
Offset: 0xF0  A/D Status Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">VALID   </td><td class="markdownTableBodyLeft">EADC_DAT0~15 Data Valid Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is a mirror of VALID bit in sample module A/D result data register EADC_DATn. (n=0~18).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">OV   </td><td class="markdownTableBodyLeft">EADC_DAT0~15 Overrun Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is a mirror to OV bit in sample module A/D result data register EADC_DATn. (n=0~18).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00732">732</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab5ccb62b13782cf82084dc2c2a4bcdc7" name="gab5ccb62b13782cf82084dc2c2a4bcdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5ccb62b13782cf82084dc2c2a4bcdc7">&#9670;&nbsp;</a></span>STATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::STATUS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md12"></a>
Offset: 0xF4  A/D Status Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">VALID   </td><td class="markdownTableBodyLeft">EADC_DAT16~18 Data Valid Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is a mirror of VALID bit in sample module A/D result data register EADC_DATn. (n=0~18).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:16]   </td><td class="markdownTableBodyCenter">OV   </td><td class="markdownTableBodyLeft">EADC_DAT16~18 Overrun Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is a mirror to OV bit in sample module A/D result data register EADC_DATn. (n=0~18).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00733">733</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga81ef3b5f47e896bade83e833837fcd37" name="ga81ef3b5f47e896bade83e833837fcd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81ef3b5f47e896bade83e833837fcd37">&#9670;&nbsp;</a></span>STATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::STATUS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md13"></a>
Offset: 0xF8  A/D Status Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADIF0   </td><td class="markdownTableBodyLeft">A/D ADINT0 Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT0 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT0 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:This bit indicates whether an A/D conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADIF1   </td><td class="markdownTableBodyLeft">A/D ADINT1 Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT1 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT1 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:This bit indicates whether an A/D conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ADIF2   </td><td class="markdownTableBodyLeft">A/D ADINT2 Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT2 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT2 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:This bit indicates whether an A/D conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ADIF3   </td><td class="markdownTableBodyLeft">A/D ADINT3 Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT3 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT3 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2:This bit indicates whether an A/D conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ADCMPF0   </td><td class="markdownTableBodyLeft">ADC Compare 0 Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module A/D conversion result meets setting condition in EADC_CMP0 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP0 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP0 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ADCMPF1   </td><td class="markdownTableBodyLeft">ADC Compare 1 Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module A/D conversion result meets setting condition in EADC_CMP1 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP1 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP1 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">ADCMPF2   </td><td class="markdownTableBodyLeft">ADC Compare 2 Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module A/D conversion result meets setting condition in EADC_CMP2 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP2 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP2 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ADCMPF3   </td><td class="markdownTableBodyLeft">ADC Compare 3 Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module A/D conversion result meets setting condition in EADC_CMP3 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP3 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP3 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">ADOVIF0   </td><td class="markdownTableBodyLeft">A/D ADINT0 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT0 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT0 interrupt flag is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">ADOVIF1   </td><td class="markdownTableBodyLeft">A/D ADINT1 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT1 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT1 interrupt flag is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">ADOVIF2   </td><td class="markdownTableBodyLeft">A/D ADINT2 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT2 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT2 interrupt flag is s overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">ADOVIF3   </td><td class="markdownTableBodyLeft">A/D ADINT3 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT3 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT3 interrupt flag is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">ADCMPO0   </td><td class="markdownTableBodyLeft">ADC Compare 0 Output Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare0 data CMPDAT0 (EADC_CMP0[27:16]) is used to compare with conversion result of specified sample module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT less than CMPDAT0 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT great than or equal CMPDAT0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">ADCMPO1   </td><td class="markdownTableBodyLeft">ADC Compare 1 Output Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare1 data CMPDAT1 (EADC_CMP1[27:16]) is used to compare with conversion result of specified sample module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT less than CMPDAT1 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT great than or equal CMPDAT1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">ADCMPO2   </td><td class="markdownTableBodyLeft">ADC Compare 2 Output Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare2 data CMPDAT2 (EADC_CMP2[27:16]) is used to compare with conversion result of specified sample module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT less than CMPDAT2 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT great than or equal CMPDAT2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">ADCMPO3   </td><td class="markdownTableBodyLeft">ADC Compare 3 Output Status    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare3 data CMPDAT3 (EADC_CMP3[27:16]) is used to compare with conversion result of specified sample module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT less than CMPDAT3 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT great than or equal CMPDAT3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">CHANNEL   </td><td class="markdownTableBodyLeft">Current Conversion Channel    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed reflects ADC current conversion channel when BUSY=1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is read only.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00H = EADC_CH0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01H = EADC_CH1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">02H = EADC_CH2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">03H = EADC_CH3.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">04H = EADC_CH4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">05H = EADC_CH5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">06H = EADC_CH6.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">07H = EADC_CH7.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">08H = EADC_CH8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">09H = EADC_CH9.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0AH = EADC_CH10.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0BH = EADC_CH11.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0CH = EADC_CH12.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0DH = EADC_CH13.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0EH = EADC_CH14.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0FH = EADC_CH15.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10H = VBG.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11H = VTEMP.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">12H = VBAT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">BUSY   </td><td class="markdownTableBodyLeft">Busy/Idle    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EADC is in idle state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EADC is busy at conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is read only.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">ADOVIF   </td><td class="markdownTableBodyLeft">All A/D Interrupt Flag Overrun Bits Check    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any ADOVIFn Flag is equal to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">STOVF   </td><td class="markdownTableBodyLeft">For All A/D Sample Module Start Of Conversion Overrun Flags Check    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~18.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of sample module event overrun flag SPOVFn (EADC_OVSTS[n]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of sample module event overrun flag SPOVFn (EADC_OVSTS[n]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any SPOVFn Flag is equal to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">AVALID   </td><td class="markdownTableBodyLeft">For All Sample Module A/D Result Data Register EADC_DAT Data Valid Flag Check    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~18.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of sample module data register valid flag VALIDn (EADC_DATn[17]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of sample module data register valid flag VALIDn (EADC_DATn[17]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any VALIDn Flag is equal to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">AOV   </td><td class="markdownTableBodyLeft">For All Sample Module A/D Result Data Register Overrun Flags Check    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~18.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of sample module data register overrun flag OVn (EADC_DATn[16]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of sample module data register overrun flag OVn (EADC_DATn[16]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any OVn Flag is equal to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00734">734</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaa2a9209b1d93bce63d901632c57d5e81" name="gaa2a9209b1d93bce63d901632c57d5e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a9209b1d93bce63d901632c57d5e81">&#9670;&nbsp;</a></span>STATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::STATUS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md14"></a>
Offset: 0xFC  A/D Status Register 3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">CURSPL   </td><td class="markdownTableBodyLeft">ADC Current Sample Module    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register show the current ADC is controlled by which sample module control logic modules.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the ADC is Idle, this bit filed will set to 0x1F.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This is a read only register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00735">735</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga9ba816b374aa1e9f1129d9e7328b729b" name="ga9ba816b374aa1e9f1129d9e7328b729b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ba816b374aa1e9f1129d9e7328b729b">&#9670;&nbsp;</a></span>STBUFSEG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::STBUFSEG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md300"></a>
Offset: 0x18  Setup Token Buffer Segmentation Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:3]   </td><td class="markdownTableBodyCenter">STBUFSEG   </td><td class="markdownTableBodyLeft">Setup Token Buffer Segmentation    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is used to indicate the offset address for the SETUP token with the USB Device SRAM starting address The effective starting address is    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">USB_SRAM address + {STBUFSEG[8:3], 3'b000}    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Where the USB_SRAM address = USBD_BA+0x100h.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: It is used for SETUP token only.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12515">12515</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga52ba030cb585921cbc9fccd1ef66d999" name="ga52ba030cb585921cbc9fccd1ef66d999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ba030cb585921cbc9fccd1ef66d999">&#9670;&nbsp;</a></span>STOP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::STOP</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md97"></a>
Offset: 0x404  PDMA Transfer Stop Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">STOPn   </td><td class="markdownTableBodyLeft">PDMA Transfer Stop Control Register (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can stop the PDMA transfer by STOPn bit field or by software reset (writing '0xFFFF_FFFF' to PDMA_STOP register).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By bit field:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Stop PDMA transfer[n].    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When software set PDMA_STOP bit, the operation will finish the on-going transfer channel and then clear the channel enable bit (PDMA_CHCTL [CHEN]) and request active flag.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By write 0xFFFF_FFFF to PDMA_STOP:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting all PDMA_STOP bit to "1" will generate software reset to reset internal state machine (the DSCT will not be reset).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When software reset, the operation will be stopped imminently that include the on-going transfer and the channel enable bit (PDMA_CHCTL [CHEN]) and request active flag will be cleared to '0'.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: User can poll channel enable bit to know if the on-going transfer is finished.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04326">4326</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga819451e5352edaf9bc71ef417fc0ece9" name="ga819451e5352edaf9bc71ef417fc0ece9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga819451e5352edaf9bc71ef417fc0ece9">&#9670;&nbsp;</a></span>SWBRK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWBRK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md149"></a>
Offset: 0xDC  PWM Software Brake Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">BRKETRGn   </td><td class="markdownTableBodyLeft">PWM Edge Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM pair n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger edge brake, and set BRKEIFn to 1 in PWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">BRKLTRGn   </td><td class="markdownTableBodyLeft">PWM Level Brake Software Trigger (Write Only) (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM pair n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write 1 to this bit will trigger level brake, and set BRKLIFn to 1 in PWM_INTSTS1 register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register is write protected. Refer to SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05852">5852</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga70b45b43fc022732d557ea2fe8cdf679" name="ga70b45b43fc022732d557ea2fe8cdf679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70b45b43fc022732d557ea2fe8cdf679">&#9670;&nbsp;</a></span>SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SWREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md98"></a>
Offset: 0x408  PDMA Software Request Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">SWREQn   </td><td class="markdownTableBodyLeft">PDMA Software Request Register (Write Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit to 1 to generate a software request to PDMA [n].    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Generate a software request.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: User can read PDMA_TRGSTS register to know which channel is on active.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Active flag may be triggered by software request or peripheral request.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If user does not enable each PDMA channel, the software request will be ignored.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04327">4327</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaff966eb261a65b20691c93f06443a1a0" name="gaff966eb261a65b20691c93f06443a1a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff966eb261a65b20691c93f06443a1a0">&#9670;&nbsp;</a></span>SWSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SWSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md121"></a>
Offset: 0x0C  PWM Software Control Synchronization Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">SWSYNCn   </td><td class="markdownTableBodyLeft">Software SYNC Function    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When SINSRCn (PWM_SYNC[13:8]) is selected to 0, SYNC_OUT source is come from SYNC_IN or this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05818">5818</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gadbadd7fc24373ee59089a73dde2cabee" name="gadbadd7fc24373ee59089a73dde2cabee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbadd7fc24373ee59089a73dde2cabee">&#9670;&nbsp;</a></span>SWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::SWTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md3"></a>
Offset: 0x54  A/D Sample Module Software Start Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[18:0]   </td><td class="markdownTableBodyCenter">SWTRG   </td><td class="markdownTableBodyLeft">A/D Sample Module    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0~18 Software Force To Start ADC Conversion    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Cause an ADC conversion when the priority is given to sample module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: After write this register to start ADC conversion, the EADC_PENDSTS register will show which sample module will conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If user want to disable the conversion of the sample module, user can write EADC_PENDSTS register to clear it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l00724">724</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga6bbf3397f7a4421a4797fabe4a05c188" name="ga6bbf3397f7a4421a4797fabe4a05c188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bbf3397f7a4421a4797fabe4a05c188">&#9670;&nbsp;</a></span>SYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::SYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md120"></a>
Offset: 0x08  PWM Synchronization Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">PHSENn   </td><td class="markdownTableBodyLeft">SYNC Phase Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PWM counter disable to load PHS value.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PWM counter enable to load PHS value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[13:8]   </td><td class="markdownTableBodyCenter">SINSRCn   </td><td class="markdownTableBodyLeft">PWM_SYNC_IN Source Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Synchronize source from SYNC_IN or SWSYNC.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Counter equal to 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Counter equal to PWM_CMPDATm, m denotes 1, 3, 5.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = SYNC_OUT will not be generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[16]   </td><td class="markdownTableBodyCenter">SNFLTEN   </td><td class="markdownTableBodyLeft">PWM_SYNC_IN Noise Filter Enable    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Noise filter of input pin PWM_SYNC_IN is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Noise filter of input pin PWM_SYNC_IN is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[19:17]   </td><td class="markdownTableBodyCenter">SFLTCSEL   </td><td class="markdownTableBodyLeft">SYNC Edge Detector Filter Clock Selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Filter clock = HCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Filter clock = HCLK/2.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Filter clock = HCLK/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Filter clock = HCLK/8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Filter clock = HCLK/16.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Filter clock = HCLK/32.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Filter clock = HCLK/64.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Filter clock = HCLK/128.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22:20]   </td><td class="markdownTableBodyCenter">SFLTCNT   </td><td class="markdownTableBodyLeft">SYNC Edge Detector Filter Count    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The register bits control the counter number of edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">SINPINV   </td><td class="markdownTableBodyLeft">SYNC Input Pin Inverse    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The state of pin SYNC is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The inverted state of pin SYNC is passed to the negative edge detector.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[26:24]   </td><td class="markdownTableBodyCenter">PHSDIRn   </td><td class="markdownTableBodyLeft">PWM Phase Direction Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Control PWM counter count decrement after synchronizing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Control PWM counter count increment after synchronizing.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05817">5817</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga28efe5dd3adddfadc3f03908e9780cd3" name="ga28efe5dd3adddfadc3f03908e9780cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28efe5dd3adddfadc3f03908e9780cd3">&#9670;&nbsp;</a></span>TACTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TACTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md107"></a>
Offset: 0x42C  PDMA Transfer Active Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">TXACTFn   </td><td class="markdownTableBodyLeft">Transfer On Active Flag Register (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates which PDMA channel is in active.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel is not finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel is active.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04336">4336</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaae4e39c8725333bf17cbece744b465c6" name="gaae4e39c8725333bf17cbece744b465c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae4e39c8725333bf17cbece744b465c6">&#9670;&nbsp;</a></span>TALM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TALM</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md197"></a>
Offset: 0x1C  Time Alarm Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">SEC   </td><td class="markdownTableBodyLeft">1-Sec Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">TENSEC   </td><td class="markdownTableBodyLeft">10-Sec Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MIN   </td><td class="markdownTableBodyLeft">1-Min Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TENMIN   </td><td class="markdownTableBodyLeft">10-Min Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">HR   </td><td class="markdownTableBodyLeft">1-Hour Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">TENHR   </td><td class="markdownTableBodyLeft">10-Hour Time Digit of Alarm Setting (0~2)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07644">7644</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2fc6443280049adc1f9247700ead5d0a" name="ga2fc6443280049adc1f9247700ead5d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc6443280049adc1f9247700ead5d0a">&#9670;&nbsp;</a></span>TAMPCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMPCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md210"></a>
Offset: 0x10C  TAMPER Pin Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">IO Operation Mode    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = TAMPER (PF.2) is input only mode, without pull-up resistor.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = TAMPER (PF.2) is output push pull mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = TAMPER (PF.2) is open drain mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = TAMPER (PF.2) is input only mode with internal pull up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">DOUT   </td><td class="markdownTableBodyLeft">IO Output Data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = TAMPER (PF.2) output low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = TAMPER (PF.2) output high.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CTLSEL   </td><td class="markdownTableBodyLeft">IO Pin State Backup Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When tamper function is disabled, TAMPER pin can be used as GPIO function.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can program CTLSEL bit to decide PF.2 I/O function is controlled by system power domain GPIO module or VBAT power domain RTC_TAMPCTL control register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 =TAMPER (PF.2) I/O function is controlled by GPIO module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It becomes floating state when system power is turned off.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 =TAMPER (PF.2) I/O function is controlled by VBAT power domain.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PF.2 function and I/O status are controlled by OPMODE[1:0] and DOUT after CTLSEL it set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">I/O pin state keeps previous state after system power is turned off.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07658">7658</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga753fc35db3871717bb3c97536b2294ca" name="ga753fc35db3871717bb3c97536b2294ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga753fc35db3871717bb3c97536b2294ca">&#9670;&nbsp;</a></span>TAMSK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TAMSK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md203"></a>
Offset: 0x34  Time Alarm Mask Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">MSEC   </td><td class="markdownTableBodyLeft">Mask 1-Sec Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">MTENSEC   </td><td class="markdownTableBodyLeft">Mask 10-Sec Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">MMIN   </td><td class="markdownTableBodyLeft">Mask 1-Min Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">MTENMIN   </td><td class="markdownTableBodyLeft">Mask 10-Min Time Digit of Alarm Setting (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">MHR   </td><td class="markdownTableBodyLeft">Mask 1-Hour Time Digit of Alarm Setting (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">MTENHR   </td><td class="markdownTableBodyLeft">Mask 10-Hour Time Digit of Alarm Setting (0~2)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07650">7650</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga503d2ee9640231fb4f3d0a2f9a4d7429" name="ga503d2ee9640231fb4f3d0a2f9a4d7429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga503d2ee9640231fb4f3d0a2f9a4d7429">&#9670;&nbsp;</a></span>TCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::TCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md38"></a>
Offset: 0x04  External Bus Interface Bank0 Timing Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:3]   </td><td class="markdownTableBodyCenter">TACC   </td><td class="markdownTableBodyLeft">EBI Data Access Time    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TACC define data access time (tACC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">tACC = (TACC +1) * EBI_MCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">TAHD   </td><td class="markdownTableBodyLeft">EBI Data Access Hold Time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TAHD define data access hold time (tAHD).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">tAHD = (TAHD +1) * EBI_MCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">W2X   </td><td class="markdownTableBodyLeft">Idle Cycle After Write    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines the number of W2X idle cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">W2X idle cycle = (W2X * EBI_MCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When write action is finish, W2X idle cycle is inserted and EBI_nCS return to idle state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">RAHDOFF   </td><td class="markdownTableBodyLeft">Access Hold Time Disable Control When Read    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The Data Access Hold Time (tAHD) during EBI reading is Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Data Access Hold Time (tAHD) during EBI reading is Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">WAHDOFF   </td><td class="markdownTableBodyLeft">Access Hold Time Disable Control When Write    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The Data Access Hold Time (tAHD) during EBI writing is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Data Access Hold Time (tAHD) during EBI writing is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">R2R   </td><td class="markdownTableBodyLeft">Idle Cycle Between Read-To-Read    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines the number of R2R idle cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">R2R idle cycle = (R2R * EBI_MCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When read action is finish and next action is going to read, R2R idle cycle is inserted and EBI_nCS return to idle state.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l01997">1997</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gab2b8e5121930e538b70b4eafcdcb165f" name="gab2b8e5121930e538b70b4eafcdcb165f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2b8e5121930e538b70b4eafcdcb165f">&#9670;&nbsp;</a></span>TCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EBI_T::TCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md40"></a>
Offset: 0x14  External Bus Interface Bank1 Timing Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:3]   </td><td class="markdownTableBodyCenter">TACC   </td><td class="markdownTableBodyLeft">EBI Data Access Time    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TACC define data access time (tACC).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">tACC = (TACC +1) * EBI_MCLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10:8]   </td><td class="markdownTableBodyCenter">TAHD   </td><td class="markdownTableBodyLeft">EBI Data Access Hold Time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">TAHD define data access hold time (tAHD).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">tAHD = (TAHD +1) * EBI_MCLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:12]   </td><td class="markdownTableBodyCenter">W2X   </td><td class="markdownTableBodyLeft">Idle Cycle After Write    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines the number of W2X idle cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">W2X idle cycle = (W2X * EBI_MCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When write action is finish, W2X idle cycle is inserted and EBI_nCS return to idle state.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[22]   </td><td class="markdownTableBodyCenter">RAHDOFF   </td><td class="markdownTableBodyLeft">Access Hold Time Disable Control When Read    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The Data Access Hold Time (tAHD) during EBI reading is Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Data Access Hold Time (tAHD) during EBI reading is Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">WAHDOFF   </td><td class="markdownTableBodyLeft">Access Hold Time Disable Control When Write    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = The Data Access Hold Time (tAHD) during EBI writing is Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = The Data Access Hold Time (tAHD) during EBI writing is Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">R2R   </td><td class="markdownTableBodyLeft">Idle Cycle Between Read-To-Read    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field defines the number of R2R idle cycle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">R2R idle cycle = (R2R * EBI_MCLK).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When read action is finish and next action is going to read, R2R idle cycle is inserted and EBI_nCS return to idle state.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l02000">2000</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga365bc8529e808782af26a16839c67c5c" name="ga365bc8529e808782af26a16839c67c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga365bc8529e808782af26a16839c67c5c">&#9670;&nbsp;</a></span>TDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md105"></a>
Offset: 0x424  PDMA Channel Transfer Done Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">TDIFn   </td><td class="markdownTableBodyLeft">Transfer Done Flag Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates whether PDMA controller channel transfer has been finished or not, user can write 1 to clear these bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA channel transfer has not finished.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA channel has finished transmission.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04334">4334</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gad4bfcd5030302d72cdd282c1ab945362" name="gad4bfcd5030302d72cdd282c1ab945362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4bfcd5030302d72cdd282c1ab945362">&#9670;&nbsp;</a></span>TICK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TICK</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md202"></a>
Offset: 0x30  RTC Time Tick Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">TICK   </td><td class="markdownTableBodyLeft">Time Tick Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These bits are used to select RTC time tick period for Periodic Time Tick Interrupt request.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Time tick is 1 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Time tick is 1/2 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Time tick is 1/4 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Time tick is 1/8 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Time tick is 1/16 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Time tick is 1/32 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Time tick is 1/64 second.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Time tick is 1/28 second.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This register can be read back after the RTC register access enable bit RWENF (RTC_RWEN[16]) is active.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07649">7649</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gac0ffd2cef1a3f0c22249631a99342b90" name="gac0ffd2cef1a3f0c22249631a99342b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0ffd2cef1a3f0c22249631a99342b90">&#9670;&nbsp;</a></span>TIME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::TIME</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md193"></a>
Offset: 0x0C  Time Loading Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3:0]   </td><td class="markdownTableBodyCenter">SEC   </td><td class="markdownTableBodyLeft">1-Sec Time Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[6:4]   </td><td class="markdownTableBodyCenter">TENSEC   </td><td class="markdownTableBodyLeft">10-Sec Time Digit (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:8]   </td><td class="markdownTableBodyCenter">MIN   </td><td class="markdownTableBodyLeft">1-Min Time Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[14:12]   </td><td class="markdownTableBodyCenter">TENMIN   </td><td class="markdownTableBodyLeft">10-Min Time Digit (0~5)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[19:16]   </td><td class="markdownTableBodyCenter">HR   </td><td class="markdownTableBodyLeft">1-Hour Time Digit (0~9)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">TENHR   </td><td class="markdownTableBodyLeft">10-Hour Time Digit (0~2)   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07640">7640</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d" name="ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f9dd18f1316d1fd3faf6e9f5c2d0d3d">&#9670;&nbsp;</a></span>TMRCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md221"></a>
Offset: 0x28  SC Internal Timer Control Register 0.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer 0 Counter Value (ETU Base)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer 0 Operation Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 24-bit timer operation selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to 6.17.5.4 for programming Timer0   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08502">8502</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga93ec89f4fa30ee9e8c6480abf814d849" name="ga93ec89f4fa30ee9e8c6480abf814d849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93ec89f4fa30ee9e8c6480abf814d849">&#9670;&nbsp;</a></span>TMRCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md222"></a>
Offset: 0x2C  SC Internal Timer Control Register 1.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer 1 Counter Value (ETU Base)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer 1 Operation Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 8-bit timer operation selection.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to 6.17.5.4 for programming Timer1   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08503">8503</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga12c05c3ae1f45e417764abe3ab1d769c" name="ga12c05c3ae1f45e417764abe3ab1d769c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12c05c3ae1f45e417764abe3ab1d769c">&#9670;&nbsp;</a></span>TMRCTL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRCTL2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md223"></a>
Offset: 0x30  SC Internal Timer Control Register 2.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">CNT   </td><td class="markdownTableBodyLeft">Timer 2 Counter Value (ETU Base)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal timer operation values.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:24]   </td><td class="markdownTableBodyCenter">OPMODE   </td><td class="markdownTableBodyLeft">Timer 2 Operation Mode Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the internal 8-bit timer operation selection    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Refer to 6.17.5.4 for programming Timer2   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08504">8504</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga1f9632ccc6a95e03a6f670f89e3a1986" name="ga1f9632ccc6a95e03a6f670f89e3a1986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f9632ccc6a95e03a6f670f89e3a1986">&#9670;&nbsp;</a></span>TMRDAT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRDAT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md225"></a>
Offset: 0x38  SC Timer Current Data Register A.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[23:0]   </td><td class="markdownTableBodyCenter">CNT0   </td><td class="markdownTableBodyLeft">Timer0 Current Data Value (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current count values of timer0.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08506">8506</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gae0469dac5ca17b3155ad2229e97382f0" name="gae0469dac5ca17b3155ad2229e97382f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0469dac5ca17b3155ad2229e97382f0">&#9670;&nbsp;</a></span>TMRDAT1_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::TMRDAT1_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md226"></a>
Offset: 0x3C  SC Timer Current Data Register B.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">CNT1   </td><td class="markdownTableBodyLeft">Timer1 Current Data Value (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current count values of timer1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:8]   </td><td class="markdownTableBodyCenter">CNT2   </td><td class="markdownTableBodyLeft">Timer2 Current Data Value (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current count values of timer2.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08507">8507</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga4be215aac734529811219eec999f03eb" name="ga4be215aac734529811219eec999f03eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4be215aac734529811219eec999f03eb">&#9670;&nbsp;</a></span>TOC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md111"></a>
Offset: 0x440  PDMA Time-out Counter Ch1 and Ch0 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">TOC1   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 1    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 1. The calculation unit is based on 10 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">TOC0   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 0    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 0. The calculation unit is based on 10 kHz clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04341">4341</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaceba55191fcc7e19d33b0e5b6a3db8d6" name="gaceba55191fcc7e19d33b0e5b6a3db8d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceba55191fcc7e19d33b0e5b6a3db8d6">&#9670;&nbsp;</a></span>TOC2_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC2_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md112"></a>
Offset: 0x444  PDMA Time-out Counter Ch3 and Ch2 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">TOC3   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 3    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 3. The calculation unit is based on 10 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">TOC2   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 2    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 2. The calculation unit is based on 10 kHz clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04342">4342</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga65374e1c3cb6429dcc5bbec34c2ee9c5" name="ga65374e1c3cb6429dcc5bbec34c2ee9c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65374e1c3cb6429dcc5bbec34c2ee9c5">&#9670;&nbsp;</a></span>TOC4_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC4_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md113"></a>
Offset: 0x448  PDMA Time-out Counter Ch5 and Ch4 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">TOC5   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 5    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 5. The calculation unit is based on 10 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">TOC4   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 4    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 4. The calculation unit is based on 10 kHz clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04343">4343</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga2ea680f09bbb16e68533034c68e1a76b" name="ga2ea680f09bbb16e68533034c68e1a76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ea680f09bbb16e68533034c68e1a76b">&#9670;&nbsp;</a></span>TOC6_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC6_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md114"></a>
Offset: 0x44C  PDMA Time-out Counter Ch7 and Ch6 Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]   </td><td class="markdownTableBodyCenter">TOC7   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 7    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 7. The calculation unit is based on 10 kHz clock.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]   </td><td class="markdownTableBodyCenter">TOC6   </td><td class="markdownTableBodyLeft">Time-Out Counter For Channel 6    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This controls the period of time-out function for channel 6. The calculation unit is based on 10 kHz clock.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04344">4344</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5347674482d9ca92745b2f48b4974437" name="ga5347674482d9ca92745b2f48b4974437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5347674482d9ca92745b2f48b4974437">&#9670;&nbsp;</a></span>TOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::TOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md73"></a>
Offset: 0x14  I2C Time-out Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">TOIF   </td><td class="markdownTableBodyLeft">Time-Out Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit is set by hardware when I2C time-out happened and it can interrupt CPU if I2C interrupt enable bit (INTEN) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Software can write 1 to clear this bit.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">TOCDIV4   </td><td class="markdownTableBodyLeft">Time-Out Counter Input Clock Divided By 4    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When Enabled, The time-out period is extend 4 times.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">TOCEN   </td><td class="markdownTableBodyLeft">Time-Out Counter Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When Enabled, the 14-bit time-out counter will start counting when SI is clear.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting flag SI to '1' will reset counter and re-start up counting after SI is cleared.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03706">3706</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gabccaf08eb25ede5ba592d720ef865d93" name="gabccaf08eb25ede5ba592d720ef865d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccaf08eb25ede5ba592d720ef865d93">&#9670;&nbsp;</a></span>TOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UART_T::TOUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md285"></a>
Offset: 0x20  UART Time-out Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">TOIC   </td><td class="markdownTableBodyLeft">Time-Out Interrupt Comparator    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The time-out counter resets and starts counting (the counting clock = baud rate) whenever the RX FIFO receives a new data word.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Once the content of time-out counter is equal to that of time-out interrupt comparator (TOIC (UART_TOUT[7:0])), a receiver time-out interrupt (RXTOINT(UART_INTSTS[12])) is generated if RXTOIEN (UART_INTEN [4]) enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">A new incoming data word or RX FIFO empty will clear RXTOINT(UART_INTSTS[12]).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">In order to avoid receiver time-out interrupt generation immediately during one character is being received, TOIC value should be set between 40 and 255.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">So, for example, if TOIC is set with 40, the time-out interrupt is generated after four characters are not received when 1 stop bit and no parity check is set for UART transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:8]   </td><td class="markdownTableBodyCenter">DLY   </td><td class="markdownTableBodyLeft">TX Delay Time Value    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field is used to programming the transfer delay time between the last stop bit and next start bit.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The unit is bit time.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l11891">11891</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0910876c0888cee29c43c5942bd834e5" name="ga0910876c0888cee29c43c5942bd834e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0910876c0888cee29c43c5942bd834e5">&#9670;&nbsp;</a></span>TOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md108"></a>
Offset: 0x434  PDMA Time-out Enable register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">TOUTENn   </td><td class="markdownTableBodyLeft">PDMA Time-Out Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA Channel n time-out function Disable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA Channel n time-out function Enable.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04338">4338</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga0fa019371f8e28d1f5b13695f1f6402a" name="ga0fa019371f8e28d1f5b13695f1f6402a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fa019371f8e28d1f5b13695f1f6402a">&#9670;&nbsp;</a></span>TOUTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOUTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md109"></a>
Offset: 0x438  PDMA Time-out Interrupt Enable register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7:0]   </td><td class="markdownTableBodyCenter">TOUTIENn   </td><td class="markdownTableBodyLeft">PDMA Time-Out Interrupt Enable Bits    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA Channel n time-out interrupt Disable.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA Channel n time-out interrupt Enable.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04339">4339</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga5ccaf5ec5bed25f4c15a7c0c5930b6e4" name="ga5ccaf5ec5bed25f4c15a7c0c5930b6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ccaf5ec5bed25f4c15a7c0c5930b6e4">&#9670;&nbsp;</a></span>TRGSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TRGSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md99"></a>
Offset: 0x40C  PDMA Channel Request Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">REQSTSn   </td><td class="markdownTableBodyLeft">PDMA Channel Request Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This flag indicates whether channel[n] have a request or not, no matter request from software or peripheral.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When PDMA controller finishes channel transfer, this bit will be cleared automatically.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA Channel n has no request.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA Channel n has a request.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: If software stops each PDMA transfer by setting PDMA_STOP register, this bit will be cleared automatically after finishing current transfer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: Software reset (writing 0xFFFF_FFFF to PDMA_STOP register) will also clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l04328">4328</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaacfc54f0cd2fc536fb4e7eb0b8f9f18c" name="gaacfc54f0cd2fc536fb4e7eb0b8f9f18c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacfc54f0cd2fc536fb4e7eb0b8f9f18c">&#9670;&nbsp;</a></span>TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SPI_T::TX</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md233"></a>
Offset: 0x20  Data Transmit Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]   </td><td class="markdownTableBodyCenter">TX   </td><td class="markdownTableBodyLeft">Data Transmit Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The data transmit registers pass through the transmitted data into the 8-/4-level transmit FIFO buffer.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The number of valid bits depends on the setting of DWIDTH (SPI_CTL[12:8]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">For example, if DWIDTH is set to 0x08, the bits TX[7:0] will be transmitted.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If DWIDTH is set to 0x00, the SPI controller will perform a 32-bit transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In Master mode, SPI controller will start to transfer after 5 peripheral clock cycles after user writes to this register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l09312">9312</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaaea818bd8186138fa212ebf17ffbd8d5" name="gaaea818bd8186138fa212ebf17ffbd8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaea818bd8186138fa212ebf17ffbd8d5">&#9670;&nbsp;</a></span>UARTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SC_T::UARTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md224"></a>
Offset: 0x34  SC UART Mode Control Register.</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">UARTEN   </td><td class="markdownTableBodyLeft">UART Mode Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Smart Card mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = UART mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When operating in UART mode, user must set CONSEL (SC_CTL[5:4]) = 00 and AUTOCEN(SC_CTL[3]) = 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: When operating in Smart Card mode, user must set UARTEN(SC_UARTCTL [0]) = 00.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note3: When UART is enabled, hardware will generate a reset to reset FIFO and internal state machine.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">WLS10   </td><td class="markdownTableBodyLeft">Word Length Selection    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Word length is 8 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Word length is 7 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = Word length is 6 bits.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = Word length is 5 bits.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In smart card mode, this WLS must be '00'    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">PBOFF   </td><td class="markdownTableBodyLeft">Parity Bit Disable Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Parity bit is generated or checked between the "last data word bit" and "stop bit" of the serial data.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Parity bit is not generated (transmitting data) or checked (receiving data) during transfer.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In smart card mode, this field must be '0' (default setting is with parity bit)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">OPE   </td><td class="markdownTableBodyLeft">Odd Parity Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Even number of logic 1's are transmitted or check the data word and parity bits in receiving mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Odd number of logic 1's are transmitted or check the data word and parity bits in receiving mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit has effect only when PBOFF bit is '0'.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l08505">8505</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga89a015c69af600740dcd0d9ffd07aac8" name="ga89a015c69af600740dcd0d9ffd07aac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89a015c69af600740dcd0d9ffd07aac8">&#9670;&nbsp;</a></span>USBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::USBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md247"></a>
Offset: 0x2C  USB PHY Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">USBROLE   </td><td class="markdownTableBodyLeft">USB Role Option (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">These two bits are used to select the role of USB.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Standard USB Device mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = Standard USB Host mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = ID dependent mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = On-The-Go device mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">LDO33EN   </td><td class="markdownTableBodyLeft">USB LDO33 Enable Bit (Write Protect)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = USB LDO33 Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = USB LDO33 Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10319">10319</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaad28f3a64bfd9a1709640ac1bfad65de" name="gaad28f3a64bfd9a1709640ac1bfad65de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad28f3a64bfd9a1709640ac1bfad65de">&#9670;&nbsp;</a></span>VBUSDET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">USBD_T::VBUSDET</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md299"></a>
Offset: 0x14  USB Device VBUS Detection Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">FLDET   </td><td class="markdownTableBodyLeft">Device VBUS Detected    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Controller is not attached into the USB host.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 =Controller is attached into the BUS.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l12514">12514</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga49e072f62693f85c4a59311d3e3dca74" name="ga49e072f62693f85c4a59311d3e3dca74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49e072f62693f85c4a59311d3e3dca74">&#9670;&nbsp;</a></span>VREFCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::VREFCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md246"></a>
Offset: 0x28  VREF Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">VREFCTL   </td><td class="markdownTableBodyLeft">VREF Control Bits (Write Protect)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00011 = VREF is internal 2.65V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00111 = VREF is internal 2.048V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01011 = VREF is internal 3.072V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01111 = VREF is internal 4.096V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Others = Reserved.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is write protected. Refer to the SYS_REGLCTL register.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l10318">10318</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gada72cda64631d0c05899316cc792cc3e" name="gada72cda64631d0c05899316cc792cc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada72cda64631d0c05899316cc792cc3e">&#9670;&nbsp;</a></span>WEEKDAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">RTC_T::WEEKDAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md196"></a>
Offset: 0x18  Day of the Week Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2:0]   </td><td class="markdownTableBodyCenter">WEEKDAY   </td><td class="markdownTableBodyLeft">Day Of The Week Register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">000 = Sunday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">001 = Monday.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">010 = Tuesday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">011 = Wednesday.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">100 = Thursday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">101 = Friday.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">110 = Saturday.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">111 = Reserved.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l07643">7643</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga3d456e4072779cc6aa5cceeff6a9ff20" name="ga3d456e4072779cc6aa5cceeff6a9ff20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d456e4072779cc6aa5cceeff6a9ff20">&#9670;&nbsp;</a></span>WGCTL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL0</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md138"></a>
Offset: 0xB0  PWM Generation Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">ZPCTLn   </td><td class="markdownTableBodyLeft">PWM Zero Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM zero point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM zero point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM zero point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter count to zero.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27:16]   </td><td class="markdownTableBodyCenter">PRDPCTLn   </td><td class="markdownTableBodyLeft">PWM Period (Center) Point Control    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM period (center) point output Low.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM period (center) point output High.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM period (center) point output Toggle.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter count to (PERIODn+1).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is center point control when PWM counter operating in up-down counter type.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05841">5841</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="ga86ecc2b0af47fd6523fac5bfff8ac7d5" name="ga86ecc2b0af47fd6523fac5bfff8ac7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86ecc2b0af47fd6523fac5bfff8ac7d5">&#9670;&nbsp;</a></span>WGCTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PWM_T::WGCTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md139"></a>
Offset: 0xB4  PWM Generation Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11:0]   </td><td class="markdownTableBodyCenter">CMPUCTLn   </td><td class="markdownTableBodyLeft">PWM Compare Up Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM compare up point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM compare up point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM compare up point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter up count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPUCTL1, 3, 5 use as another CMPUCTL for channel 0, 2, 4.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:16]   </td><td class="markdownTableBodyCenter">CMPDCTLn   </td><td class="markdownTableBodyLeft">PWM Compare Down Point Control    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Each bit n controls the corresponding PWM channel n.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = Do nothing.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = PWM compare down point output Low.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = PWM compare down point output High.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = PWM compare down point output Toggle.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWM can control output level when PWM counter down count to CMPDAT.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In complementary mode, CMPDCTL1, 3, 5 use as another CMPDCTL for channel 0, 2, 4.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l05842">5842</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gafbd06b5484c9a62d1b1ad1de762d4173" name="gafbd06b5484c9a62d1b1ad1de762d4173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbd06b5484c9a62d1b1ad1de762d4173">&#9670;&nbsp;</a></span>WKCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::WKCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md81"></a>
Offset: 0x3C  I2C Wake-up Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WKEN   </td><td class="markdownTableBodyLeft">I2C Wake-Up Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = I2C wake-up function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1= I2C wake-up function Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03715">3715</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
<a id="gaf492aa5e03db5b43f88346009ee085c3" name="gaf492aa5e03db5b43f88346009ee085c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf492aa5e03db5b43f88346009ee085c3">&#9670;&nbsp;</a></span>WKSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">I2C_T::WKSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<h2><a class="anchor" id="autotoc_md82"></a>
Offset: 0x40  I2C Wake-up Status Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">WKIF   </td><td class="markdownTableBodyLeft">I2C Wake-Up Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When chip is woken up from Power-down mode by I2C, this bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software can write 1 to clear this bit.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html#l03716">3716</a> of file <a class="el" href="../../d4/d15/_m471_m___r1___s_8h_source.html">M471M_R1_S.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 15 2023 14:24:18 for M471M/R1/S BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
