<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ddr3_sva_timing</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ddr3_sva_timing'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ddr3_sva_timing')">ddr3_sva_timing</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"><a href="mod244.html#Line" > 88.33</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/reg_sed/gemini/DV/subsystem_level/config_ss_verif_env/../mem_ss_verif_env/tb_src/libs/dti_dram_model/dti_ddr3_sva/ddr3_sva_timing.sv')">/nfs_project/gemini/DV/mahmood/reg_sed/gemini/DV/subsystem_level/config_ss_verif_env/../mem_ss_verif_env/tb_src/libs/dti_dram_model/dti_ddr3_sva/ddr3_sva_timing.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_30151"  onclick="showContent('inst_tag_30151')">config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_timing</a></td>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"><a href="mod244.html#inst_tag_30151_Line" > 88.33</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_30151_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_30152"  onclick="showContent('inst_tag_30152')">config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_timing</a></td>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"><a href="mod244.html#inst_tag_30152_Line" > 88.33</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_30152_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_30151'>
<hr>
<a name="inst_tag_30151"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_30151" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_timing</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"><a href="mod244.html#inst_tag_30151_Line" > 88.33</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_30151_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"> 88.33</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod675.html#inst_tag_167347" >CHAN[0].RANK[0].ddr3_sva</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_30152'>
<hr>
<a name="inst_tag_30152"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_30152" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_timing</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"><a href="mod244.html#inst_tag_30152_Line" > 88.33</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_30152_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 60.83</td>
<td class="s8 cl rt"> 88.33</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod675.html#inst_tag_167348" >CHAN[0].RANK[1].ddr3_sva</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ddr3_sva_timing'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod244.html" >ddr3_sva_timing</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>180</td><td>159</td><td>88.33</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>48</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>60</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>82</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ROUTINE</td><td>96</td><td>44</td><td>25</td><td>56.82</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>151</td><td>47</td><td>47</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>208</td><td>54</td><td>52</td><td>96.30</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>269</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
47                        initial begin
48         1/1              _Prev_Edge    = '0;
49         1/1              _Rise_Time    = '0;
50         1/1              _Prev_Period  = '0;
51         1/1              _Clk_Period   = '0;
52         1/1              _Clk_Locked   = '0;
53         1/1              _Stable_Power = '0;
54         1/1              InfoUpdate();
55         1/1              CapturePosedge();
56         1/1              MRDecode();
57                        end
58                      
59                        task InfoUpdate();
60         1/1              _Timing_Intf._RL    = 0;
61         1/1              _Timing_Intf._WL    = 0;
62         1/1              _Timing_Intf.t_ercd = 0;
63                          fork
64         1/1                forever begin
65         2/2                  @(_Timing_Intf._CL, _Timing_Intf._AL);
66         1/1                  _Timing_Intf._RL = _Timing_Intf._CL + _Timing_Intf._AL;
67                            end
68         1/1                forever begin
69         2/2                  @(_Timing_Intf._CWL, _Timing_Intf._AL);
70         1/1                  _Timing_Intf._WL = _Timing_Intf._CWL + _Timing_Intf._AL;
71                            end
72         1/1                forever begin
73                              //@(_Timing_Intf._CL, _Timing_Intf._AL);
74         2/2                  @(_Timing_Intf._AL);
75         1/1                  _Timing_Intf.t_ercd = _Timing_Intf._RCD - _Timing_Intf._AL;
76                            end
77                          join_none
78                        endtask
79                      
80                        task CapturePosedge();
81                          fork
82         1/1                forever begin
83         2/2                  @(posedge _SVA_intf.clk);
84         1/1                  _Rise_Time    = $time();
85         1/1                  _Clk_Period   = _Rise_Time - _Prev_Edge;
86         2/2                  if (_Clk_Period == _Prev_Period) _Clk_Locked &lt;= '1;
87         1/1                  else  _Clk_Locked &lt;= '0;
88         1/1                  _Prev_Period  &lt;= _Rise_Time - _Prev_Edge;
89         1/1                  _Prev_Edge    &lt;= _Rise_Time;
90                            end
91                          join_none
92                        endtask
93                      
94                        task MRDecode();
95                          fork
96         1/1                forever begin
97         2/2                  @(_Timing_Intf._MR0);
98         1/1                  _Timing_Intf._BL    = _Timing_Intf._MR0[1:0];
99         1/1                  _Timing_Intf._RBT   = _Timing_Intf._MR0[3];
100        1/1                  _Timing_Intf._PPD   = _Timing_Intf._MR0[12];
101        1/1                  case ({_Timing_Intf._MR0[6:4], _Timing_Intf._MR0[2]})
102        <font color = "red">0/1     ==>            4'b0010: _Timing_Intf._CL =  5;</font>
103        <font color = "red">0/1     ==>            4'b0100: _Timing_Intf._CL =  6;</font>
104        <font color = "red">0/1     ==>            4'b0110: _Timing_Intf._CL =  7;</font>
105        <font color = "red">0/1     ==>            4'b1000: _Timing_Intf._CL =  8;</font>
106        <font color = "red">0/1     ==>            4'b1010: _Timing_Intf._CL =  9;</font>
107        <font color = "red">0/1     ==>            4'b1100: _Timing_Intf._CL = 10;</font>
108        <font color = "red">0/1     ==>            4'b1110: _Timing_Intf._CL = 11;</font>
109        <font color = "red">0/1     ==>            4'b0001: _Timing_Intf._CL = 12;</font>
110        <font color = "red">0/1     ==>            4'b0011: _Timing_Intf._CL = 13;</font>
111        1/1                    4'b0101: _Timing_Intf._CL = 14;
112        <font color = "red">0/1     ==>            4'b0111: _Timing_Intf._CL = 15;</font>
113        <font color = "red">0/1     ==>            4'b1001: _Timing_Intf._CL = 16;</font>
114        1/1                    default: _Timing_Intf._CL =  0;
115                             endcase
116        1/1                  case (_Timing_Intf._MR0[11:9])
117        1/1                    3'b000 : _Timing_Intf._WR = 16;
118        <font color = "red">0/1     ==>            3'b001 : _Timing_Intf._WR =  5;</font>
119        <font color = "red">0/1     ==>            3'b010 : _Timing_Intf._WR =  6;</font>
120        <font color = "red">0/1     ==>            3'b011 : _Timing_Intf._WR =  7;</font>
121        <font color = "red">0/1     ==>            3'b100 : _Timing_Intf._WR =  8;</font>
122        <font color = "red">0/1     ==>            3'b101 : _Timing_Intf._WR = 10;</font>
123        <font color = "red">0/1     ==>            3'b110 : _Timing_Intf._WR = 12;</font>
124        <font color = "red">0/1     ==>            3'b111 : _Timing_Intf._WR = 14;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
125                             endcase
126                           end
127        1/1                forever begin
128        2/2                  @(_Timing_Intf._MR1, _Timing_Intf._CL);
129        1/1                  _Timing_Intf._DLLEn = _Timing_Intf._MR1[0];
130        1/1                  _Timing_Intf._WLEn  = _Timing_Intf._MR1[7];
131        1/1                  case (_Timing_Intf._MR1[4:3])
132        1/1                    2'b00  : _Timing_Intf._AL = 0;
133        1/1                    2'b01  : _Timing_Intf._AL = _Timing_Intf._CL - 1;
134        <font color = "red">0/1     ==>            2'b10  : _Timing_Intf._AL = _Timing_Intf._CL - 2;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
135                             endcase
136                           end
137        1/1                forever begin
138        2/2                  @(_Timing_Intf._MR2);
139        1/1                  _Timing_Intf._CWL   = _Timing_Intf._MR2[5:3] + 5;
140        1/1                  _Timing_Intf._SRT   = _Timing_Intf._MR2[7];
141        1/1                  _Timing_Intf._ASR   = _Timing_Intf._MR2[6];
142                           end
143                         join_none
144                       endtask
145                     
146                       //--------------------------------------------------------------------------------------------
147                       //         Timing Decoded Processes
148                       //--------------------------------------------------------------------------------------------
149                       //  Timing Parameters
150                       initial begin
151        1/1              _Timing_Intf.t_rst        = '0;
152        1/1              _Timing_Intf.t_pori       = '0;
153        1/1              _Timing_Intf.t_cke_low    = '0;
154        1/1              _Timing_Intf.t_xpr        = '0;
155                     
156        1/1              _Timing_Intf.t_mrd        = '0;
157        1/1              _Timing_Intf.t_mod        = '0;
158        1/1              _Timing_Intf.t_mrspden    = '0;
159        1/1              _Timing_Intf.t_wldqsen    = '0;
160        1/1              _Timing_Intf.t_wlmrd      = '0;
161        1/1              _Timing_Intf.t_dllk       = '0;
162                     
163        1/1              _Timing_Intf.t_refpden    = '0;
164        1/1              _Timing_Intf.t_rfc        = '0;
165        1/1              _Timing_Intf.t_rfc_max    = '0;
166        1/1              _Timing_Intf.t_ckesr      = '0;
167        1/1              _Timing_Intf.t_xs         = '0;
168        1/1              _Timing_Intf.t_xsdll      = '0;
169                     
170        1/1              _Timing_Intf.t_zqinit     = '0;
171        1/1              _Timing_Intf.t_zqcl       = '0;
172        1/1              _Timing_Intf.t_zqcs       = '0;
173                     
174        1/1              _Timing_Intf.t_ercd       = '0;
175        1/1              _Timing_Intf.t_rc         = '0;
176        1/1              _Timing_Intf.t_rrd        = '0;
177        1/1              _Timing_Intf.t_actpden    = '0;
178        1/1              _Timing_Intf.t_prpden     = '0;
179        1/1              _Timing_Intf.t_rp         = '0;
180        1/1              _Timing_Intf._RCD         = '0;
181                     
182        1/1              _Timing_Intf.t_cke        = '0;
183        1/1              _Timing_Intf.t_xp         = '0;
184        1/1              _Timing_Intf.t_xpdll      = '0;
185        1/1              _Timing_Intf.t_ccd        = '0;
186                     
187        1/1              _Timing_Intf.t_rd4_wr     = '0;
188        1/1              _Timing_Intf.t_rd8_wr     = '0;
189        1/1              _Timing_Intf.t_rdpden     = '0;
190        1/1              _Timing_Intf.t_alrtp      = '0;
191                     
192        1/1              _Timing_Intf.t_wr4_rd     = '0;
193        1/1              _Timing_Intf.t_wr8_rd     = '0;
194        1/1              _Timing_Intf.t_wrotf_rd   = '0;
195        1/1              _Timing_Intf.t_wrpden4    = '0;
196        1/1              _Timing_Intf.t_wrapden4   = '0;
197        1/1              _Timing_Intf.t_wrpden8    = '0;
198        1/1              _Timing_Intf.t_wrapden8   = '0;
199        1/1              _Timing_Intf.t_wr4_pre    = '0;
200        1/1              _Timing_Intf.t_wr8_pre    = '0;
201        1/1              _Timing_Intf.t_wrotf_pre  = '0;
202        1/1              _Timing_Intf.t_odth4      = '0;
203        1/1              _Timing_Intf.t_odth8      = '0;
204        1/1              DDRTimingAssign();
205                       end
206                     
207                       task DDRTimingAssign();
208        1/1              forever begin
209        3/3                if (_Clk_Locked !== '1) @(posedge _Clk_Locked);
                   <font color = "red">==>  MISSING_ELSE</font>
210        2/2                if (_Stable_Power !== '1) _Timing_Intf.t_rst = ToTck(200000, _Clk_Period);   //  200ns Instead of 200us for Speed-Up Simulation
211        <font color = "red">0/1     ==>        else                      _Timing_Intf.t_rst = ToTck(100000, _Clk_Period);   //  100ns for Power-Stabled Initialization</font>
212        1/1                _Timing_Intf.t_pori       = ToTck(500000, _Clk_Period);   //  500ns Instead of 500us for Simulation Speed-Up
213        1/1                _Timing_Intf.t_cke_low    = ToTck( 10000, _Clk_Period);
214        1/1                _Timing_Intf.t_xpr        = ToTck(  TXPR, _Clk_Period);
215                     
216        1/1                _Timing_Intf.t_mrd        = TMRD;
217        1/1                _Timing_Intf.t_mod        = ToTck(  TMOD, _Clk_Period) &gt; TMOD_TCK   ? ToTck(  TMOD, _Clk_Period) : TMOD_TCK   ;
218        1/1                _Timing_Intf.t_mrspden    = _Timing_Intf.t_mod;
219        1/1                _Timing_Intf.t_wldqsen    = TWLDQSEN;
220        1/1                _Timing_Intf.t_wlmrd      = TWLMRD;
221        1/1                _Timing_Intf.t_dllk       = TDLLK;
222                     
223        1/1                _Timing_Intf.t_refpden    = TREFPDEN;
224        1/1                _Timing_Intf.t_rfc        = ToTck(TRFC_MIN, _Clk_Period);
225        1/1                _Timing_Intf.t_rfc_max    = ToTck(TRFC_MAX, _Clk_Period);
226        1/1                _Timing_Intf.t_ckesr      = ToTck(  TCKE, _Clk_Period) &gt; TCKE_TCK   ? ToTck(  TCKE, _Clk_Period) : TCKE_TCK   ;
227        1/1                _Timing_Intf.t_xs         = ToTck(   TXS, _Clk_Period) &gt; TXS_TCK    ? ToTck(   TXS, _Clk_Period) : TXS_TCK    ;
228        1/1                _Timing_Intf.t_xsdll      = TDLLK;
229                     
230        1/1                _Timing_Intf.t_zqinit     = TZQINIT;
231        1/1                _Timing_Intf.t_zqcl       = TZQOPER;
232        1/1                _Timing_Intf.t_zqcs       = TZQCS;
233                     
234        1/1                _Timing_Intf._RCD         = ToTck(  TRCD, _Clk_Period);
235        1/1                _Timing_Intf.t_ercd       = _Timing_Intf._RCD - _Timing_Intf._AL;
236        1/1                _Timing_Intf.t_rc         = ToTck(   TRC, _Clk_Period);
237        1/1                _Timing_Intf.t_rrd        = ToTck(  TRRD, _Clk_Period) &gt; TRRD_TCK   ? ToTck(  TRRD, _Clk_Period) : TRRD_TCK   ;
238        1/1                _Timing_Intf.t_actpden    = TACTPDEN;
239        1/1                _Timing_Intf.t_prpden     = TPRPDEN;
240        1/1                _Timing_Intf.t_rp         = ToTck(   TRP, _Clk_Period);
241                           
242        1/1                _Timing_Intf.t_cke        = ToTck(  TCKE, _Clk_Period) &gt; TCKE_TCK   ? ToTck(  TCKE, _Clk_Period) : TCKE_TCK   ;
243        1/1                _Timing_Intf.t_xp         = ToTck(   TXP, _Clk_Period) &gt; TXP_TCK    ? ToTck(   TXP, _Clk_Period) : TXP_TCK    ;
244        1/1                _Timing_Intf.t_xpdll      = ToTck(TXPDLL, _Clk_Period) &gt; TXPDLL_TCK ? ToTck(TXPDLL, _Clk_Period) : TXPDLL_TCK ;
245        1/1                _Timing_Intf.t_ccd        = 4;
246                     
247        1/1                _Timing_Intf.t_rd4_wr     = _Timing_Intf._RL + _Timing_Intf.t_ccd/2 + 2 - _Timing_Intf._WL;
248        1/1                _Timing_Intf.t_rd8_wr     = _Timing_Intf._RL + _Timing_Intf.t_ccd   + 2 - _Timing_Intf._WL;
249        1/1                _Timing_Intf.t_rdpden     = _Timing_Intf._RL + 4 + 1;
250        1/1                _Timing_Intf.t_alrtp      = _Timing_Intf._AL + ToTck(  TRTP, _Clk_Period) &gt; TRTP_TCK   ? ToTck(  TRTP, _Clk_Period) : TRTP_TCK   ;
251                     
252        1/1                _Timing_Intf.t_wr4_rd     = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
253        1/1                _Timing_Intf.t_wr8_rd     = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
254        1/1                _Timing_Intf.t_wrotf_rd   = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
255        1/1                _Timing_Intf.t_wrpden4    = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(TWR, _Clk_Period);
256        1/1                _Timing_Intf.t_wrapden4   = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + _Timing_Intf._WR + 1;
257        1/1                _Timing_Intf.t_wrpden8    = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
258        1/1                _Timing_Intf.t_wrapden8   = _Timing_Intf._WL + _Timing_Intf.t_ccd   + _Timing_Intf._WR + 1;
259        1/1                _Timing_Intf.t_wr4_pre    = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(TWR, _Clk_Period);
260        1/1                _Timing_Intf.t_wr8_pre    = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
261        1/1                _Timing_Intf.t_wrotf_pre  = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
262        1/1                _Timing_Intf.t_odth4      = ODTH4; //_Timing_Intf._CL + _Timing_Intf._AL -2 + 4;
263        1/1                _Timing_Intf.t_odth8      = ODTH8; //_Timing_Intf._CL + _Timing_Intf._AL -2 + 6;
264        <font color = "red">1/2     ==>        @(negedge _Clk_Locked);</font>
265                         end
266                       endtask
267                     
268                       function integer ToTck(integer value, integer clk_period);
269        1/1              return (value + clk_period - 1) / clk_period;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod244.html" >ddr3_sva_timing</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Clk_Locked</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_Stable_Power</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30151'>
<a name="inst_tag_30151_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_30151" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_timing</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>180</td><td>159</td><td>88.33</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>48</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>60</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>82</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ROUTINE</td><td>96</td><td>44</td><td>25</td><td>56.82</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>151</td><td>47</td><td>47</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>208</td><td>54</td><td>52</td><td>96.30</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>269</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
47                        initial begin
48         1/1              _Prev_Edge    = '0;
49         1/1              _Rise_Time    = '0;
50         1/1              _Prev_Period  = '0;
51         1/1              _Clk_Period   = '0;
52         1/1              _Clk_Locked   = '0;
53         1/1              _Stable_Power = '0;
54         1/1              InfoUpdate();
55         1/1              CapturePosedge();
56         1/1              MRDecode();
57                        end
58                      
59                        task InfoUpdate();
60         1/1              _Timing_Intf._RL    = 0;
61         1/1              _Timing_Intf._WL    = 0;
62         1/1              _Timing_Intf.t_ercd = 0;
63                          fork
64         1/1                forever begin
65         2/2                  @(_Timing_Intf._CL, _Timing_Intf._AL);
66         1/1                  _Timing_Intf._RL = _Timing_Intf._CL + _Timing_Intf._AL;
67                            end
68         1/1                forever begin
69         2/2                  @(_Timing_Intf._CWL, _Timing_Intf._AL);
70         1/1                  _Timing_Intf._WL = _Timing_Intf._CWL + _Timing_Intf._AL;
71                            end
72         1/1                forever begin
73                              //@(_Timing_Intf._CL, _Timing_Intf._AL);
74         2/2                  @(_Timing_Intf._AL);
75         1/1                  _Timing_Intf.t_ercd = _Timing_Intf._RCD - _Timing_Intf._AL;
76                            end
77                          join_none
78                        endtask
79                      
80                        task CapturePosedge();
81                          fork
82         1/1                forever begin
83         2/2                  @(posedge _SVA_intf.clk);
84         1/1                  _Rise_Time    = $time();
85         1/1                  _Clk_Period   = _Rise_Time - _Prev_Edge;
86         2/2                  if (_Clk_Period == _Prev_Period) _Clk_Locked &lt;= '1;
87         1/1                  else  _Clk_Locked &lt;= '0;
88         1/1                  _Prev_Period  &lt;= _Rise_Time - _Prev_Edge;
89         1/1                  _Prev_Edge    &lt;= _Rise_Time;
90                            end
91                          join_none
92                        endtask
93                      
94                        task MRDecode();
95                          fork
96         1/1                forever begin
97         2/2                  @(_Timing_Intf._MR0);
98         1/1                  _Timing_Intf._BL    = _Timing_Intf._MR0[1:0];
99         1/1                  _Timing_Intf._RBT   = _Timing_Intf._MR0[3];
100        1/1                  _Timing_Intf._PPD   = _Timing_Intf._MR0[12];
101        1/1                  case ({_Timing_Intf._MR0[6:4], _Timing_Intf._MR0[2]})
102        <font color = "red">0/1     ==>            4'b0010: _Timing_Intf._CL =  5;</font>
103        <font color = "red">0/1     ==>            4'b0100: _Timing_Intf._CL =  6;</font>
104        <font color = "red">0/1     ==>            4'b0110: _Timing_Intf._CL =  7;</font>
105        <font color = "red">0/1     ==>            4'b1000: _Timing_Intf._CL =  8;</font>
106        <font color = "red">0/1     ==>            4'b1010: _Timing_Intf._CL =  9;</font>
107        <font color = "red">0/1     ==>            4'b1100: _Timing_Intf._CL = 10;</font>
108        <font color = "red">0/1     ==>            4'b1110: _Timing_Intf._CL = 11;</font>
109        <font color = "red">0/1     ==>            4'b0001: _Timing_Intf._CL = 12;</font>
110        <font color = "red">0/1     ==>            4'b0011: _Timing_Intf._CL = 13;</font>
111        1/1                    4'b0101: _Timing_Intf._CL = 14;
112        <font color = "red">0/1     ==>            4'b0111: _Timing_Intf._CL = 15;</font>
113        <font color = "red">0/1     ==>            4'b1001: _Timing_Intf._CL = 16;</font>
114        1/1                    default: _Timing_Intf._CL =  0;
115                             endcase
116        1/1                  case (_Timing_Intf._MR0[11:9])
117        1/1                    3'b000 : _Timing_Intf._WR = 16;
118        <font color = "red">0/1     ==>            3'b001 : _Timing_Intf._WR =  5;</font>
119        <font color = "red">0/1     ==>            3'b010 : _Timing_Intf._WR =  6;</font>
120        <font color = "red">0/1     ==>            3'b011 : _Timing_Intf._WR =  7;</font>
121        <font color = "red">0/1     ==>            3'b100 : _Timing_Intf._WR =  8;</font>
122        <font color = "red">0/1     ==>            3'b101 : _Timing_Intf._WR = 10;</font>
123        <font color = "red">0/1     ==>            3'b110 : _Timing_Intf._WR = 12;</font>
124        <font color = "red">0/1     ==>            3'b111 : _Timing_Intf._WR = 14;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
125                             endcase
126                           end
127        1/1                forever begin
128        2/2                  @(_Timing_Intf._MR1, _Timing_Intf._CL);
129        1/1                  _Timing_Intf._DLLEn = _Timing_Intf._MR1[0];
130        1/1                  _Timing_Intf._WLEn  = _Timing_Intf._MR1[7];
131        1/1                  case (_Timing_Intf._MR1[4:3])
132        1/1                    2'b00  : _Timing_Intf._AL = 0;
133        1/1                    2'b01  : _Timing_Intf._AL = _Timing_Intf._CL - 1;
134        <font color = "red">0/1     ==>            2'b10  : _Timing_Intf._AL = _Timing_Intf._CL - 2;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
135                             endcase
136                           end
137        1/1                forever begin
138        2/2                  @(_Timing_Intf._MR2);
139        1/1                  _Timing_Intf._CWL   = _Timing_Intf._MR2[5:3] + 5;
140        1/1                  _Timing_Intf._SRT   = _Timing_Intf._MR2[7];
141        1/1                  _Timing_Intf._ASR   = _Timing_Intf._MR2[6];
142                           end
143                         join_none
144                       endtask
145                     
146                       //--------------------------------------------------------------------------------------------
147                       //         Timing Decoded Processes
148                       //--------------------------------------------------------------------------------------------
149                       //  Timing Parameters
150                       initial begin
151        1/1              _Timing_Intf.t_rst        = '0;
152        1/1              _Timing_Intf.t_pori       = '0;
153        1/1              _Timing_Intf.t_cke_low    = '0;
154        1/1              _Timing_Intf.t_xpr        = '0;
155                     
156        1/1              _Timing_Intf.t_mrd        = '0;
157        1/1              _Timing_Intf.t_mod        = '0;
158        1/1              _Timing_Intf.t_mrspden    = '0;
159        1/1              _Timing_Intf.t_wldqsen    = '0;
160        1/1              _Timing_Intf.t_wlmrd      = '0;
161        1/1              _Timing_Intf.t_dllk       = '0;
162                     
163        1/1              _Timing_Intf.t_refpden    = '0;
164        1/1              _Timing_Intf.t_rfc        = '0;
165        1/1              _Timing_Intf.t_rfc_max    = '0;
166        1/1              _Timing_Intf.t_ckesr      = '0;
167        1/1              _Timing_Intf.t_xs         = '0;
168        1/1              _Timing_Intf.t_xsdll      = '0;
169                     
170        1/1              _Timing_Intf.t_zqinit     = '0;
171        1/1              _Timing_Intf.t_zqcl       = '0;
172        1/1              _Timing_Intf.t_zqcs       = '0;
173                     
174        1/1              _Timing_Intf.t_ercd       = '0;
175        1/1              _Timing_Intf.t_rc         = '0;
176        1/1              _Timing_Intf.t_rrd        = '0;
177        1/1              _Timing_Intf.t_actpden    = '0;
178        1/1              _Timing_Intf.t_prpden     = '0;
179        1/1              _Timing_Intf.t_rp         = '0;
180        1/1              _Timing_Intf._RCD         = '0;
181                     
182        1/1              _Timing_Intf.t_cke        = '0;
183        1/1              _Timing_Intf.t_xp         = '0;
184        1/1              _Timing_Intf.t_xpdll      = '0;
185        1/1              _Timing_Intf.t_ccd        = '0;
186                     
187        1/1              _Timing_Intf.t_rd4_wr     = '0;
188        1/1              _Timing_Intf.t_rd8_wr     = '0;
189        1/1              _Timing_Intf.t_rdpden     = '0;
190        1/1              _Timing_Intf.t_alrtp      = '0;
191                     
192        1/1              _Timing_Intf.t_wr4_rd     = '0;
193        1/1              _Timing_Intf.t_wr8_rd     = '0;
194        1/1              _Timing_Intf.t_wrotf_rd   = '0;
195        1/1              _Timing_Intf.t_wrpden4    = '0;
196        1/1              _Timing_Intf.t_wrapden4   = '0;
197        1/1              _Timing_Intf.t_wrpden8    = '0;
198        1/1              _Timing_Intf.t_wrapden8   = '0;
199        1/1              _Timing_Intf.t_wr4_pre    = '0;
200        1/1              _Timing_Intf.t_wr8_pre    = '0;
201        1/1              _Timing_Intf.t_wrotf_pre  = '0;
202        1/1              _Timing_Intf.t_odth4      = '0;
203        1/1              _Timing_Intf.t_odth8      = '0;
204        1/1              DDRTimingAssign();
205                       end
206                     
207                       task DDRTimingAssign();
208        1/1              forever begin
209        3/3                if (_Clk_Locked !== '1) @(posedge _Clk_Locked);
                   <font color = "red">==>  MISSING_ELSE</font>
210        2/2                if (_Stable_Power !== '1) _Timing_Intf.t_rst = ToTck(200000, _Clk_Period);   //  200ns Instead of 200us for Speed-Up Simulation
211        <font color = "red">0/1     ==>        else                      _Timing_Intf.t_rst = ToTck(100000, _Clk_Period);   //  100ns for Power-Stabled Initialization</font>
212        1/1                _Timing_Intf.t_pori       = ToTck(500000, _Clk_Period);   //  500ns Instead of 500us for Simulation Speed-Up
213        1/1                _Timing_Intf.t_cke_low    = ToTck( 10000, _Clk_Period);
214        1/1                _Timing_Intf.t_xpr        = ToTck(  TXPR, _Clk_Period);
215                     
216        1/1                _Timing_Intf.t_mrd        = TMRD;
217        1/1                _Timing_Intf.t_mod        = ToTck(  TMOD, _Clk_Period) &gt; TMOD_TCK   ? ToTck(  TMOD, _Clk_Period) : TMOD_TCK   ;
218        1/1                _Timing_Intf.t_mrspden    = _Timing_Intf.t_mod;
219        1/1                _Timing_Intf.t_wldqsen    = TWLDQSEN;
220        1/1                _Timing_Intf.t_wlmrd      = TWLMRD;
221        1/1                _Timing_Intf.t_dllk       = TDLLK;
222                     
223        1/1                _Timing_Intf.t_refpden    = TREFPDEN;
224        1/1                _Timing_Intf.t_rfc        = ToTck(TRFC_MIN, _Clk_Period);
225        1/1                _Timing_Intf.t_rfc_max    = ToTck(TRFC_MAX, _Clk_Period);
226        1/1                _Timing_Intf.t_ckesr      = ToTck(  TCKE, _Clk_Period) &gt; TCKE_TCK   ? ToTck(  TCKE, _Clk_Period) : TCKE_TCK   ;
227        1/1                _Timing_Intf.t_xs         = ToTck(   TXS, _Clk_Period) &gt; TXS_TCK    ? ToTck(   TXS, _Clk_Period) : TXS_TCK    ;
228        1/1                _Timing_Intf.t_xsdll      = TDLLK;
229                     
230        1/1                _Timing_Intf.t_zqinit     = TZQINIT;
231        1/1                _Timing_Intf.t_zqcl       = TZQOPER;
232        1/1                _Timing_Intf.t_zqcs       = TZQCS;
233                     
234        1/1                _Timing_Intf._RCD         = ToTck(  TRCD, _Clk_Period);
235        1/1                _Timing_Intf.t_ercd       = _Timing_Intf._RCD - _Timing_Intf._AL;
236        1/1                _Timing_Intf.t_rc         = ToTck(   TRC, _Clk_Period);
237        1/1                _Timing_Intf.t_rrd        = ToTck(  TRRD, _Clk_Period) &gt; TRRD_TCK   ? ToTck(  TRRD, _Clk_Period) : TRRD_TCK   ;
238        1/1                _Timing_Intf.t_actpden    = TACTPDEN;
239        1/1                _Timing_Intf.t_prpden     = TPRPDEN;
240        1/1                _Timing_Intf.t_rp         = ToTck(   TRP, _Clk_Period);
241                           
242        1/1                _Timing_Intf.t_cke        = ToTck(  TCKE, _Clk_Period) &gt; TCKE_TCK   ? ToTck(  TCKE, _Clk_Period) : TCKE_TCK   ;
243        1/1                _Timing_Intf.t_xp         = ToTck(   TXP, _Clk_Period) &gt; TXP_TCK    ? ToTck(   TXP, _Clk_Period) : TXP_TCK    ;
244        1/1                _Timing_Intf.t_xpdll      = ToTck(TXPDLL, _Clk_Period) &gt; TXPDLL_TCK ? ToTck(TXPDLL, _Clk_Period) : TXPDLL_TCK ;
245        1/1                _Timing_Intf.t_ccd        = 4;
246                     
247        1/1                _Timing_Intf.t_rd4_wr     = _Timing_Intf._RL + _Timing_Intf.t_ccd/2 + 2 - _Timing_Intf._WL;
248        1/1                _Timing_Intf.t_rd8_wr     = _Timing_Intf._RL + _Timing_Intf.t_ccd   + 2 - _Timing_Intf._WL;
249        1/1                _Timing_Intf.t_rdpden     = _Timing_Intf._RL + 4 + 1;
250        1/1                _Timing_Intf.t_alrtp      = _Timing_Intf._AL + ToTck(  TRTP, _Clk_Period) &gt; TRTP_TCK   ? ToTck(  TRTP, _Clk_Period) : TRTP_TCK   ;
251                     
252        1/1                _Timing_Intf.t_wr4_rd     = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
253        1/1                _Timing_Intf.t_wr8_rd     = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
254        1/1                _Timing_Intf.t_wrotf_rd   = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
255        1/1                _Timing_Intf.t_wrpden4    = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(TWR, _Clk_Period);
256        1/1                _Timing_Intf.t_wrapden4   = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + _Timing_Intf._WR + 1;
257        1/1                _Timing_Intf.t_wrpden8    = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
258        1/1                _Timing_Intf.t_wrapden8   = _Timing_Intf._WL + _Timing_Intf.t_ccd   + _Timing_Intf._WR + 1;
259        1/1                _Timing_Intf.t_wr4_pre    = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(TWR, _Clk_Period);
260        1/1                _Timing_Intf.t_wr8_pre    = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
261        1/1                _Timing_Intf.t_wrotf_pre  = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
262        1/1                _Timing_Intf.t_odth4      = ODTH4; //_Timing_Intf._CL + _Timing_Intf._AL -2 + 4;
263        1/1                _Timing_Intf.t_odth8      = ODTH8; //_Timing_Intf._CL + _Timing_Intf._AL -2 + 6;
264        <font color = "red">1/2     ==>        @(negedge _Clk_Locked);</font>
265                         end
266                       endtask
267                     
268                       function integer ToTck(integer value, integer clk_period);
269        1/1              return (value + clk_period - 1) / clk_period;
</pre>
<hr>
<a name="inst_tag_30151_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_30151" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_timing</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Clk_Locked</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_Stable_Power</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_30152'>
<a name="inst_tag_30152_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_30152" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_timing</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>180</td><td>159</td><td>88.33</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>48</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>60</td><td>15</td><td>15</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>82</td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ROUTINE</td><td>96</td><td>44</td><td>25</td><td>56.82</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>151</td><td>47</td><td>47</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ROUTINE</td><td>208</td><td>54</td><td>52</td><td>96.30</td></tr>
<tr class="s10"><td class="lf">ROUTINE</td><td>269</td><td>1</td><td>1</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
47                        initial begin
48         1/1              _Prev_Edge    = '0;
49         1/1              _Rise_Time    = '0;
50         1/1              _Prev_Period  = '0;
51         1/1              _Clk_Period   = '0;
52         1/1              _Clk_Locked   = '0;
53         1/1              _Stable_Power = '0;
54         1/1              InfoUpdate();
55         1/1              CapturePosedge();
56         1/1              MRDecode();
57                        end
58                      
59                        task InfoUpdate();
60         1/1              _Timing_Intf._RL    = 0;
61         1/1              _Timing_Intf._WL    = 0;
62         1/1              _Timing_Intf.t_ercd = 0;
63                          fork
64         1/1                forever begin
65         2/2                  @(_Timing_Intf._CL, _Timing_Intf._AL);
66         1/1                  _Timing_Intf._RL = _Timing_Intf._CL + _Timing_Intf._AL;
67                            end
68         1/1                forever begin
69         2/2                  @(_Timing_Intf._CWL, _Timing_Intf._AL);
70         1/1                  _Timing_Intf._WL = _Timing_Intf._CWL + _Timing_Intf._AL;
71                            end
72         1/1                forever begin
73                              //@(_Timing_Intf._CL, _Timing_Intf._AL);
74         2/2                  @(_Timing_Intf._AL);
75         1/1                  _Timing_Intf.t_ercd = _Timing_Intf._RCD - _Timing_Intf._AL;
76                            end
77                          join_none
78                        endtask
79                      
80                        task CapturePosedge();
81                          fork
82         1/1                forever begin
83         2/2                  @(posedge _SVA_intf.clk);
84         1/1                  _Rise_Time    = $time();
85         1/1                  _Clk_Period   = _Rise_Time - _Prev_Edge;
86         2/2                  if (_Clk_Period == _Prev_Period) _Clk_Locked &lt;= '1;
87         1/1                  else  _Clk_Locked &lt;= '0;
88         1/1                  _Prev_Period  &lt;= _Rise_Time - _Prev_Edge;
89         1/1                  _Prev_Edge    &lt;= _Rise_Time;
90                            end
91                          join_none
92                        endtask
93                      
94                        task MRDecode();
95                          fork
96         1/1                forever begin
97         2/2                  @(_Timing_Intf._MR0);
98         1/1                  _Timing_Intf._BL    = _Timing_Intf._MR0[1:0];
99         1/1                  _Timing_Intf._RBT   = _Timing_Intf._MR0[3];
100        1/1                  _Timing_Intf._PPD   = _Timing_Intf._MR0[12];
101        1/1                  case ({_Timing_Intf._MR0[6:4], _Timing_Intf._MR0[2]})
102        <font color = "red">0/1     ==>            4'b0010: _Timing_Intf._CL =  5;</font>
103        <font color = "red">0/1     ==>            4'b0100: _Timing_Intf._CL =  6;</font>
104        <font color = "red">0/1     ==>            4'b0110: _Timing_Intf._CL =  7;</font>
105        <font color = "red">0/1     ==>            4'b1000: _Timing_Intf._CL =  8;</font>
106        <font color = "red">0/1     ==>            4'b1010: _Timing_Intf._CL =  9;</font>
107        <font color = "red">0/1     ==>            4'b1100: _Timing_Intf._CL = 10;</font>
108        <font color = "red">0/1     ==>            4'b1110: _Timing_Intf._CL = 11;</font>
109        <font color = "red">0/1     ==>            4'b0001: _Timing_Intf._CL = 12;</font>
110        <font color = "red">0/1     ==>            4'b0011: _Timing_Intf._CL = 13;</font>
111        1/1                    4'b0101: _Timing_Intf._CL = 14;
112        <font color = "red">0/1     ==>            4'b0111: _Timing_Intf._CL = 15;</font>
113        <font color = "red">0/1     ==>            4'b1001: _Timing_Intf._CL = 16;</font>
114        1/1                    default: _Timing_Intf._CL =  0;
115                             endcase
116        1/1                  case (_Timing_Intf._MR0[11:9])
117        1/1                    3'b000 : _Timing_Intf._WR = 16;
118        <font color = "red">0/1     ==>            3'b001 : _Timing_Intf._WR =  5;</font>
119        <font color = "red">0/1     ==>            3'b010 : _Timing_Intf._WR =  6;</font>
120        <font color = "red">0/1     ==>            3'b011 : _Timing_Intf._WR =  7;</font>
121        <font color = "red">0/1     ==>            3'b100 : _Timing_Intf._WR =  8;</font>
122        <font color = "red">0/1     ==>            3'b101 : _Timing_Intf._WR = 10;</font>
123        <font color = "red">0/1     ==>            3'b110 : _Timing_Intf._WR = 12;</font>
124        <font color = "red">0/1     ==>            3'b111 : _Timing_Intf._WR = 14;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
125                             endcase
126                           end
127        1/1                forever begin
128        2/2                  @(_Timing_Intf._MR1, _Timing_Intf._CL);
129        1/1                  _Timing_Intf._DLLEn = _Timing_Intf._MR1[0];
130        1/1                  _Timing_Intf._WLEn  = _Timing_Intf._MR1[7];
131        1/1                  case (_Timing_Intf._MR1[4:3])
132        1/1                    2'b00  : _Timing_Intf._AL = 0;
133        1/1                    2'b01  : _Timing_Intf._AL = _Timing_Intf._CL - 1;
134        <font color = "red">0/1     ==>            2'b10  : _Timing_Intf._AL = _Timing_Intf._CL - 2;</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
135                             endcase
136                           end
137        1/1                forever begin
138        2/2                  @(_Timing_Intf._MR2);
139        1/1                  _Timing_Intf._CWL   = _Timing_Intf._MR2[5:3] + 5;
140        1/1                  _Timing_Intf._SRT   = _Timing_Intf._MR2[7];
141        1/1                  _Timing_Intf._ASR   = _Timing_Intf._MR2[6];
142                           end
143                         join_none
144                       endtask
145                     
146                       //--------------------------------------------------------------------------------------------
147                       //         Timing Decoded Processes
148                       //--------------------------------------------------------------------------------------------
149                       //  Timing Parameters
150                       initial begin
151        1/1              _Timing_Intf.t_rst        = '0;
152        1/1              _Timing_Intf.t_pori       = '0;
153        1/1              _Timing_Intf.t_cke_low    = '0;
154        1/1              _Timing_Intf.t_xpr        = '0;
155                     
156        1/1              _Timing_Intf.t_mrd        = '0;
157        1/1              _Timing_Intf.t_mod        = '0;
158        1/1              _Timing_Intf.t_mrspden    = '0;
159        1/1              _Timing_Intf.t_wldqsen    = '0;
160        1/1              _Timing_Intf.t_wlmrd      = '0;
161        1/1              _Timing_Intf.t_dllk       = '0;
162                     
163        1/1              _Timing_Intf.t_refpden    = '0;
164        1/1              _Timing_Intf.t_rfc        = '0;
165        1/1              _Timing_Intf.t_rfc_max    = '0;
166        1/1              _Timing_Intf.t_ckesr      = '0;
167        1/1              _Timing_Intf.t_xs         = '0;
168        1/1              _Timing_Intf.t_xsdll      = '0;
169                     
170        1/1              _Timing_Intf.t_zqinit     = '0;
171        1/1              _Timing_Intf.t_zqcl       = '0;
172        1/1              _Timing_Intf.t_zqcs       = '0;
173                     
174        1/1              _Timing_Intf.t_ercd       = '0;
175        1/1              _Timing_Intf.t_rc         = '0;
176        1/1              _Timing_Intf.t_rrd        = '0;
177        1/1              _Timing_Intf.t_actpden    = '0;
178        1/1              _Timing_Intf.t_prpden     = '0;
179        1/1              _Timing_Intf.t_rp         = '0;
180        1/1              _Timing_Intf._RCD         = '0;
181                     
182        1/1              _Timing_Intf.t_cke        = '0;
183        1/1              _Timing_Intf.t_xp         = '0;
184        1/1              _Timing_Intf.t_xpdll      = '0;
185        1/1              _Timing_Intf.t_ccd        = '0;
186                     
187        1/1              _Timing_Intf.t_rd4_wr     = '0;
188        1/1              _Timing_Intf.t_rd8_wr     = '0;
189        1/1              _Timing_Intf.t_rdpden     = '0;
190        1/1              _Timing_Intf.t_alrtp      = '0;
191                     
192        1/1              _Timing_Intf.t_wr4_rd     = '0;
193        1/1              _Timing_Intf.t_wr8_rd     = '0;
194        1/1              _Timing_Intf.t_wrotf_rd   = '0;
195        1/1              _Timing_Intf.t_wrpden4    = '0;
196        1/1              _Timing_Intf.t_wrapden4   = '0;
197        1/1              _Timing_Intf.t_wrpden8    = '0;
198        1/1              _Timing_Intf.t_wrapden8   = '0;
199        1/1              _Timing_Intf.t_wr4_pre    = '0;
200        1/1              _Timing_Intf.t_wr8_pre    = '0;
201        1/1              _Timing_Intf.t_wrotf_pre  = '0;
202        1/1              _Timing_Intf.t_odth4      = '0;
203        1/1              _Timing_Intf.t_odth8      = '0;
204        1/1              DDRTimingAssign();
205                       end
206                     
207                       task DDRTimingAssign();
208        1/1              forever begin
209        3/3                if (_Clk_Locked !== '1) @(posedge _Clk_Locked);
                   <font color = "red">==>  MISSING_ELSE</font>
210        2/2                if (_Stable_Power !== '1) _Timing_Intf.t_rst = ToTck(200000, _Clk_Period);   //  200ns Instead of 200us for Speed-Up Simulation
211        <font color = "red">0/1     ==>        else                      _Timing_Intf.t_rst = ToTck(100000, _Clk_Period);   //  100ns for Power-Stabled Initialization</font>
212        1/1                _Timing_Intf.t_pori       = ToTck(500000, _Clk_Period);   //  500ns Instead of 500us for Simulation Speed-Up
213        1/1                _Timing_Intf.t_cke_low    = ToTck( 10000, _Clk_Period);
214        1/1                _Timing_Intf.t_xpr        = ToTck(  TXPR, _Clk_Period);
215                     
216        1/1                _Timing_Intf.t_mrd        = TMRD;
217        1/1                _Timing_Intf.t_mod        = ToTck(  TMOD, _Clk_Period) &gt; TMOD_TCK   ? ToTck(  TMOD, _Clk_Period) : TMOD_TCK   ;
218        1/1                _Timing_Intf.t_mrspden    = _Timing_Intf.t_mod;
219        1/1                _Timing_Intf.t_wldqsen    = TWLDQSEN;
220        1/1                _Timing_Intf.t_wlmrd      = TWLMRD;
221        1/1                _Timing_Intf.t_dllk       = TDLLK;
222                     
223        1/1                _Timing_Intf.t_refpden    = TREFPDEN;
224        1/1                _Timing_Intf.t_rfc        = ToTck(TRFC_MIN, _Clk_Period);
225        1/1                _Timing_Intf.t_rfc_max    = ToTck(TRFC_MAX, _Clk_Period);
226        1/1                _Timing_Intf.t_ckesr      = ToTck(  TCKE, _Clk_Period) &gt; TCKE_TCK   ? ToTck(  TCKE, _Clk_Period) : TCKE_TCK   ;
227        1/1                _Timing_Intf.t_xs         = ToTck(   TXS, _Clk_Period) &gt; TXS_TCK    ? ToTck(   TXS, _Clk_Period) : TXS_TCK    ;
228        1/1                _Timing_Intf.t_xsdll      = TDLLK;
229                     
230        1/1                _Timing_Intf.t_zqinit     = TZQINIT;
231        1/1                _Timing_Intf.t_zqcl       = TZQOPER;
232        1/1                _Timing_Intf.t_zqcs       = TZQCS;
233                     
234        1/1                _Timing_Intf._RCD         = ToTck(  TRCD, _Clk_Period);
235        1/1                _Timing_Intf.t_ercd       = _Timing_Intf._RCD - _Timing_Intf._AL;
236        1/1                _Timing_Intf.t_rc         = ToTck(   TRC, _Clk_Period);
237        1/1                _Timing_Intf.t_rrd        = ToTck(  TRRD, _Clk_Period) &gt; TRRD_TCK   ? ToTck(  TRRD, _Clk_Period) : TRRD_TCK   ;
238        1/1                _Timing_Intf.t_actpden    = TACTPDEN;
239        1/1                _Timing_Intf.t_prpden     = TPRPDEN;
240        1/1                _Timing_Intf.t_rp         = ToTck(   TRP, _Clk_Period);
241                           
242        1/1                _Timing_Intf.t_cke        = ToTck(  TCKE, _Clk_Period) &gt; TCKE_TCK   ? ToTck(  TCKE, _Clk_Period) : TCKE_TCK   ;
243        1/1                _Timing_Intf.t_xp         = ToTck(   TXP, _Clk_Period) &gt; TXP_TCK    ? ToTck(   TXP, _Clk_Period) : TXP_TCK    ;
244        1/1                _Timing_Intf.t_xpdll      = ToTck(TXPDLL, _Clk_Period) &gt; TXPDLL_TCK ? ToTck(TXPDLL, _Clk_Period) : TXPDLL_TCK ;
245        1/1                _Timing_Intf.t_ccd        = 4;
246                     
247        1/1                _Timing_Intf.t_rd4_wr     = _Timing_Intf._RL + _Timing_Intf.t_ccd/2 + 2 - _Timing_Intf._WL;
248        1/1                _Timing_Intf.t_rd8_wr     = _Timing_Intf._RL + _Timing_Intf.t_ccd   + 2 - _Timing_Intf._WL;
249        1/1                _Timing_Intf.t_rdpden     = _Timing_Intf._RL + 4 + 1;
250        1/1                _Timing_Intf.t_alrtp      = _Timing_Intf._AL + ToTck(  TRTP, _Clk_Period) &gt; TRTP_TCK   ? ToTck(  TRTP, _Clk_Period) : TRTP_TCK   ;
251                     
252        1/1                _Timing_Intf.t_wr4_rd     = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
253        1/1                _Timing_Intf.t_wr8_rd     = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
254        1/1                _Timing_Intf.t_wrotf_rd   = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(  TWTR, _Clk_Period) &gt; TWTR_TCK   ? ToTck(  TWTR, _Clk_Period) : TWTR_TCK   ;
255        1/1                _Timing_Intf.t_wrpden4    = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(TWR, _Clk_Period);
256        1/1                _Timing_Intf.t_wrapden4   = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + _Timing_Intf._WR + 1;
257        1/1                _Timing_Intf.t_wrpden8    = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
258        1/1                _Timing_Intf.t_wrapden8   = _Timing_Intf._WL + _Timing_Intf.t_ccd   + _Timing_Intf._WR + 1;
259        1/1                _Timing_Intf.t_wr4_pre    = _Timing_Intf._WL + _Timing_Intf.t_ccd/2 + ToTck(TWR, _Clk_Period);
260        1/1                _Timing_Intf.t_wr8_pre    = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
261        1/1                _Timing_Intf.t_wrotf_pre  = _Timing_Intf._WL + _Timing_Intf.t_ccd   + ToTck(TWR, _Clk_Period);
262        1/1                _Timing_Intf.t_odth4      = ODTH4; //_Timing_Intf._CL + _Timing_Intf._AL -2 + 4;
263        1/1                _Timing_Intf.t_odth8      = ODTH8; //_Timing_Intf._CL + _Timing_Intf._AL -2 + 6;
264        <font color = "red">1/2     ==>        @(negedge _Clk_Locked);</font>
265                         end
266                       endtask
267                     
268                       function integer ToTck(integer value, integer clk_period);
269        1/1              return (value + clk_period - 1) / clk_period;
</pre>
<hr>
<a name="inst_tag_30152_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_30152" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_timing</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">6</td>
<td class="rt">2</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Clk_Locked</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>_Stable_Power</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_30151">
    <li>
      <a href="#inst_tag_30151_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30151_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_30152">
    <li>
      <a href="#inst_tag_30152_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_30152_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_ddr3_sva_timing">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
