// Seed: 415825312
module module_0;
  uwire id_1;
  assign id_1 = {id_1 - 1{1'b0}};
  wire id_2;
  assign id_2 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2
    , id_6,
    output supply1 id_3,
    input tri1 id_4
);
  uwire id_7, id_8, id_9;
  assign id_7 = 1'b0 ? 1 : 1;
  wire id_10;
  wire id_11, id_12;
  wire id_13;
  module_0();
  wire id_14;
  integer id_15 = 1;
  wire id_16;
endmodule
