Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_sgmii.qsys --block-symbol-file --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_sgmii --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/subsys_sgmii.qsys
Progress: Reading input file
Progress: Parameterizing module emac_splitter_0
Progress: Parameterizing module eth_tse_0
Progress: Parameterizing module gmii_sgmii_adapter_0
Progress: Parameterizing module sgmii_clk_125
Progress: Parameterizing module sgmii_csr
Progress: Parameterizing module sgmii_csr_clk
Progress: Parameterizing module sgmii_debug_status_pio
Progress: Parameterizing module sgmii_rst_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: subsys_sgmii.eth_tse_0: Warnings found in IP parameterization.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_sgmii.qsys --synthesis=VERILOG --output-directory=/home/wisig/sam/practice_ghrd/agilex_soc_devkit_ghrd/subsys_sgmii --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/subsys_sgmii.qsys
Progress: Reading input file
Progress: Parameterizing module emac_splitter_0
Progress: Parameterizing module eth_tse_0
Progress: Parameterizing module gmii_sgmii_adapter_0
Progress: Parameterizing module sgmii_clk_125
Progress: Parameterizing module sgmii_csr
Progress: Parameterizing module sgmii_csr_clk
Progress: Parameterizing module sgmii_debug_status_pio
Progress: Parameterizing module sgmii_rst_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: subsys_sgmii.eth_tse_0: Warnings found in IP parameterization.
Info: subsys_sgmii: "Transforming system: subsys_sgmii"
Info: subsys_sgmii: "Naming system components in system: subsys_sgmii"
Info: subsys_sgmii: "Processing generation queue"
Info: subsys_sgmii: "Generating: subsys_sgmii"
Info: subsys_sgmii: "Generating: emac_splitter_0"
Info: subsys_sgmii: "Generating: eth_tse_0"
Info: subsys_sgmii: "Generating: gmii_sgmii_adapter_0"
Info: subsys_sgmii: "Generating: sgmii_clk_125"
Info: subsys_sgmii: "Generating: sgmii_csr"
Info: subsys_sgmii: "Generating: sgmii_csr_clk"
Info: subsys_sgmii: "Generating: sgmii_debug_status_pio"
Info: subsys_sgmii: "Generating: sgmii_rst_in"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_mm_interconnect_1920_xwlfuty"
Info: subsys_sgmii: "Generating: altera_reset_controller"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_master_translator_191_g7h47bq"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_slave_translator_191_x56fcki"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_master_agent_191_mpbm6tq"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_slave_agent_191_ncfkfri"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_router_1921_ibd2ssy"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_router_1921_zqi7ivq"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_router_1921_k5tktwa"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_burst_adapter_1923_msydpny"
Info: my_altera_avalon_st_pipeline_stage: "Generating: my_altera_avalon_st_pipeline_stage"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_demultiplexer_1921_gjflily"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_multiplexer_1921_gc7bcei"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_demultiplexer_1921_zomz5va"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_multiplexer_1921_i33pauy"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_width_adapter_1920_vlgnzxq"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_width_adapter_1920_nixemsy"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_eo3srya"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_atf7geq"
Info: subsys_sgmii: "Generating: subsys_sgmii_altera_avalon_st_pipeline_stage_1920_zterisq"
Info: subsys_sgmii: Done "subsys_sgmii" with 30 modules, 41 files
Info: Finished: Create HDL design files for synthesis
