#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Dec 31 17:13:58 2025
# Process ID: 26936
# Current directory: F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1
# Command line: vivado.exe -log design_1_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl
# Log file: F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1/design_1_xbar_0.vds
# Journal file: F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1\vivado.jou
# Running On: wgq, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 34070 MB
#-----------------------------------------------------------
source design_1_xbar_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1605.262 ; gain = 19.902
Command: synth_design -top design_1_xbar_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1605.262 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [E:/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (4#1) [E:/xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (5#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (6#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (8#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (9#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (9#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (10#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized1' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized1' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (11#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (12#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (14#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (15#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (15#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (15#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (15#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (16#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized2' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized2' (16#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (16#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' (16#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' (16#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (16#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (17#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (17#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (17#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (18#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (19#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (20#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (21#1) [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[63] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[62] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[61] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[60] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[59] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[58] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[57] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[56] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[55] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[54] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[53] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[52] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[51] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[50] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[49] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[48] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[47] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[46] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[45] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[44] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[43] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[42] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[41] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[40] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[39] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[38] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[37] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[36] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[35] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[34] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[33] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[32] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[15] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[14] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[13] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[12] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[127] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[126] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[125] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[124] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[123] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[122] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[121] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[120] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[119] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[118] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[117] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[116] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[115] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[114] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[113] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[112] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[111] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[110] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[109] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1695.672 ; gain = 90.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.672 ; gain = 90.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.672 ; gain = 90.410
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1695.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1745.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1745.547 ; gain = 0.016
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               68 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 50    
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     7|
|2     |LUT2    |   211|
|3     |LUT3    |    93|
|4     |LUT4    |    45|
|5     |LUT5    |    35|
|6     |LUT6    |    63|
|7     |SRLC32E |     3|
|8     |FDRE    |   339|
|9     |FDSE    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 421 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1745.547 ; gain = 90.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1745.547 ; gain = 140.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1745.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1745.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cd19dc17
INFO: [Common 17-83] Releasing license: Synthesis
106 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 1745.547 ; gain = 140.285
INFO: [Common 17-1381] The checkpoint 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xbar_0, cache-ID = 345e9d19831b710f
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/study_vivado_ps/zc706_eth_DMA_Loopback/zc706.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xbar_0_utilization_synth.rpt -pb design_1_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 17:15:20 2025...
