<html><body><samp><pre>
<!@TC:1541691272>
#Build: Synplify Pro (R) N-2017.09M-SP1-1, Build 189R, Apr 11 2018
#install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
#OS: Windows 7 6.1
#Hostname: EMEAPC0002

# Thu Nov  8 15:34:32 2018

#Implementation: synthesis


Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp2017q4p1, Build 221R, Built Apr 11 2018 10:07:45</a>

@N: : <!@TM:1541691312> | Running in 64-bit mode 

Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp2017q4p1, Build 221R, Built Apr 11 2018 10:07:45</a>

@N: : <!@TM:1541691312> | Running in 64-bit mode 
@I::"C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_PolarFire_v2.3\Designer\data\aPA5M\polarfire_syn_comps.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CCC_100MHz\CCC_100MHz.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\RCOSC\RCOSC.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\hdl\reset_synchronizer.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CLOCKS_RESETS\CLOCKS_RESETS.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHBtoAPB\AHBtoAPB.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\APB_PERIPHERALS\APB_PERIPHERALS.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v" (library CORESPI_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v" (library CORESPI_LIB)
<font color=#A52A2A>@W:<a href="@W:CG1337:@XP_HELP">CG1337</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:805:7:805:18:@W:CG1337:@XP_MSG">spi_chanctrl.v(805)</a><!@TM:1541691312> | Net resetn_rx_s is not declared.</font>
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:69:31:69:44:@N:CG347:@XP_MSG">spi_control.v(69)</a><!@TM:1541691312> | Read a parallel_case directive.
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v" (library CORESPI_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v" (library CORESPI_LIB)
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:160:38:160:51:@N:CG347:@XP_MSG">spi_rf.v(160)</a><!@TM:1541691312> | Read a parallel_case directive.
@N:<a href="@N:CG347:@XP_HELP">CG347</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:223:34:223:47:@N:CG347:@XP_MSG">spi_rf.v(223)</a><!@TM:1541691312> | Read a parallel_case directive.
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v" (library CORESPI_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v" (library CORESPI_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CoreSPI_0\CoreSPI_0.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\GPIO\GPIO.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\LSRAM_64kBytes.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\IO\IO.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\PF_TPSRAM_AHB_AXI_0\LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\LSRAM_code.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\MEMORY2\MEMORY2.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\JTAG_DEBUG\JTAG_DEBUG.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_90.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_state_machine.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_89.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_reset_catch_and_sync.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar_int_xbar.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_amoalu.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_arbiter_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_pmp_checker.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_hella_cache_arbiter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_alu.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rvc_expander.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_sync_rocket_tile_tile.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_4.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_3.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_4.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_5.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_valid_sync_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_sink.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_async_dm_inner.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_dmi_to_tl_dmi2tl.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_async_crossing_source_dm_inner.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg_vec.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_async_dm_outer.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_debug.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_filter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget_3.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v" (library CORERISCVRV32IMA_LIB)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\PROCESSOR\PROCESSOR.v" (library work)
@I::"C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\TOP\TOP.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TOP
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:23:7:23:38:@N:CG775:@XP_MSG">coreahblite.v(23)</a><!@TM:1541691312> | Component AHB_MMIO_AHB_MMIO_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@N:CG775:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1541691312> | Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1541691312> | Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG775:@XP_MSG">corespi.v(27)</a><!@TM:1541691312> | Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:23:7:23:28:@N:CG775:@XP_MSG">coreahblite.v(23)</a><!@TM:1541691312> | Component AHB_AHB_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:23:7:23:20:@N:CG775:@XP_MSG">corejtagdebug.v(23)</a><!@TM:1541691312> | Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N:<a href="@N:CG775:@XP_HELP">CG775</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:55:7:55:57:@N:CG775:@XP_MSG">miv_rv32ima_l1_ahb.v(55)</a><!@TM:1541691312> | Component Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB not found in library "work" or "__hyper__lib__", but found in library CORERISCVRV32IMA_LIB
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:151:7:151:11:@N:CG364:@XP_MSG">acg5.v(151)</a><!@TM:1541691312> | Synthesizing module AND3 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:489:7:489:13:@N:CG364:@XP_MSG">acg5.v(489)</a><!@TM:1541691312> | Synthesizing module CLKINT in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\Designer\data\aPA5M\polarfire_syn_comps.v:4490:7:4490:10:@N:CG364:@XP_MSG">polarfire_syn_comps.v(4490)</a><!@TM:1541691312> | Synthesizing module PLL in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:504:7:504:10:@N:CG364:@XP_MSG">acg5.v(504)</a><!@TM:1541691312> | Synthesizing module VCC in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:500:7:500:10:@N:CG364:@XP_MSG">acg5.v(500)</a><!@TM:1541691312> | Synthesizing module GND in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CCC_100MHz\CCC_100MHz_0\CCC_100MHz_CCC_100MHz_0_PF_CCC.v:5:7:5:37:@N:CG364:@XP_MSG">CCC_100MHz_CCC_100MHz_0_PF_CCC.v(5)</a><!@TM:1541691312> | Synthesizing module CCC_100MHz_CCC_100MHz_0_PF_CCC in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CCC_100MHz\CCC_100MHz.v:9:7:9:17:@N:CG364:@XP_MSG">CCC_100MHz.v(9)</a><!@TM:1541691312> | Synthesizing module CCC_100MHz in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\Designer\data\aPA5M\polarfire_syn_comps.v:1698:7:1698:11:@N:CG364:@XP_MSG">polarfire_syn_comps.v(1698)</a><!@TM:1541691312> | Synthesizing module INIT in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v:5:7:5:50:@N:CG364:@XP_MSG">Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(5)</a><!@TM:1541691312> | Synthesizing module Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR in library work.
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v:48:8:48:16:@W:CL168:@XP_MSG">Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(48)</a><!@TM:1541691312> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v:47:8:47:16:@W:CL168:@XP_MSG">Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(47)</a><!@TM:1541691312> | Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Init_Monitor\Init_Monitor.v:9:7:9:19:@N:CG364:@XP_MSG">Init_Monitor.v(9)</a><!@TM:1541691312> | Synthesizing module Init_Monitor in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\Designer\data\aPA5M\polarfire_syn_comps.v:3012:7:3012:19:@N:CG364:@XP_MSG">polarfire_syn_comps.v(3012)</a><!@TM:1541691312> | Synthesizing module OSC_RC160MHZ in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v:5:7:5:27:@N:CG364:@XP_MSG">RCOSC_RCOSC_0_PF_OSC.v(5)</a><!@TM:1541691312> | Synthesizing module RCOSC_RCOSC_0_PF_OSC in library work.
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v:15:8:15:16:@W:CL168:@XP_MSG">RCOSC_RCOSC_0_PF_OSC.v(15)</a><!@TM:1541691312> | Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\RCOSC\RCOSC.v:9:7:9:12:@N:CG364:@XP_MSG">RCOSC.v(9)</a><!@TM:1541691312> | Synthesizing module RCOSC in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\hdl\reset_synchronizer.v:18:7:18:25:@N:CG364:@XP_MSG">reset_synchronizer.v(18)</a><!@TM:1541691312> | Synthesizing module reset_synchronizer in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CLOCKS_RESETS\CLOCKS_RESETS.v:9:7:9:20:@N:CG364:@XP_MSG">CLOCKS_RESETS.v(9)</a><!@TM:1541691312> | Synthesizing module CLOCKS_RESETS in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_defaultslavesm.v:20:7:20:33:@N:CG364:@XP_MSG">coreahblite_defaultslavesm.v(20)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000011000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_192_0s_0_1_0
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1541691312> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1541691312> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v:20:7:20:31:@N:CG364:@XP_MSG">coreahblite_slavearbiter.v(20)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:22:7:22:29:@N:CG364:@XP_MSG">coreahblite_slavestage.v(22)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:23:7:23:38:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1541691312> | Synthesizing module AHB_MMIO_AHB_MMIO_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b001111
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b1
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000011000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = AHB_MMIO_AHB_MMIO_0_CoreAHBLite_Z4
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO.v:9:7:9:15:@N:CG364:@XP_MSG">AHB_MMIO.v(9)</a><!@TM:1541691312> | Synthesizing module AHB_MMIO in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:26:7:26:31:@N:CG364:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(26)</a><!@TM:1541691312> | Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:26:7:26:37:@N:CG364:@XP_MSG">coreahbtoapb3_penablescheduler.v(26)</a><!@TM:1541691312> | Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:27:7:27:32:@N:CG364:@XP_MSG">coreahbtoapb3_apbaddrdata.v(27)</a><!@TM:1541691312> | Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:25:7:25:20:@N:CG364:@XP_MSG">coreahbtoapb3.v(25)</a><!@TM:1541691312> | Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000001111
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_15s_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHBtoAPB\AHBtoAPB.v:9:7:9:15:@N:CG364:@XP_MSG">AHBtoAPB.v(9)</a><!@TM:1541691312> | Synthesizing module AHBtoAPB in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1541691312> | Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1541691312> | Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010100
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000001111
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z5
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1541691312> | Removing wire IA_PRDATA, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\APB_PERIPHERALS\APB_PERIPHERALS.v:9:7:9:22:@N:CG364:@XP_MSG">APB_PERIPHERALS.v(9)</a><!@TM:1541691312> | Synthesizing module APB_PERIPHERALS in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:31:7:31:13:@N:CG364:@XP_MSG">spi_rf.v(31)</a><!@TM:1541691312> | Synthesizing module spi_rf in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000001010
	ZEROS=32'b00000000000000000000000000000000
   Generated name = spi_rf_32s_10s_0
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:134:0:134:6:@W:CL208:@XP_MSG">spi_rf.v(134)</a><!@TM:1541691312> | All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v:24:7:24:18:@N:CG364:@XP_MSG">spi_control.v(24)</a><!@TM:1541691312> | Synthesizing module spi_control in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
   Generated name = spi_control_8s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:25:7:25:15:@N:CG364:@XP_MSG">spi_fifo.v(25)</a><!@TM:1541691312> | Synthesizing module spi_fifo in library CORESPI_LIB.

	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	PTR_WIDTH=32'b00000000000000000000000000000101
   Generated name = spi_fifo_8s_32s_5
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_clockmux.v:24:7:24:19:@N:CG364:@XP_MSG">spi_clockmux.v(24)</a><!@TM:1541691312> | Synthesizing module spi_clockmux in library CORESPI_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:29:7:29:19:@N:CG364:@XP_MSG">spi_chanctrl.v(29)</a><!@TM:1541691312> | Synthesizing module spi_chanctrl in library CORESPI_LIB.

	SPH=1'b0
	SPO=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_CLKRATE=32'b00000000000000000000000000001010
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000000100
	MTX_IDLE1=4'b0000
	MTX_IDLE2=4'b0001
	MTX_MOTSTART=4'b0010
	MTX_TISTART1=4'b0011
	MTX_TISTART2=4'b0100
	MTX_NSCSTART1=4'b0101
	MTX_NSCSTART2=4'b0110
	MTX_SHIFT1=4'b0111
	MTX_SHIFT2=4'b1000
	MTX_END=4'b1001
	STXS_IDLE=1'b0
	STXS_SHIFT=1'b1
	MOTMODE=1'b1
	TIMODE=1'b0
	NSCMODE=1'b0
	MOTNOSSEL=1'b1
	NSCNOSSEL=1'b0
	cfg_framesizeM1=32'b00000000000000000000000000000111
   Generated name = spi_chanctrl_Z6
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:132:12:132:22:@W:CG1340:@XP_MSG">spi_chanctrl.v(132)</a><!@TM:1541691312> | Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:195:12:195:23:@W:CG133:@XP_MSG">spi_chanctrl.v(195)</a><!@TM:1541691312> | Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:196:12:196:23:@W:CG360:@XP_MSG">spi_chanctrl.v(196)</a><!@TM:1541691312> | Removing wire resetn_rx_p, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:200:12:200:23:@W:CG360:@XP_MSG">spi_chanctrl.v(200)</a><!@TM:1541691312> | Removing wire resetn_rx_r, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:222:12:222:37:@W:CG133:@XP_MSG">spi_chanctrl.v(222)</a><!@TM:1541691312> | Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:1130:0:1130:6:@W:CL169:@XP_MSG">spi_chanctrl.v(1130)</a><!@TM:1541691312> | Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL169:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1541691312> | Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:719:0:719:6:@W:CL169:@XP_MSG">spi_chanctrl.v(719)</a><!@TM:1541691312> | Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL169:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1541691312> | Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@W:CL169:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1541691312> | Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:343:0:343:6:@W:CL177:@XP_MSG">spi_chanctrl.v(343)</a><!@TM:1541691312> | Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:29:7:29:10:@N:CG364:@XP_MSG">spi.v(29)</a><!@TM:1541691312> | Synthesizing module spi in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000001010
	SPO=1'b0
	SPH=1'b0
	SPS=1'b1
	CFG_MODE=32'b00000000000000000000000000000000
   Generated name = spi_32s_8s_32s_10s_0_0_1_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v:27:0:27:7:@N:CG364:@XP_MSG">corespi.v(27)</a><!@TM:1541691312> | Synthesizing module CORESPI in library CORESPI_LIB.

	APB_DWIDTH=32'b00000000000000000000000000100000
	CFG_FRAME_SIZE=32'b00000000000000000000000000001000
	CFG_FIFO_DEPTH=32'b00000000000000000000000000100000
	CFG_CLK=32'b00000000000000000000000000001010
	CFG_MODE=32'b00000000000000000000000000000000
	CFG_MOT_MODE=32'b00000000000000000000000000000000
	CFG_MOT_SSEL=32'b00000000000000000000000000000001
	CFG_TI_NSC_CUSTOM=32'b00000000000000000000000000000000
	CFG_TI_NSC_FRC=32'b00000000000000000000000000000000
	CFG_TI_JMB_FRAMES=32'b00000000000000000000000000000000
	CFG_NSC_OPERATION=32'b00000000000000000000000000000000
	SPS=1'b1
	SPO=1'b0
	SPH=1'b0
   Generated name = CORESPI_Z7
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\CoreSPI_0\CoreSPI_0.v:9:7:9:16:@N:CG364:@XP_MSG">CoreSPI_0.v(9)</a><!@TM:1541691312> | Synthesizing module CoreSPI_0 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:23:7:23:15:@N:CG364:@XP_MSG">coregpio.v(23)</a><!@TM:1541691312> | Synthesizing module CoreGPIO in library work.

	FAMILY=32'b00000000000000000000000000001111
	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b0
	FIXED_CONFIG_1=1'b0
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	FIXED_CONFIG=32'b00000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z8
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:436:15:436:27:@N:CG179:@XP_MSG">coregpio.v(436)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:456:15:456:27:@N:CG179:@XP_MSG">coregpio.v(456)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:476:16:476:29:@N:CG179:@XP_MSG">coregpio.v(476)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\GPIO\GPIO.v:9:7:9:11:@N:CG364:@XP_MSG">GPIO.v(9)</a><!@TM:1541691312> | Synthesizing module GPIO in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:29:7:29:63:@N:CG364:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(29)</a><!@TM:1541691312> | Synthesizing module LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:286:21:286:26:@N:CG179:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(286)</a><!@TM:1541691312> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:177:3:177:9:@W:CL271:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(177)</a><!@TM:1541691312> | Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:29:7:29:63:@N:CG364:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(29)</a><!@TM:1541691312> | Synthesizing module LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf in library work.

	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000000010000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010000
	SYNC_RESET=32'b00000000000000000000000000000000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	S_IDLE=2'b00
	S_WR=2'b01
	S_RD=2'b10
   Generated name = LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:272:26:272:39:@N:CG179:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(272)</a><!@TM:1541691312> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:112:31:112:50:@W:CG133:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(112)</a><!@TM:1541691312> | Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:113:31:113:52:@W:CG133:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(113)</a><!@TM:1541691312> | Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:120:31:120:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(120)</a><!@TM:1541691312> | Removing wire u_BUSY_all_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:121:31:121:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(121)</a><!@TM:1541691312> | Removing wire u_BUSY_all_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:122:31:122:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(122)</a><!@TM:1541691312> | Removing wire u_BUSY_all_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:123:31:123:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(123)</a><!@TM:1541691312> | Removing wire u_BUSY_all_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:124:31:124:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(124)</a><!@TM:1541691312> | Removing wire l_BUSY_all_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:125:31:125:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(125)</a><!@TM:1541691312> | Removing wire l_BUSY_all_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:126:31:126:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(126)</a><!@TM:1541691312> | Removing wire l_BUSY_all_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:127:31:127:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(127)</a><!@TM:1541691312> | Removing wire l_BUSY_all_3, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v:29:7:29:55:@N:CG364:@XP_MSG">CoreAHBLSRAM_PF.v(29)</a><!@TM:1541691312> | Synthesizing module LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.

	FAMILY=32'b00000000000000000000000000011010
	MEM_DEPTH=32'b00000000000000010000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:199:7:199:10:@N:CG364:@XP_MSG">acg5.v(199)</a><!@TM:1541691312> | Synthesizing module OR4 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:578:7:578:14:@N:CG364:@XP_MSG">acg5.v(578)</a><!@TM:1541691312> | Synthesizing module RAM1K20 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:133:7:133:10:@N:CG364:@XP_MSG">acg5.v(133)</a><!@TM:1541691312> | Synthesizing module OR2 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:96:7:96:11:@N:CG364:@XP_MSG">acg5.v(96)</a><!@TM:1541691312> | Synthesizing module CFG3 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:102:7:102:11:@N:CG364:@XP_MSG">acg5.v(102)</a><!@TM:1541691312> | Synthesizing module CFG2 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:223:7:223:10:@N:CG364:@XP_MSG">acg5.v(223)</a><!@TM:1541691312> | Synthesizing module INV in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\PF_TPSRAM_AHB_AXI_0\LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:5:7:5:51:@N:CG364:@XP_MSG">LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(5)</a><!@TM:1541691312> | Synthesizing module LSRAM_64kBytes_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\LSRAM_64kBytes.v:9:7:9:21:@N:CG364:@XP_MSG">LSRAM_64kBytes.v(9)</a><!@TM:1541691312> | Synthesizing module LSRAM_64kBytes in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Clock_gen.v:38:7:38:28:@N:CG364:@XP_MSG">Clock_gen.v(38)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_UART_0_Clock_gen_0s_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v:31:7:31:27:@N:CG364:@XP_MSG">Tx_async.v(31)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000001
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v:66:9:66:21:@W:CG1340:@XP_MSG">Tx_async.v(66)</a><!@TM:1541691312> | Index into variable tx_byte could be out of range - a simulation mismatch is possible</font>
<font color=#A52A2A>@W:<a href="@W:CG1340:@XP_HELP">CG1340</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v:66:9:66:21:@W:CG1340:@XP_MSG">Tx_async.v(66)</a><!@TM:1541691312> | Index into variable tx_byte could be out of range - a simulation mismatch is possible</font>
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v:356:21:356:30:@N:CG179:@XP_MSG">Tx_async.v(356)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:30:7:30:27:@N:CG364:@XP_MSG">Rx_async.v(30)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000001
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:254:23:254:36:@N:CG179:@XP_MSG">Rx_async.v(254)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:280:18:280:26:@N:CG179:@XP_MSG">Rx_async.v(280)</a><!@TM:1541691312> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL177:@XP_MSG">Rx_async.v(501)</a><!@TM:1541691312> | Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL190:@XP_MSG">Rx_async.v(501)</a><!@TM:1541691312> | Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:501:0:501:6:@W:CL169:@XP_MSG">Rx_async.v(501)</a><!@TM:1541691312> | Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v:31:7:31:27:@N:CG364:@XP_MSG">CoreUART.v(31)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v:390:22:390:34:@N:CG179:@XP_MSG">CoreUART.v(390)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:226:7:226:30:@N:CG364:@XP_MSG">fifo_256x8_g5.v(226)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_ram256x8_g5 in library work.
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:238:4:238:13:@W:CL168:@XP_MSG">fifo_256x8_g5.v(238)</a><!@TM:1541691312> | Removing instance GND_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:237:4:237:13:@W:CL168:@XP_MSG">fifo_256x8_g5.v(237)</a><!@TM:1541691312> | Removing instance VCC_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:73:7:73:32:@N:CG364:@XP_MSG">fifo_256x8_g5.v(73)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_fifo_ctrl_256 in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	FIFO_DEPTH=32'b00000000000000000000000100000000
	FIFO_BITS=32'b00000000000000000000000000001000
	FIFO_WIDTH=32'b00000000000000000000000000001000
   Generated name = UART_UART_0_fifo_ctrl_256_0s_256s_8s_8s
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:215:22:215:30:@N:CG179:@XP_MSG">fifo_256x8_g5.v(215)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:33:7:33:29:@N:CG364:@XP_MSG">fifo_256x8_g5.v(33)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_fifo_256x8 in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	LEVEL=7'b0000000
   Generated name = UART_UART_0_fifo_256x8_0s_0s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:48:6:48:12:@W:CG360:@XP_MSG">fifo_256x8_g5.v(48)</a><!@TM:1541691312> | Removing wire AEMPTY, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v:48:14:48:19:@W:CG360:@XP_MSG">fifo_256x8_g5.v(48)</a><!@TM:1541691312> | Removing wire AFULL, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v:136:8:136:18:@W:CG133:@XP_MSG">CoreUART.v(136)</a><!@TM:1541691312> | Object data_ready is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v:341:0:341:6:@W:CL169:@XP_MSG">CoreUART.v(341)</a><!@TM:1541691312> | Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v:59:7:59:30:@N:CG364:@XP_MSG">CoreUARTapb.v(59)</a><!@TM:1541691312> | Synthesizing module UART_UART_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000001
	RX_FIFO=32'b00000000000000000000000000000001
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = UART_UART_0_CoreUARTapb_Z10
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v:254:31:254:42:@N:CG179:@XP_MSG">CoreUARTapb.v(254)</a><!@TM:1541691312> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v:275:31:275:42:@N:CG179:@XP_MSG">CoreUARTapb.v(275)</a><!@TM:1541691312> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v:158:20:158:31:@W:CG133:@XP_MSG">CoreUARTapb.v(158)</a><!@TM:1541691312> | Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART.v:9:7:9:11:@N:CG364:@XP_MSG">UART.v(9)</a><!@TM:1541691312> | Synthesizing module UART in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\IO\IO.v:9:7:9:9:@N:CG364:@XP_MSG">IO.v(9)</a><!@TM:1541691312> | Synthesizing module IO in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_addrdec.v:20:7:20:26:@N:CG364:@XP_MSG">coreahblite_addrdec.v(20)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z11
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:22:7:22:30:@N:CG364:@XP_MSG">coreahblite_masterstage.v(22)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:625:0:625:6:@W:CL177:@XP_MSG">coreahblite_masterstage.v(625)</a><!@TM:1541691312> | Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:23:7:23:29:@N:CG364:@XP_MSG">coreahblite_matrix4x16.v(23)</a><!@TM:1541691312> | Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000100000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:23:7:23:28:@N:CG364:@XP_MSG">coreahblite.v(23)</a><!@TM:1541691312> | Synthesizing module AHB_AHB_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011010
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b1
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000100000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = AHB_AHB_0_CoreAHBLite_Z12
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB.v:9:7:9:10:@N:CG364:@XP_MSG">AHB.v(9)</a><!@TM:1541691312> | Synthesizing module AHB in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:29:7:29:59:@N:CG364:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(29)</a><!@TM:1541691312> | Synthesizing module LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:286:21:286:26:@N:CG179:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(286)</a><!@TM:1541691312> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:177:3:177:9:@W:CL271:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(177)</a><!@TM:1541691312> | Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:29:7:29:59:@N:CG364:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(29)</a><!@TM:1541691312> | Synthesizing module LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf in library work.

	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000000010000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010000
	SYNC_RESET=32'b00000000000000000000000000000000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	S_IDLE=2'b00
	S_WR=2'b01
	S_RD=2'b10
   Generated name = LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:272:26:272:39:@N:CG179:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(272)</a><!@TM:1541691312> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:112:31:112:50:@W:CG133:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(112)</a><!@TM:1541691312> | Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:113:31:113:52:@W:CG133:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(113)</a><!@TM:1541691312> | Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:120:31:120:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(120)</a><!@TM:1541691312> | Removing wire u_BUSY_all_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:121:31:121:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(121)</a><!@TM:1541691312> | Removing wire u_BUSY_all_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:122:31:122:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(122)</a><!@TM:1541691312> | Removing wire u_BUSY_all_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:123:31:123:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(123)</a><!@TM:1541691312> | Removing wire u_BUSY_all_3, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:124:31:124:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(124)</a><!@TM:1541691312> | Removing wire l_BUSY_all_0, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:125:31:125:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(125)</a><!@TM:1541691312> | Removing wire l_BUSY_all_1, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:126:31:126:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(126)</a><!@TM:1541691312> | Removing wire l_BUSY_all_2, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:127:31:127:43:@W:CG360:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(127)</a><!@TM:1541691312> | Removing wire l_BUSY_all_3, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v:29:7:29:51:@N:CG364:@XP_MSG">CoreAHBLSRAM_PF.v(29)</a><!@TM:1541691312> | Synthesizing module LSRAM_code_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.

	FAMILY=32'b00000000000000000000000000011010
	MEM_DEPTH=32'b00000000000000010000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = LSRAM_code_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\PF_TPSRAM_AHB_AXI_0\LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v:5:7:5:47:@N:CG364:@XP_MSG">LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v(5)</a><!@TM:1541691312> | Synthesizing module LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\LSRAM_code.v:9:7:9:17:@N:CG364:@XP_MSG">LSRAM_code.v(9)</a><!@TM:1541691312> | Synthesizing module LSRAM_code in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\MEMORY2\MEMORY2.v:9:7:9:14:@N:CG364:@XP_MSG">MEMORY2.v(9)</a><!@TM:1541691312> | Synthesizing module MEMORY2 in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:23:7:23:20:@N:CG364:@XP_MSG">corejtagdebug.v(23)</a><!@TM:1541691312> | Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	IR_CODE=8'b01010101
	ACTIVE_HIGH_TGT_RESET=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_85_1s
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v:1442:7:1442:12:@N:CG364:@XP_MSG">acg5.v(1442)</a><!@TM:1541691312> | Synthesizing module UJTAG in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:47:7:47:14:@N:CG364:@XP_MSG">corejtagdebug_uj_jtag.v(47)</a><!@TM:1541691312> | Synthesizing module uj_jtag in library COREJTAGDEBUG_LIB.

	uj_jtag_ircode=8'b01010101
   Generated name = uj_jtag_85
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\JTAG_DEBUG\JTAG_DEBUG.v:9:7:9:17:@N:CG364:@XP_MSG">JTAG_DEBUG.v(9)</a><!@TM:1541691312> | Synthesizing module JTAG_DEBUG in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xbar.v:55:7:55:66:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_int_xbar.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_INT_XBAR in library CORERISCVRV32IMA_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:55:7:55:76:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:963:2:963:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(963)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:321:13:321:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(321)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:329:13:329:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(329)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:375:13:375:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(375)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:377:13:377:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(377)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:406:13:406:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(406)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:416:13:416:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(416)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:492:13:492:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(492)</a><!@TM:1541691312> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:494:13:494:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(494)</a><!@TM:1541691312> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:496:13:496:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(496)</a><!@TM:1541691312> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:498:13:498:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(498)</a><!@TM:1541691312> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:962:10:962:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(962)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:55:7:55:63:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(256)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(256)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(251)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(251)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(246)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(246)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(241)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(241)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:222:2:222:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(222)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(78)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(86)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(94)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(102)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(110)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(118)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(126)</a><!@TM:1541691312> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(134)</a><!@TM:1541691312> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:221:10:221:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(221)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(256)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(256)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(251)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(251)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(246)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(246)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(241)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(241)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:222:2:222:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(222)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(78)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(86)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(94)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(102)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(110)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(118)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(126)</a><!@TM:1541691312> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(134)</a><!@TM:1541691312> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:221:10:221:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(221)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:160:13:160:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(160)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:160:13:160:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(160)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:155:13:155:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(155)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:155:13:155:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(155)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:150:13:150:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(150)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:150:13:150:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(150)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(146)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:70:13:70:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(70)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(78)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(86)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(94)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v:145:10:145:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_4.v(145)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_5 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:232:13:232:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(232)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:232:13:232:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(232)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:227:13:227:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(227)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:227:13:227:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(227)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:222:13:222:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(222)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:222:13:222:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(222)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:217:13:217:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(217)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:217:13:217:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(217)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:212:13:212:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(212)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:212:13:212:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(212)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:207:13:207:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(207)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:207:13:207:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(207)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:203:2:203:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(203)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(76)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(84)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(92)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(100)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:108:13:108:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(108)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:116:13:116:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(116)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:124:13:124:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(124)</a><!@TM:1541691312> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v:202:10:202:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_5.v(202)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_6 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(256)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:256:13:256:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(256)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(251)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:251:13:251:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(251)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(246)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:246:13:246:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(246)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(241)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:241:13:241:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(241)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:222:2:222:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(222)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(78)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(86)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(94)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(102)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(110)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(118)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(126)</a><!@TM:1541691312> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(134)</a><!@TM:1541691312> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v:221:10:221:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_6.v(221)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:184:13:184:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(184)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:184:13:184:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(184)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(179)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:179:13:179:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(179)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(174)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:174:13:174:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(174)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(169)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:169:13:169:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(169)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:165:2:165:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(165)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:72:13:72:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(72)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(80)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:88:13:88:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(88)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:96:13:96:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(96)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:104:13:104:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(104)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:164:10:164:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(164)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_8 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:89:2:89:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(89)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:64:13:64:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(64)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v:88:10:88:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_8.v(88)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_1.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1 in library CORERISCVRV32IMA_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_width_widget.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_width_widget.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_WIDTH_WIDGET in library CORERISCVRV32IMA_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_splitter_system_bus.v:55:7:55:80:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_splitter_system_bus.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_SPLITTER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v:55:7:55:81:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tlfifo_fixer_system_bus.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLFIFO_FIXER_SYSTEM_BUS in library CORERISCVRV32IMA_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:55:7:55:79:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:508:2:508:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(508)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:180:13:180:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(180)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:189:13:189:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(189)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:255:13:255:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(255)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:257:13:257:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(257)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:259:13:259:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(259)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:507:10:507:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(507)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:55:7:55:65:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_9 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:236:13:236:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(236)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:231:13:231:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(231)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:226:13:226:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(226)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(221)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:221:13:221:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(221)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(216)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:216:13:216:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(216)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(211)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:211:13:211:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(211)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:207:2:207:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(207)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(76)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(84)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:92:13:92:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(92)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:100:13:100:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(100)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:108:13:108:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(108)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:116:13:116:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(116)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:124:13:124:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(124)</a><!@TM:1541691312> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(126)</a><!@TM:1541691312> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:128:13:128:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(128)</a><!@TM:1541691312> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:206:10:206:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(206)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691312> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691312> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691312> | Found RAM ram_address, depth=2, width=31
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691312> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:55:7:55:66:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_10 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(258)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:258:13:258:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(258)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(253)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:253:13:253:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(253)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(248)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:248:13:248:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(248)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(243)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:243:13:243:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(243)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(238)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:238:13:238:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(238)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(233)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:233:13:233:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(233)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(228)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:228:13:228:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(228)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:224:2:224:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(224)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(78)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(86)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:94:13:94:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(94)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:102:13:102:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(102)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:110:13:110:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(110)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:118:13:118:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(118)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:126:13:126:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(126)</a><!@TM:1541691312> | Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:134:13:134:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(134)</a><!@TM:1541691312> | Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:136:13:136:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(136)</a><!@TM:1541691312> | Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:138:13:138:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(138)</a><!@TM:1541691312> | Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:223:10:223:17:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(223)</a><!@TM:1541691312> | Object initvar is declared but not assigned. Either assign a value or remove the declaration.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691312> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691312> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691312> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691312> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691312> | Found RAM ram_opcode, depth=2, width=3
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_2.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_2.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2 in library CORERISCVRV32IMA_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_3.v:55:7:55:69:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_3.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_3 in library CORERISCVRV32IMA_LIB.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:55:7:55:66:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:137:2:137:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(137)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:76:13:76:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(76)</a><!@TM:1541691312> | Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:78:13:78:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(78)</a><!@TM:1541691312> | Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:80:13:80:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(80)</a><!@TM:1541691312> | Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:82:13:82:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(82)</a><!@TM:1541691312> | Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:84:13:84:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(84)</a><!@TM:1541691312> | Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:86:13:86:20:@W:CG133:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(86)</a><!@TM:1541691312> | Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.</font>

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:55:7:55:68:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:137:2:137:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(137)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:55:7:55:73:@N:CG364:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(55)</a><!@TM:1541691312> | Synthesizing module Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1 in library CORERISCVRV32IMA_LIB.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v:1000:2:1000:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1000)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1103:2:1103:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1103)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1541691312> | Pruning unused bits 2 to 1 of _T_119_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1541691312> | Register bit _T_119_0_lut[0] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v:1169:2:1169:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169)</a><!@TM:1541691312> | Pruning register bit 0 of _T_119_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:752:2:752:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(752)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:78:2:78:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(78)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:190:13:190:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(190)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:190:13:190:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(190)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(185)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:185:13:185:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(185)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:180:13:180:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(180)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>
<font color=#A52A2A>@W:<a href="@W:CG390:@XP_HELP">CG390</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:180:13:180:14:@W:CG390:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(180)</a><!@TM:1541691312> | Repeat multiplier in concatenation evaluates to 1</font>

Only the first 100 messages of id 'CG390' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_compiler.srr -id CG390' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG390} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v:166:2:166:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_13.v(166)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4041:2:4041:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4041)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2017:67:2017:131:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2017)</a><!@TM:1541691312> | Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4311:2:4311:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4311)</a><!@TM:1541691312> | Register bit enables_0_0 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:4311:2:4311:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(4311)</a><!@TM:1541691312> | Register bit pending_0 is always 0.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:284:2:284:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(284)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:411:2:411:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(411)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:278:2:278:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(278)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:301:2:301:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(301)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:223:75:223:145:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(223)</a><!@TM:1541691312> | Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:250:2:250:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(250)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7114:2:7114:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7114)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved2 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_progsize[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_progsize[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_progsize[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_progsize[3] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_progsize[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_0[31] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[0] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[1] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[4] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Register bit abstractGeneratedMem_1[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:294:2:294:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(294)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:218:75:218:145:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(218)</a><!@TM:1541691312> | Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:285:2:285:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(285)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:266:2:266:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(266)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:198:75:198:145:@W:CL168:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(198)</a><!@TM:1541691312> | Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:467:2:467:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(467)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:171:2:171:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(171)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691312> | Found RAM data_arrays_0_3, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691312> | Found RAM data_arrays_0_2, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691312> | Found RAM data_arrays_0_1, depth=2048, width=8
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691312> | Found RAM data_arrays_0_0, depth=2048, width=8
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:621:2:621:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(621)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2714:2:2714:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2714)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Found RAM tag_array_0, depth=128, width=21
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Register bit s2_waw_hazard is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Register bit _T_965 is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Register bit s2_meta_errors is always 0.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:385:2:385:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(385)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691312> | Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691312> | Found RAM data_arrays_0_0, depth=2048, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691312> | Found RAM tag_array_0, depth=128, width=20
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691312> | Register bit s3_slaveValid is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691312> | Register bit s1_slaveValid is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691312> | Register bit send_hint is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691312> | Register bit _T_365_0 is always 0.
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:327:2:327:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(327)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:423:2:423:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(423)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:408:2:408:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(408)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1541691312> | Register bit s1_pc[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@N:CL189:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1541691312> | Register bit s1_pc[1] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1541691312> | Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v:89:2:89:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rr_arbiter.v(89)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:497:2:497:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(497)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691312> | Pruning register bits 53 to 22 of r_pte_ppn[53:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691312> | Pruning register bits 1 to 0 of _T_320_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691312> | Pruning register bits 1 to 0 of _T_320_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691312> | Pruning register bits 1 to 0 of _T_320_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691312> | Pruning register bits 1 to 0 of _T_320_3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:249:2:249:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(249)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:2970:2:2970:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(2970)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning unused register reg_mcounteren[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning unused bits 31 to 12 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning unused bits 10 to 8 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning unused bits 6 to 4 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning unused bits 2 to 0 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:358:2:358:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(358)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:2670:2:2670:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(2670)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused register ex_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused register mem_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused register wb_reg_cinst[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused register _T_2383[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused register _T_2385[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused register _T_2388[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused register _T_2390[31:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused bits 2 to 1 of mem_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused bits 2 to 1 of wb_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused bits 6 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused bits 19 to 12 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL271:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning unused bits 6 to 0 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL265:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Removing unused bit 0 of _T_2127[31:0]. Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Found RAM _T_1189, depth=31, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Found RAM _T_1189, depth=31, width=32
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:71:2:71:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(71)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:224:2:224:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(224)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691312> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691312> | Found RAM ram_mask, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691312> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691312> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691312> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:224:2:224:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(224)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691312> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691312> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691312> | Found RAM ram_sink, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691312> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691312> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:173:2:173:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(173)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691312> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691312> | Found RAM ram_param, depth=2, width=2
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:207:2:207:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(207)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691312> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691312> | Found RAM ram_address, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=4
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691312> | Found RAM ram_param, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691312> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:122:2:122:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(122)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:145:2:145:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(145)</a><!@TM:1541691312> | Found RAM ram_sink, depth=2, width=2
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:401:2:401:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(401)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(246)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691312> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691312> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691312> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691312> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691312> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:452:2:452:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(452)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:246:2:246:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(246)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691312> | Found RAM ram_error, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691312> | Found RAM ram_data, depth=2, width=32
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691312> | Found RAM ram_sink, depth=2, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691312> | Found RAM ram_source, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691312> | Found RAM ram_size, depth=2, width=3
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691312> | Found RAM ram_param, depth=2, width=2
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:CL134:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691312> | Found RAM ram_opcode, depth=2, width=3
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:452:2:452:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(452)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v:132:2:132:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_21.v(132)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:149:2:149:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(149)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:444:2:444:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(444)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v:134:2:134:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_23.v(134)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v:185:2:185:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_24.v(185)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v:202:2:202:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_25.v(202)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:151:2:151:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(151)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v:83:2:83:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_queue_27.v(83)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:448:2:448:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(448)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:542:2:542:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(542)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:357:2:357:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(357)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:68:2:68:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(68)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:146:2:146:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(146)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v:68:2:68:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch_2.v(68)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:97:2:97:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(97)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v:511:2:511:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(511)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v:4214:2:4214:9:@W:CG532:@XP_MSG">miv_rv32ima_l1_ahb_core_risc_vahb_top.v(4214)</a><!@TM:1541691312> | Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.</font>

	RESET_VECTOR_ADDR_1=32'b00000000000000000111000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	DEBUG_CDC_FIFO_DEPTH=32'b00000000000000000000000000000010
	DEBUG_ADDR_BITS=32'b00000000000000000000000000000101
	DEBUG_DATA_BITS=32'b00000000000000000000000000100010
	DEBUG_OP_BITS=32'b00000000000000000000000000000010
   Generated name = Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1541691312> | Removing wire DRV_TDO, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:112:14:112:36:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(112)</a><!@TM:1541691312> | Removing wire io_debug_req_bits_addr, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:113:15:113:37:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(113)</a><!@TM:1541691312> | Removing wire io_debug_req_bits_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:114:14:114:34:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(114)</a><!@TM:1541691312> | Removing wire io_debug_req_bits_op, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:115:9:115:27:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(115)</a><!@TM:1541691312> | Removing wire io_debug_req_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:116:9:116:27:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(116)</a><!@TM:1541691312> | Removing wire io_debug_req_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:117:15:117:38:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(117)</a><!@TM:1541691312> | Removing wire io_debug_resp_bits_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:118:14:118:37:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(118)</a><!@TM:1541691312> | Removing wire io_debug_resp_bits_resp, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:119:9:119:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(119)</a><!@TM:1541691312> | Removing wire io_debug_resp_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:120:9:120:28:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(120)</a><!@TM:1541691312> | Removing wire io_debug_resp_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:148:34:148:47:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(148)</a><!@TM:1541691312> | Removing wire dtm_req_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:149:34:149:47:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(149)</a><!@TM:1541691312> | Removing wire dtm_req_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:150:69:150:81:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(150)</a><!@TM:1541691312> | Removing wire dtm_req_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:152:68:152:82:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(152)</a><!@TM:1541691312> | Removing wire dtm_resp_ready, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:153:68:153:82:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(153)</a><!@TM:1541691312> | Removing wire dtm_resp_valid, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:154:68:154:81:@W:CG360:@XP_MSG">miv_rv32ima_l1_ahb.v(154)</a><!@TM:1541691312> | Removing wire dtm_resp_data, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@W:CL157:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1541691312> | *Output DRV_TDO has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:57:10:57:15:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(57)</a><!@TM:1541691312> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v:61:10:61:27:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_jtag_bypass_chain.v(61)</a><!@TM:1541691312> | Input io_chainIn_update is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v:57:15:57:20:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_2.v(57)</a><!@TM:1541691312> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(57)</a><!@TM:1541691312> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v:61:16:61:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_chain.v(61)</a><!@TM:1541691312> | Input io_chainIn_update is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain_1.v(57)</a><!@TM:1541691312> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_capture_update_chain.v(57)</a><!@TM:1541691312> | Input reset is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:530:2:530:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(530)</a><!@TM:1541691312> | Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v:60:16:60:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb.v(60)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:530:2:530:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530)</a><!@TM:1541691312> | Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v:60:16:60:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(60)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v:903:2:903:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing.v(903)</a><!@TM:1541691312> | Found sequential shift _T_1177 with address depth of 4 words and data bit width of 1.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v:93:2:93:8:@N:CL135:@XP_MSG">miv_rv32ima_l1_ahb_int_xing_xing.v(93)</a><!@TM:1541691312> | Found sequential shift _T_97 with address depth of 4 words and data bit width of 1.
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Removing register 'wb_reg_sfence' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Removing register 'mem_ctrl_fp' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Removing register 'mem_ctrl_rocc' because it is only assigned 0 or its original value.</font>
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691312> | Removing register 'mem_ctrl_wfd' because it is only assigned 0 or its original value.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:112:16:112:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(112)</a><!@TM:1541691312> | Input io_fpu_store_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:113:16:113:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(113)</a><!@TM:1541691312> | Input io_fpu_toint_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:114:16:114:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(114)</a><!@TM:1541691312> | Input io_fpu_nack_mem is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:115:16:115:30:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(115)</a><!@TM:1541691312> | Input io_fpu_dec_wen is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:116:16:116:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(116)</a><!@TM:1541691312> | Input io_fpu_dec_ren1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:117:16:117:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(117)</a><!@TM:1541691312> | Input io_fpu_dec_ren2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:118:16:118:31:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(118)</a><!@TM:1541691312> | Input io_fpu_dec_ren3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:119:16:119:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(119)</a><!@TM:1541691312> | Input io_rocc_cmd_ready is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:396:2:396:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(396)</a><!@TM:1541691312> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691312> | Pruning register bit 1 of _T_1791[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:109:16:109:21:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(109)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:332:13:332:26:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(332)</a><!@TM:1541691312> | *Unassigned bits of reg_sptbr_ppn[21:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:112:16:112:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(112)</a><!@TM:1541691312> | Input io_rocc_interrupt is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_i_buf.v(56)</a><!@TM:1541691312> | Input clock is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691312> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:71:16:71:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(71)</a><!@TM:1541691312> | Input port bits 9 to 4 of io_mem_resp_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:470:2:470:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(470)</a><!@TM:1541691312> | Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:74:16:74:34:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(74)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:91:16:91:30:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(91)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_resetVector[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:172:7:172:29:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(172)</a><!@TM:1541691312> | *Unassigned bits of s2_btb_resp_bits_taken are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v:174:7:174:29:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_frontend_frontend.v(174)</a><!@TM:1541691312> | *Unassigned bits of s2_btb_resp_bits_bridx are referenced and tied to 0 -- simulation mismatch possible.
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:361:2:361:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(361)</a><!@TM:1541691312> | Removing register 'state' because it is only assigned 0 or its original value.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:99:13:99:25:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(99)</a><!@TM:1541691312> | *Unassigned bits of r_refill_tag[19:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(56)</a><!@TM:1541691312> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(57)</a><!@TM:1541691312> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:66:16:66:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(66)</a><!@TM:1541691312> | Input io_ptw_status_prv is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:60:16:60:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(60)</a><!@TM:1541691312> | Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:60:16:60:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(60)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:61:16:61:27:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(61)</a><!@TM:1541691312> | Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:80:16:80:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(80)</a><!@TM:1541691312> | Input port bits 2 to 1 of io_tl_out_0_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691312> | Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL138:@XP_HELP">CL138</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:655:2:655:8:@W:CL138:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(655)</a><!@TM:1541691312> | Removing register 'state' because it is only assigned 0 or its original value.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:136:13:136:25:@A:CL153:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(136)</a><!@TM:1541691312> | *Unassigned bits of r_refill_tag[19:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(56)</a><!@TM:1541691312> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(57)</a><!@TM:1541691312> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:59:16:59:28:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(59)</a><!@TM:1541691312> | Input io_req_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:74:16:74:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(74)</a><!@TM:1541691312> | Input io_ptw_resp_valid is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:75:16:75:34:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(75)</a><!@TM:1541691312> | Input io_ptw_status_dprv is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:76:16:76:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(76)</a><!@TM:1541691312> | Input io_ptw_status_mxr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:77:16:77:33:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(77)</a><!@TM:1541691312> | Input io_ptw_status_sum is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:58:16:58:32:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(58)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v:489:2:489:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(489)</a><!@TM:1541691312> | Pruning register bit 1 of _T_1411[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@N:CL201:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL279:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691312> | Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:63:16:63:43:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(63)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_hart_in_0_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:80:16:80:42:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(80)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_dmi_in_0_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:66:16:66:40:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66)</a><!@TM:1541691312> | Input port bits 6 to 3 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:66:16:66:40:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:68:16:68:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68)</a><!@TM:1541691312> | Input port bits 29 to 26 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v:68:16:68:37:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68)</a><!@TM:1541691312> | Input port bits 15 to 2 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1541691312> | Pruning register bit 1 of _T_1588[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1541691312> | Pruning unused register _T_1681_0. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:433:2:433:8:@W:CL169:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433)</a><!@TM:1541691312> | Pruning unused register _T_1681_1. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:80:16:80:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(80)</a><!@TM:1541691312> | Input io_out_1_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:81:16:81:37:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(81)</a><!@TM:1541691312> | Input io_out_1_d_bits_param is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:82:16:82:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(82)</a><!@TM:1541691312> | Input io_out_1_d_bits_size is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:84:16:84:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(84)</a><!@TM:1541691312> | Input io_out_1_d_bits_sink is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:97:16:97:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(97)</a><!@TM:1541691312> | Input io_out_0_d_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:98:16:98:37:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(98)</a><!@TM:1541691312> | Input io_out_0_d_bits_param is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:99:16:99:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(99)</a><!@TM:1541691312> | Input io_out_0_d_bits_size is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v:101:16:101:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(101)</a><!@TM:1541691312> | Input io_out_0_d_bits_sink is unused.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:66:16:66:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66)</a><!@TM:1541691312> | Input port bits 30 to 16 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v:66:16:66:38:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:63:16:63:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(63)</a><!@TM:1541691312> | Input port bits 30 to 26 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:63:16:63:41:@W:CL246:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(63)</a><!@TM:1541691312> | Input port bits 1 to 0 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v:56:16:56:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v(56)</a><!@TM:1541691312> | Input clock is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v:57:16:57:21:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_memory_bus.v(57)</a><!@TM:1541691312> | Input reset is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:65:16:65:35:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(65)</a><!@TM:1541691312> | Input io_in_0_a_bits_mask is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v:99:16:99:32:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_cache_cork.v(99)</a><!@TM:1541691312> | Input io_out_0_b_valid is unused.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:534:2:534:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(534)</a><!@TM:1541691312> | Pruning register bit 2 of _T_1965[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691312> | Pruning register bit 3 of _T_2878[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691312> | Pruning register bit 9 of _T_2687[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691312> | Pruning register bit 1 of _T_2700[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691312> | Pruning register bit 8 of _T_2687[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691312> | Pruning register bit 7 of _T_2687[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL190:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691312> | Optimizing register bit _T_2687[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@W:CL260:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691312> | Pruning register bit 6 of _T_2687[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:103:16:103:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(103)</a><!@TM:1541691312> | Input io_out_3_b_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:108:16:108:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(108)</a><!@TM:1541691312> | Input io_out_3_b_bits_mask is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:109:16:109:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(109)</a><!@TM:1541691312> | Input io_out_3_b_bits_data is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:134:16:134:38:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(134)</a><!@TM:1541691312> | Input io_out_2_b_bits_opcode is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:139:16:139:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(139)</a><!@TM:1541691312> | Input io_out_2_b_bits_mask is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:140:16:140:36:@N:CL159:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(140)</a><!@TM:1541691312> | Input io_out_2_b_bits_data is unused.
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:131:16:131:27:@W:CL157:@XP_MSG">corejtagdebug.v(131)</a><!@TM:1541691312> | *Output UTDODRV_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:132:16:132:24:@W:CL157:@XP_MSG">corejtagdebug.v(132)</a><!@TM:1541691312> | *Output UTDO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:94:16:94:25:@N:CL159:@XP_MSG">corejtagdebug.v(94)</a><!@TM:1541691312> | Input UDRCAP_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:95:16:95:24:@N:CL159:@XP_MSG">corejtagdebug.v(95)</a><!@TM:1541691312> | Input UDRSH_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:96:16:96:25:@N:CL159:@XP_MSG">corejtagdebug.v(96)</a><!@TM:1541691312> | Input UDRUPD_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:97:16:97:24:@N:CL159:@XP_MSG">corejtagdebug.v(97)</a><!@TM:1541691312> | Input UIREG_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:98:16:98:24:@N:CL159:@XP_MSG">corejtagdebug.v(98)</a><!@TM:1541691312> | Input URSTB_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:99:16:99:24:@N:CL159:@XP_MSG">corejtagdebug.v(99)</a><!@TM:1541691312> | Input UDRCK_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v:100:16:100:23:@N:CL159:@XP_MSG">corejtagdebug.v(100)</a><!@TM:1541691312> | Input UTDI_IN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:151:3:151:9:@N:CL201:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(151)</a><!@TM:1541691312> | Trying to extract state machine for register sramcurr_state.
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:91:31:91:35:@W:CL157:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(91)</a><!@TM:1541691312> | *Output BUSY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:83:29:83:48:@N:CL159:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(83)</a><!@TM:1541691312> | Input ahbsram_wdata_usram is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:191:3:191:9:@N:CL201:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(191)</a><!@TM:1541691312> | Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:105:28:105:33:@W:CL246:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(105)</a><!@TM:1541691312> | Input port bits 31 to 16 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_code\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:110:28:110:32:@N:CL159:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(110)</a><!@TM:1541691312> | Input BUSY is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:123:15:123:24:@N:CL159:@XP_MSG">coreahblite.v(123)</a><!@TM:1541691312> | Input HBURST_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:124:15:124:23:@N:CL159:@XP_MSG">coreahblite.v(124)</a><!@TM:1541691312> | Input HPROT_M0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:134:15:134:24:@N:CL159:@XP_MSG">coreahblite.v(134)</a><!@TM:1541691312> | Input HBURST_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:135:15:135:23:@N:CL159:@XP_MSG">coreahblite.v(135)</a><!@TM:1541691312> | Input HPROT_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:145:15:145:24:@N:CL159:@XP_MSG">coreahblite.v(145)</a><!@TM:1541691312> | Input HBURST_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:146:15:146:23:@N:CL159:@XP_MSG">coreahblite.v(146)</a><!@TM:1541691312> | Input HPROT_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:156:15:156:24:@N:CL159:@XP_MSG">coreahblite.v(156)</a><!@TM:1541691312> | Input HBURST_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB\AHB_0\rtl\vlog\core\coreahblite.v:157:15:157:23:@N:CL159:@XP_MSG">coreahblite.v(157)</a><!@TM:1541691312> | Input HPROT_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:51:18:51:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(51)</a><!@TM:1541691312> | Input HWDATA_M1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:60:18:60:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(60)</a><!@TM:1541691312> | Input HWDATA_M2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:69:18:69:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(69)</a><!@TM:1541691312> | Input HWDATA_M3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:73:18:73:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(73)</a><!@TM:1541691312> | Input HRDATA_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:74:13:74:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(74)</a><!@TM:1541691312> | Input HREADYOUT_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:75:13:75:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(75)</a><!@TM:1541691312> | Input HRESP_S0 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:84:18:84:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(84)</a><!@TM:1541691312> | Input HRDATA_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:85:13:85:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(85)</a><!@TM:1541691312> | Input HREADYOUT_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:86:13:86:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(86)</a><!@TM:1541691312> | Input HRESP_S1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:95:18:95:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(95)</a><!@TM:1541691312> | Input HRDATA_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:96:13:96:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(96)</a><!@TM:1541691312> | Input HREADYOUT_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:97:13:97:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(97)</a><!@TM:1541691312> | Input HRESP_S2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:106:18:106:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(106)</a><!@TM:1541691312> | Input HRDATA_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:107:13:107:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(107)</a><!@TM:1541691312> | Input HREADYOUT_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:108:13:108:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(108)</a><!@TM:1541691312> | Input HRESP_S3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:117:18:117:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(117)</a><!@TM:1541691312> | Input HRDATA_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:118:13:118:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(118)</a><!@TM:1541691312> | Input HREADYOUT_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:119:13:119:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(119)</a><!@TM:1541691312> | Input HRESP_S4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:128:18:128:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(128)</a><!@TM:1541691312> | Input HRDATA_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:129:13:129:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(129)</a><!@TM:1541691312> | Input HREADYOUT_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:130:13:130:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(130)</a><!@TM:1541691312> | Input HRESP_S5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:139:18:139:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(139)</a><!@TM:1541691312> | Input HRDATA_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:140:13:140:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(140)</a><!@TM:1541691312> | Input HREADYOUT_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:141:13:141:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(141)</a><!@TM:1541691312> | Input HRESP_S6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:150:18:150:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(150)</a><!@TM:1541691312> | Input HRDATA_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:151:13:151:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(151)</a><!@TM:1541691312> | Input HREADYOUT_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:152:13:152:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(152)</a><!@TM:1541691312> | Input HRESP_S7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:172:18:172:27:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(172)</a><!@TM:1541691312> | Input HRDATA_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:173:13:173:25:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(173)</a><!@TM:1541691312> | Input HREADYOUT_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:174:13:174:21:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(174)</a><!@TM:1541691312> | Input HRESP_S9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:183:18:183:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(183)</a><!@TM:1541691312> | Input HRDATA_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:184:13:184:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(184)</a><!@TM:1541691312> | Input HREADYOUT_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:185:13:185:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(185)</a><!@TM:1541691312> | Input HRESP_S10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:194:18:194:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(194)</a><!@TM:1541691312> | Input HRDATA_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:195:13:195:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(195)</a><!@TM:1541691312> | Input HREADYOUT_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:196:13:196:22:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(196)</a><!@TM:1541691312> | Input HRESP_S11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:205:18:205:28:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(205)</a><!@TM:1541691312> | Input HRDATA_S12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:206:13:206:26:@N:CL159:@XP_MSG">coreahblite_matrix4x16.v(206)</a><!@TM:1541691312> | Input HREADYOUT_S12 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1541691312> | Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1541691312> | Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1541691312> | Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1541691312> | Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v:104:20:104:25:@W:CL246:@XP_MSG">CoreUARTapb.v(104)</a><!@TM:1541691312> | Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v:158:20:158:31:@A:CL153:@XP_MSG">CoreUARTapb.v(158)</a><!@TM:1541691312> | *Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v:293:0:293:6:@N:CL201:@XP_MSG">CoreUART.v(293)</a><!@TM:1541691312> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@W:CL190:@XP_MSG">Rx_async.v(286)</a><!@TM:1541691312> | Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@W:CL169:@XP_MSG">Rx_async.v(286)</a><!@TM:1541691312> | Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:206:0:206:6:@W:CL190:@XP_MSG">Rx_async.v(206)</a><!@TM:1541691312> | Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:206:0:206:6:@W:CL169:@XP_MSG">Rx_async.v(206)</a><!@TM:1541691312> | Pruning unused register overflow. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v:286:0:286:6:@N:CL201:@XP_MSG">Rx_async.v(286)</a><!@TM:1541691312> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v:119:0:119:6:@N:CL201:@XP_MSG">Tx_async.v(119)</a><!@TM:1541691312> | Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 7 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
   00000000000000000000000000000110
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:151:3:151:9:@N:CL201:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(151)</a><!@TM:1541691312> | Trying to extract state machine for register sramcurr_state.
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v:91:31:91:35:@W:CL157:@XP_MSG">CoreAHBLSRAM_SramCtrlIf.v(91)</a><!@TM:1541691312> | *Output BUSY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:191:3:191:9:@N:CL201:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(191)</a><!@TM:1541691312> | Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v:105:28:105:33:@W:CL246:@XP_MSG">CoreAHBLSRAM_AHBLSramIf.v(105)</a><!@TM:1541691312> | Input port bits 31 to 16 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v:182:26:182:32:@W:CL246:@XP_MSG">coregpio.v(182)</a><!@TM:1541691312> | Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v:70:12:70:17:@W:CL246:@XP_MSG">spi.v(70)</a><!@TM:1541691312> | Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1541691312> | Optimizing register bit stxs_bitsel[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1541691312> | Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL190:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1541691312> | Optimizing register bit stxs_bitsel[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@W:CL260:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1541691312> | Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:CL201:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1541691312> | Trying to extract state machine for register mtx_state.
Extracted state machine for register mtx_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0111
   1000
   1001
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1541691312> | Found RAM fifo_mem_q, depth=32, width=1
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@N:CL134:@XP_MSG">spi_fifo.v(101)</a><!@TM:1541691312> | Found RAM fifo_mem_q, depth=32, width=8
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v:42:45:42:51:@W:CL246:@XP_MSG">spi_rf.v(42)</a><!@TM:1541691312> | Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:75:18:75:23:@W:CL246:@XP_MSG">coreapb3.v(75)</a><!@TM:1541691312> | Input port bits 27 to 20 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v:33:28:33:34:@W:CL247:@XP_MSG">coreahbtoapb3.v(33)</a><!@TM:1541691312> | Input port bit 0 of HTRANS[1:0] is unused</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v:111:4:111:10:@N:CL201:@XP_MSG">coreahbtoapb3_penablescheduler.v(111)</a><!@TM:1541691312> | Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@N:CL201:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1541691312> | Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:120:15:120:24:@W:CL247:@XP_MSG">coreahblite.v(120)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:131:15:131:24:@W:CL247:@XP_MSG">coreahblite.v(131)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:142:15:142:24:@W:CL247:@XP_MSG">coreahblite.v(142)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:153:15:153:24:@W:CL247:@XP_MSG">coreahblite.v(153)</a><!@TM:1541691312> | Input port bit 0 of HTRANS_M3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:163:15:163:23:@W:CL247:@XP_MSG">coreahblite.v(163)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S0[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:176:15:176:23:@W:CL247:@XP_MSG">coreahblite.v(176)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S1[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:189:15:189:23:@W:CL247:@XP_MSG">coreahblite.v(189)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S2[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:202:15:202:23:@W:CL247:@XP_MSG">coreahblite.v(202)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S3[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:215:15:215:23:@W:CL247:@XP_MSG">coreahblite.v(215)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S4[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:228:15:228:23:@W:CL247:@XP_MSG">coreahblite.v(228)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S5[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:241:15:241:23:@W:CL247:@XP_MSG">coreahblite.v(241)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S6[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:254:15:254:23:@W:CL247:@XP_MSG">coreahblite.v(254)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S7[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:267:15:267:23:@W:CL247:@XP_MSG">coreahblite.v(267)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S8[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:280:15:280:23:@W:CL247:@XP_MSG">coreahblite.v(280)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S9[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:293:15:293:24:@W:CL247:@XP_MSG">coreahblite.v(293)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S10[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:306:15:306:24:@W:CL247:@XP_MSG">coreahblite.v(306)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S11[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:319:15:319:24:@W:CL247:@XP_MSG">coreahblite.v(319)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S12[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:332:15:332:24:@W:CL247:@XP_MSG">coreahblite.v(332)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S13[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:345:15:345:24:@W:CL247:@XP_MSG">coreahblite.v(345)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S14[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:358:15:358:24:@W:CL247:@XP_MSG">coreahblite.v(358)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S15[1:0] is unused</font>

<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\work\AHB_MMIO\AHB_MMIO_0\rtl\vlog\core\coreahblite.v:371:15:371:24:@W:CL247:@XP_MSG">coreahblite.v(371)</a><!@TM:1541691312> | Input port bit 1 of HRESP_S16[1:0] is unused</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:CL201:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1541691312> | Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1541691312> | Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:42:16:42:26:@W:CL246:@XP_MSG">coreahblite_masterstage.v(42)</a><!@TM:1541691312> | Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1541691312> | Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\component\Actel\DirectCore\CoreAHBLite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:43:16:43:22:@W:CL246:@XP_MSG">coreahblite_masterstage.v(43)</a><!@TM:1541691312> | Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.</font>

At c_ver Exit (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:35s; Memory used current: 205MB peak: 227MB)

Process took 0h:00m:36s realtime, 0h:00m:35s cputime

Process completed successfully.
# Thu Nov  8 15:35:10 2018

###########################################################]

Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp2017q4p1, Build 221R, Built Apr 11 2018 10:07:45</a>

@N: : <!@TM:1541691312> | Running in 64-bit mode 
File C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\bin64\syn_nfilter.exe changed - recompiling
File C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 115MB peak: 116MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov  8 15:35:12 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:38s; CPU Time elapsed 0h:00m:36s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:38s realtime, 0h:00m:36s cputime

Process completed successfully.
# Thu Nov  8 15:35:12 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1541691272>

Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Database state : C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synwork\|synthesis
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp2017q4p1, Build 221R, Built Apr 11 2018 10:07:45</a>

@N: : <!@TM:1541691315> | Running in 64-bit mode 
File C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\bin64\syn_nfilter.exe changed - recompiling
File C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synwork\TOP_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Nov  8 15:35:15 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1541691272>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1541691272>
# Thu Nov  8 15:35:17 2018


Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis
<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version mapact2017q4p1, Build 003R, Built Apr 11 2018 11:07:45</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\designer\TOP\synthesis.fdc
Linked File: <a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP_scck.rpt:@XP_FILE">TOP_scck.rpt</a>
Printing clock  summary report in "C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP_scck.rpt" file 
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1541691322> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1541691322> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1541691322> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 179MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 179MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 192MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3626:2:3626:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3626)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3580:2:3580:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3580)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3534:2:3534:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3534)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3488:2:3488:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3488)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3442:2:3442:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3442)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3396:2:3396:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3396)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3304:2:3304:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3304)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3258:2:3258:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3258)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3120:2:3120:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3120)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3074:2:3074:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3074)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3028:2:3028:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3028)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2982:2:2982:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2982)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3350:2:3350:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3350)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2936:2:2936:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2936)</a><!@TM:1541691322> | Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3626:2:3626:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3626)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_16 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3580:2:3580:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3580)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_15 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3534:2:3534:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3534)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_14 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3488:2:3488:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3488)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_13 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3442:2:3442:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3442)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_12 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3396:2:3396:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3396)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_11 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3304:2:3304:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3304)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_9 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3212:2:3212:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3212)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_7 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3166:2:3166:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3166)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_6 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3120:2:3120:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3120)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_5 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3074:2:3074:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3074)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_4 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3028:2:3028:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3028)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_3 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2982:2:2982:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2982)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_2 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:3350:2:3350:15:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(3350)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_10 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2936:2:2936:14:@W:BN132:@XP_MSG">coreahblite_matrix4x16.v(2936)</a><!@TM:1541691322> | Removing user instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_1 because it is equivalent to instance MEMORY_0.AHB_0.AHB_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:188:75:188:84:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(188)</a><!@TM:1541691322> | Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:198:75:198:84:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(198)</a><!@TM:1541691322> | Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v:168:75:168:84:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_1.v(168)</a><!@TM:1541691322> | Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v:7436:2:7436:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436)</a><!@TM:1541691322> | Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:193:75:193:84:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(193)</a><!@TM:1541691322> | Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:193:75:193:84:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(193)</a><!@TM:1541691322> | Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v:173:75:173:84:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_2.v(173)</a><!@TM:1541691322> | Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691322> | Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_3__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691322> | Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691322> | Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_0__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1541691322> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1541691322> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v:127:31:127:43:@N:MO111:@XP_MSG">coreahblsram_sramctrlif.v(127)</a><!@TM:1541691322> | Tristate driver BUSY (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) on net BUSY (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1541691322> | Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1541691322> | Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1541691322> | Tristate driver DRV_TDO (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s(verilog)) on net DRV_TDO (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_64kbytes\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v:127:31:127:43:@N:MO111:@XP_MSG">coreahblsram_sramctrlif.v(127)</a><!@TM:1541691322> | Tristate driver BUSY (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) on net BUSY (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) has its enable tied to GND.
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691322> | RAM ram_address[13:0] removed due to constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691322> | RAM ram_param[1:0] removed due to constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691322> | RAM ram_size[3:0] removed due to constant propagation. </font>
<font color=#A52A2A>@W:<a href="@W:MO156:@XP_HELP">MO156</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v:211:2:211:8:@W:MO156:@XP_MSG">miv_rv32ima_l1_ahb_queue_16.v(211)</a><!@TM:1541691322> | RAM ram_source[1:0] removed due to constant propagation. </font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1541691322> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_5(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691322> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1541691322> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_5(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1541691322> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691322> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1541691322> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1541691322> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_3(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691322> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1541691322> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_3(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1541691322> | Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1541691322> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1541691322> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_1.v:461:61:461:119:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_1.v(461)</a><!@TM:1541691322> | Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_6 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2033:67:2033:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2033)</a><!@TM:1541691322> | Removing instance LevelGateway_2 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2041:67:2041:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2041)</a><!@TM:1541691322> | Removing instance LevelGateway_3 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2049:67:2049:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2049)</a><!@TM:1541691322> | Removing instance LevelGateway_4 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2057:67:2057:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2057)</a><!@TM:1541691322> | Removing instance LevelGateway_5 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2065:67:2065:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2065)</a><!@TM:1541691322> | Removing instance LevelGateway_6 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2073:67:2073:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2073)</a><!@TM:1541691322> | Removing instance LevelGateway_7 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2081:67:2081:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2081)</a><!@TM:1541691322> | Removing instance LevelGateway_8 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2089:67:2089:81:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2089)</a><!@TM:1541691322> | Removing instance LevelGateway_9 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2097:67:2097:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2097)</a><!@TM:1541691322> | Removing instance LevelGateway_10 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2105:67:2105:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2105)</a><!@TM:1541691322> | Removing instance LevelGateway_11 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2113:67:2113:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2113)</a><!@TM:1541691322> | Removing instance LevelGateway_12 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2121:67:2121:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2121)</a><!@TM:1541691322> | Removing instance LevelGateway_13 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2129:67:2129:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2129)</a><!@TM:1541691322> | Removing instance LevelGateway_14 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2137:67:2137:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2137)</a><!@TM:1541691322> | Removing instance LevelGateway_15 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2145:67:2145:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2145)</a><!@TM:1541691322> | Removing instance LevelGateway_16 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2153:67:2153:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2153)</a><!@TM:1541691322> | Removing instance LevelGateway_17 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2161:67:2161:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2161)</a><!@TM:1541691322> | Removing instance LevelGateway_18 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2169:67:2169:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2169)</a><!@TM:1541691322> | Removing instance LevelGateway_19 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2177:67:2177:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2177)</a><!@TM:1541691322> | Removing instance LevelGateway_20 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2185:67:2185:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2185)</a><!@TM:1541691322> | Removing instance LevelGateway_21 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2193:67:2193:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2193)</a><!@TM:1541691322> | Removing instance LevelGateway_22 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2201:67:2201:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2201)</a><!@TM:1541691322> | Removing instance LevelGateway_23 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2209:67:2209:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2209)</a><!@TM:1541691322> | Removing instance LevelGateway_24 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2217:67:2217:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2217)</a><!@TM:1541691322> | Removing instance LevelGateway_25 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2225:67:2225:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2225)</a><!@TM:1541691322> | Removing instance LevelGateway_26 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2233:67:2233:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2233)</a><!@TM:1541691322> | Removing instance LevelGateway_27 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2241:67:2241:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2241)</a><!@TM:1541691322> | Removing instance LevelGateway_28 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2249:67:2249:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2249)</a><!@TM:1541691322> | Removing instance LevelGateway_29 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2257:67:2257:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2257)</a><!@TM:1541691322> | Removing instance LevelGateway_30 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v:2265:67:2265:82:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlplic_plic.v(2265)</a><!@TM:1541691322> | Removing instance LevelGateway_31 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v:349:65:349:68:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlb.v(349)</a><!@TM:1541691322> | Removing instance pmp (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v:199:65:199:68:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tlb_1.v(199)</a><!@TM:1541691322> | Removing instance pmp (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TLB_1(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PMP_CHECKER_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:297:64:297:67:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(297)</a><!@TM:1541691322> | Removing instance arb (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PTW(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RR_ARBITER(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v:259:62:259:120:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_error.v(259)</a><!@TM:1541691322> | Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_4 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_27(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_buffer_error.v:221:62:221:69:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_tl_buffer_error.v(221)</a><!@TM:1541691322> | Removing instance Queue_2 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_25(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1541691322> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691322> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1541691322> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1541691322> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691322> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1541691322> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:209:2:209:16:@N:BN115:@XP_MSG">coreahblite_masterstage.v(209)</a><!@TM:1541691322> | Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691322> | Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:639:4:639:20:@N:BN115:@XP_MSG">coreahblite_masterstage.v(639)</a><!@TM:1541691322> | Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_2_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2703:2:2703:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2703)</a><!@TM:1541691322> | Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2767:2:2767:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2767)</a><!@TM:1541691322> | Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_1(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2831:2:2831:15:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2831)</a><!@TM:1541691322> | Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_0_0s_0_1_0_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:332:12:332:57:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(332)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C8 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:280:12:280:57:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(280)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C9 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:514:12:514:58:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(514)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C18 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:306:12:306:58:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(306)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C19 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:992:12:992:58:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(992)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C28 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:644:12:644:58:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(644)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C29 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:938:12:938:58:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(938)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C38 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\pf_tpsram_ahb_axi_0\lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v:618:12:618:58:@N:BN362:@XP_MSG">lsram_code_pf_tpsram_ahb_axi_0_pf_tpsram.v(618)</a><!@TM:1541691322> | Removing sequential instance LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C39 (in view: work.LSRAM_code_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:413:0:413:6:@N:BN362:@XP_MSG">corejtagdebug_uj_jtag.v(413)</a><!@TM:1541691322> | Removing sequential instance utdodrv (in view: COREJTAGDEBUG_LIB.uj_jtag_85(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:210:0:210:6:@N:BN362:@XP_MSG">corejtagdebug_uj_jtag.v(210)</a><!@TM:1541691322> | Removing sequential instance gpout[3:0] (in view: COREJTAGDEBUG_LIB.uj_jtag_85(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691322> | Removing sequential instance _T_2700[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_29(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_28(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_27(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_26(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_25(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_24(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_23(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_22(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_21(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_20(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_19(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_18(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_17(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_16(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_15(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_14(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_13(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_12(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_11(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_10(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_9(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_8(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_7(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_6(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_5(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_4(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_3(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_2(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v:88:2:88:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_level_gateway.v(88)</a><!@TM:1541691322> | Removing sequential instance inFlight (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v:99:2:99:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rr_arbiter.v(99)</a><!@TM:1541691322> | Removing sequential instance lastGrant (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_RR_ARBITER(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691322> | Removing sequential instance r_req_dest (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PTW(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1541691322> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1541691322> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:BN362:@XP_MSG">rx_async.v(286)</a><!@TM:1541691322> | Removing sequential instance stop_strobe (in view: work.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1541691322> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1541691322> | Removing sequential instance ram_param\[0\][2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1541691322> | Removing sequential instance ram_mask\[0\][3:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691322> | Removing sequential instance saved_mask[3:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691322> | Removing sequential instance saved_mask[3:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(167)</a><!@TM:1541691322> | Removing sequential instance saved_mask[3:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:335:2:335:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(335)</a><!@TM:1541691322> | Removing sequential instance _T_36_opcode[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v:335:2:335:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink.v(335)</a><!@TM:1541691322> | Removing sequential instance _T_36_size[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket_tile_rocket.v:681:57:681:60:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_rocket_tile_rocket.v(681)</a><!@TM:1541691322> | Removing instance ptw (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PTW(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_matrix4x16.v:2890:1:2890:13:@N:BN115:@XP_MSG">coreahblite_matrix4x16.v(2890)</a><!@TM:1541691322> | Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_0_192_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1541691322> | Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:111:0:111:6:@N:BN362:@XP_MSG">spi_fifo.v(111)</a><!@TM:1541691322> | Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691322> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v:567:2:567:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_ptw.v(567)</a><!@TM:1541691322> | Removing sequential instance resp_valid_0 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_PTW(verilog)) of type view:PrimLib.sdffs(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691322> | Removing sequential instance wb_ctrl_mem_type[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_tap_controller.v:124:73:124:80:@N:BN115:@XP_MSG">miv_rv32ima_l1_ahb_jtag_tap_controller.v(124)</a><!@TM:1541691322> | Removing instance tdoeReg (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER(verilog)) of type view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691322> | Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691322> | Removing sequential instance mem_ctrl_mem_type[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v:78:2:78:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_negative_edge_latch.v(78)</a><!@TM:1541691322> | Removing sequential instance reg\$(in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1541691322> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_4(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:87:56:87:69:@N:BN115:@XP_MSG">coreahblite_slavestage.v(87)</a><!@TM:1541691322> | Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:630:0:630:6:@N:BN362:@XP_MSG">spi_chanctrl.v(630)</a><!@TM:1541691322> | Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:416:0:416:6:@N:BN362:@XP_MSG">spi_chanctrl.v(416)</a><!@TM:1541691322> | Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:319:2:319:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(319)</a><!@TM:1541691322> | Removing sequential instance mem_0_opcode[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v:319:2:319:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source_2.v(319)</a><!@TM:1541691322> | Removing sequential instance mem_0_size[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1541691322> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@N:BN362:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1541691322> | Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1541691322> | Removing sequential instance _T_36_size[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1541691322> | Removing sequential instance mem_0_size[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=952,dsps=924  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 226MB peak: 230MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                                                           Requested     Requested     Clock                                                              Clock                   Clock
Level     Clock                                                           Frequency     Period        Type                                                               Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK                   160.0 MHz     6.250         declared                                                           default_clkgroup        1    
1 .         CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     100.0 MHz     10.000        generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup        5809 
                                                                                                                                                                                                      
0 -       System                                                          100.0 MHz     10.000        system                                                             system_clkgroup         0    
                                                                                                                                                                                                      
0 -       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                       100.0 MHz     10.000        inferred                                                           Inferred_clkgroup_1     351  
======================================================================================================================================================================================================



Clock Load Summary
***********************

                                                              Clock     Source                                                                  Clock Pin                                                                                              Non-clock Pin     Non-clock Pin                                                                                                                                      
Clock                                                         Load      Pin                                                                     Seq Example                                                                                            Seq Example       Comb Example                                                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK                 1         CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160.CLK(OSC_RC160MHZ)             CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0.REF_CLK_0                                         -                 CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160_INT.I(BUFG)                                                                                              
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     5809      CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0.OUT0(PLL)          IO_0.GPIO_0.GPIO_0.xhdl1\.GEN_BITS\[0\]\.REG_GEN\.CONFIG_reg\[0\][7:0].C                               -                 CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.clkint_0.I(BUFG)                                                                                         
                                                                                                                                                                                                                                                                                                                                                                                                                            
System                                                        0         -                                                                       -                                                                                                      -                 -                                                                                                                                                  
                                                                                                                                                                                                                                                                                                                                                                                                                            
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     351       PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0.UDRCK(UJTAG)     PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dmiResetCatch.reset_n_catch_reg.reg_2.q.C     -                 PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER._T_22.I[0](inv)
============================================================================================================================================================================================================================================================================================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v:210:0:210:6:@W:MT530:@XP_MSG">corejtagdebug_uj_jtag.v(210)</a><!@TM:1541691322> | Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock which controls 351 sequential elements including PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1541691322> | Writing default property annotation file C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 211MB peak: 230MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbcurr_state[2:0] (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sramcurr_state[2:0] (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
Encoding state machine ahbcurr_state[2:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sramcurr_state[2:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine xmit_state[6:0] (in view: work.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[3:0] (in view: work.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1541691322> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
Encoding state machine rx_state[3:0] (in view: work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\coreuart.v:293:0:293:6:@N:MO225:@XP_MSG">coreuart.v(293)</a><!@TM:1541691322> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 213MB peak: 230MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 215MB peak: 230MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 109MB peak: 230MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Thu Nov  8 15:35:22 2018

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1541691272>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1541691272>
# Thu Nov  8 15:35:24 2018


Copyright (C) 1994-2017 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2017.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro
OS: Windows 6.1

Hostname: EMEAPC0002

Implementation : synthesis
<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version mapact2017q4p1, Build 003R, Built Apr 11 2018 11:07:45</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1541691422> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1541691422> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1541691422> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 176MB peak: 179MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v:127:31:127:43:@N:MO111:@XP_MSG">coreahblsram_sramctrlif.v(127)</a><!@TM:1541691422> | Tristate driver BUSY (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) on net BUSY (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1541691422> | Tristate driver BUSY_t (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s(verilog)) on net BUSY (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1541691422> | Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v:217:33:217:37:@N:MO111:@XP_MSG">corejtagdebug.v(217)</a><!@TM:1541691422> | Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v:99:34:99:41:@N:MO111:@XP_MSG">miv_rv32ima_l1_ahb.v(99)</a><!@TM:1541691422> | Tristate driver DRV_TDO (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s(verilog)) on net DRV_TDO (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_28672_0_2s_5s_34s_2s(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1541691422> | Tristate driver DRV_TDO_t (in view: work.Mi_V_Processor(verilog)) on net DRV_TDO (in view: work.Mi_V_Processor(verilog)) has its enable tied to GND. 
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_64kbytes\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_sramctrlif.v:127:31:127:43:@N:MO111:@XP_MSG">coreahblsram_sramctrlif.v(127)</a><!@TM:1541691422> | Tristate driver BUSY (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) on net BUSY (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <!@TM:1541691422> | Tristate driver BUSY_t (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s(verilog)) on net BUSY (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_65536s_0s_0s_16_32s_32s(verilog)) has its enable tied to GND. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Removing sequential instance _T_594[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691422> | Removing sequential instance SystemBus._T_2687[5:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691422> | Removing sequential instance SystemBus._T_2793_1 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v:1009:2:1009:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009)</a><!@TM:1541691422> | Removing sequential instance SystemBus._T_2793_0 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2005:27:2005:52:@W:FA239:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2005)</a><!@TM:1541691422> | ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
<font color=#A52A2A>@W:<a href="@W:FA239:@XP_HELP">FA239</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2005:27:2005:52:@W:FA239:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2005)</a><!@TM:1541691422> | ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</font>
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2005:27:2005:52:@N:MO106:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2005)</a><!@TM:1541691422> | Found ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) with 4 words by 3 bits.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:MO160:@XP_MSG">coregpio.v(464)</a><!@TM:1541691422> | Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:MO160:@XP_MSG">coregpio.v(464)</a><!@TM:1541691422> | Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:MO160:@XP_MSG">coregpio.v(464)</a><!@TM:1541691422> | Register bit xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both[1] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:464:0:464:6:@W:MO160:@XP_MSG">coregpio.v(464)</a><!@TM:1541691422> | Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:350:0:350:6:@N:BN362:@XP_MSG">coreahblsram_ahblsramif.v(350)</a><!@TM:1541691422> | Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_64kbytes\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:350:0:350:6:@N:BN362:@XP_MSG">coreahblsram_ahblsramif.v(350)</a><!@TM:1541691422> | Removing sequential instance ahbsram_wdata_usram_d[31:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:454:15:454:44:@W:BN132:@XP_MSG">coregpio.v(454)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_17[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_17[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:454:15:454:44:@W:BN132:@XP_MSG">coregpio.v(454)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_31[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_31[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:454:15:454:44:@W:BN132:@XP_MSG">coregpio.v(454)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_45[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_45[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:454:15:454:44:@W:BN132:@XP_MSG">coregpio.v(454)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:451:0:451:2:@W:BN132:@XP_MSG">coregpio.v(451)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_37[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_37[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:451:0:451:2:@W:BN132:@XP_MSG">coregpio.v(451)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_23[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_23[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:451:0:451:2:@W:BN132:@XP_MSG">coregpio.v(451)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_9[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:451:0:451:2:@W:BN132:@XP_MSG">coregpio.v(451)</a><!@TM:1541691422> | Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_51[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_51[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:BN132:@XP_MSG">coregpio.v(444)</a><!@TM:1541691422> | Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:BN132:@XP_MSG">coregpio.v(444)</a><!@TM:1541691422> | Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:444:0:444:6:@W:BN132:@XP_MSG">coregpio.v(444)</a><!@TM:1541691422> | Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v:424:0:424:6:@W:BN132:@XP_MSG">coregpio.v(424)</a><!@TM:1541691422> | Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 188MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[16] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[17] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[18] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[19] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[20] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[21] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[22] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[23] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@N:BN362:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:229:0:229:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(229)</a><!@TM:1541691422> | Register bit AHB_0.AHB_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.MEMORY2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_masterstage.v:163:0:163:6:@W:MO160:@XP_MSG">coreahblite_masterstage.v(163)</a><!@TM:1541691422> | Register bit AHB_0.AHB_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.MEMORY2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.slavestage_8.masterDataInProg[3] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.slavestage_8.masterDataInProg[2] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_0.AHB_0.matrix4x16.slavestage_8.masterDataInProg[1] (in view: work.MEMORY2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1541691422> | Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1541691422> | Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavearbiter.v:449:4:449:10:@W:MO160:@XP_MSG">coreahblite_slavearbiter.v(449)</a><!@TM:1541691422> | Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ahbcurr_state[2:0] (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:277:0:277:6:@N:MO231:@XP_MSG">coreahblsram_ahblsramif.v(277)</a><!@TM:1541691422> | Found counter in view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog) instance count[4:0] 
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:268:0:268:6:@W:MO160:@XP_MSG">coreahblsram_ahblsramif.v(268)</a><!@TM:1541691422> | Register bit burst_count_reg[4] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:268:0:268:6:@W:MO160:@XP_MSG">coreahblsram_ahblsramif.v(268)</a><!@TM:1541691422> | Register bit burst_count_reg[3] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:268:0:268:6:@W:MO160:@XP_MSG">coreahblsram_ahblsramif.v(268)</a><!@TM:1541691422> | Register bit burst_count_reg[2] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_code\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:268:0:268:6:@W:MO160:@XP_MSG">coreahblsram_ahblsramif.v(268)</a><!@TM:1541691422> | Register bit burst_count_reg[1] (in view view:work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z13(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sramcurr_state[2:0] (in view: work.LSRAM_code_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[11:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 12 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[9:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 10 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[15:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 16 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Queue_3.ram_size[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 7 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[12:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 13 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 2 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Queue_3.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_17.v(255)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Queue_3.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_15.v(277)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_error (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_14.v(277)</a><!@TM:1541691422> | RAM SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address[30:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is 2 words by 31 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater_2.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER_2.saved_address[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[16] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[17] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[18] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[19] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[20] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[21] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[22] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[23] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[24] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[25] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[26] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[27] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[28] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[29] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Repeater_1.saved_address[30] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[26] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[27] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[28] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[29] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v:167:2:167:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_repeater.v(167)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_REPEATER.saved_address[30] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode\[0\][0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.ram_opcode\[0\][1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@W:MO161:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size\[0\][3] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v:195:2:195:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_7.v(195)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_size\[0\][0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[6] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram1_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[6] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param_ram0_[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO161:@XP_HELP">MO161</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@W:MO161:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1541691422> | Register bit error_TLBuffer.Queue_3.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1541691422> | Register bit error_TLBuffer.Queue_3.ram_size\[0\][3] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v:181:2:181:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_queue_26.v(181)</a><!@TM:1541691422> | Register bit error_TLBuffer.Queue_3.ram_size\[0\][0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[27] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[28] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram0_[29] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[27] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[28] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing sequential instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_address_ram1_[29] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 5 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v:277:2:277:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_10.v(277)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_size[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK(verilog)) is 2 words by 2 bits.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1541691422> | Removing sequential instance dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1541691422> | Removing sequential instance dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_address[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1541691422> | Register bit dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_opcode[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1541691422> | Register bit dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1541691422> | Register bit dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_address[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v:308:2:308:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_source.v(308)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_2.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_3.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_4.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_5.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_6.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_7.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_8.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_9.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_10.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_11.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_12.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_13.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_14.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_15.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_27.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Register bit DMCONTROL.reg_28.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine ctrlStateReg[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine release_state[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance flushCounter[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog) instance lrscCount[4:0] 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691422> | RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691422> | RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691422> | RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v:213:2:213:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_data_array.v(213)</a><!@TM:1541691422> | RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Removing sequential instance pstore2_addr[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Removing sequential instance pstore2_addr[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Removing sequential instance pstore1_addr[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Removing sequential instance pstore1_addr[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit probe_bits_address[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit probe_bits_address[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit probe_bits_address[3] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit probe_bits_address[2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit probe_bits_address[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit probe_bits_address[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit s1_req_cmd[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit s1_req_tag[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:3017:2:3017:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(3017)</a><!@TM:1541691422> | Register bit pstore1_cmd[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2071:19:2071:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2071)</a><!@TM:1541691422> | Found 26 by 26 bit equality operator ('==') _T_1289 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:1793:18:1793:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(1793)</a><!@TM:1541691422> | Found 19 by 19 bit equality operator ('==') _T_433 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2167:19:2167:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2167)</a><!@TM:1541691422> | Found 11 by 11 bit equality operator ('==') _T_1571 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v:2196:19:2196:38:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_d_cache_dcache.v(2196)</a><!@TM:1541691422> | Found 11 by 11 bit equality operator ('==') _T_1627 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691422> | RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:481:2:481:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(481)</a><!@TM:1541691422> | RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v:344:18:344:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_i_cache_icache.v(344)</a><!@TM:1541691422> | Found 19 by 19 bit equality operator ('==') _T_239 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog))
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_4_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_4_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_3_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_3_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_2_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_2_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_1_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_1_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_0_pc[1] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Register bit elts_0_pc[0] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:FX107:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Removing sequential instance wb_reg_pc[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Removing sequential instance wb_reg_pc[1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[30] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[29] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[28] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[27] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[26] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[25] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[24] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[23] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[22] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[21] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[20] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[19] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[18] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[17] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[16] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[15] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[14] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[13] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[12] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[11] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[10] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[9] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[8] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[7] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[6] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[5] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit ex_cause[4] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit mem_reg_cause[30] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit mem_reg_cause[29] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit mem_reg_cause[28] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit mem_reg_cause[27] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit mem_reg_cause[26] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:MO160:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Register bit mem_reg_cause[25] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'MO160' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_fpga_mapper.srr -id MO160' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO160} -count unlimited' in the Tcl shell.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_246[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_250[57:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CSR_FILE(verilog) instance _T_237[57:0] 
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:234:18:234:34:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(234)</a><!@TM:1541691422> | Found 32 by 32 bit equality operator ('==') _T_131 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:276:18:276:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(276)</a><!@TM:1541691422> | Found 32 by 32 bit equality operator ('==') _T_186 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:287:18:287:35:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(287)</a><!@TM:1541691422> | Found 32 by 32 bit equality operator ('==') _T_252 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_breakpoint_unit.v:224:17:224:32:@N:MF179:@XP_MSG">miv_rv32ima_l1_ahb_breakpoint_unit.v(224)</a><!@TM:1541691422> | Found 32 by 32 bit equality operator ('==') _T_65 (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT(verilog))
Encoding state machine state[6:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog))
original code -> new code
   000 -> 0000000
   001 -> 0000011
   010 -> 0000101
   011 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:396:2:396:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(396)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_MUL_DIV(verilog) instance count[5:0] 
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v:145:2:145:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_18.v(145)</a><!@TM:1541691422> | RAM ram_sink[1:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_18(verilog)) is 2 words by 2 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[5:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 6 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_19.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_source[4:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 5 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_opcode[0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_data[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 32 bits.
@N:<a href="@N:MF135:@XP_HELP">MF135</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v:299:2:299:8:@N:MF135:@XP_MSG">miv_rv32ima_l1_ahb_queue_20.v(299)</a><!@TM:1541691422> | RAM Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.ram_error (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB(verilog)) is 2 words by 1 bits.
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:474:2:474:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(474)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_82[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:474:2:474:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(474)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_136[9:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v:474:2:474:8:@N:MO231:@XP_MSG">miv_rv32ima_l1_ahb_tl_error_error.v(474)</a><!@TM:1541691422> | Found counter in view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog) instance _T_109[9:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1541691422> | Removing sequential instance c.ram_opcode\[0\][1] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1541691422> | Removing sequential instance c.ram_opcode\[0\][2] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@N:BN362:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1541691422> | Removing sequential instance c.ram_param\[0\][2] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.IO(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.masterDataInProg[3] (in view: work.IO(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.IO(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.IO(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.masterDataInProg[2] (in view: work.IO(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahblite\5.3.101\rtl\vlog\core\coreahblite_slavestage.v:79:4:79:10:@N:BN362:@XP_MSG">coreahblite_slavestage.v(79)</a><!@TM:1541691422> | Removing sequential instance AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_6.masterDataInProg[1] (in view: work.IO(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[12] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[13] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[14] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[15] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:68:4:68:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(68)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:113:4:113:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(113)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.hwdataReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:113:4:113:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(113)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.hwdataReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:113:4:113:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(113)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.hwdataReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:113:4:113:10:@N:BN362:@XP_MSG">coreahbtoapb3_apbaddrdata.v(113)</a><!@TM:1541691422> | Removing sequential instance U_ApbAddrData.hwdataReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_15s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v:265:4:265:10:@W:BN132:@XP_MSG">coreahbtoapb3_ahbtoapbsm.v(265)</a><!@TM:1541691422> | Removing sequential instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:FX107:@XP_MSG">spi_fifo.v(101)</a><!@TM:1541691422> | RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v:101:0:101:6:@W:FX107:@XP_MSG">spi_fifo.v(101)</a><!@TM:1541691422> | RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
Encoding state machine mtx_state[5:0] (in view: CORESPI_LIB.spi_chanctrl_Z6(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0111 -> 001000
   1000 -> 010000
   1001 -> 100000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:823:0:823:6:@N:MO231:@XP_MSG">spi_chanctrl.v(823)</a><!@TM:1541691422> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z6(verilog) instance stxs_bitcnt[4:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v:286:0:286:6:@N:MO231:@XP_MSG">spi_chanctrl.v(286)</a><!@TM:1541691422> | Found counter in view:CORESPI_LIB.spi_chanctrl_Z6(verilog) instance spi_clk_count[7:0] 
Encoding state machine ahbcurr_state[2:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\lsram_64kbytes\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsramif.v:277:0:277:6:@N:MO231:@XP_MSG">coreahblsram_ahblsramif.v(277)</a><!@TM:1541691422> | Found counter in view:work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z9(verilog) instance count[4:0] 
Encoding state machine sramcurr_state[2:0] (in view: work.LSRAM_64kBytes_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_65536s_16_0s_32s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine rx_state[3:0] (in view: work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\coreuart.v:293:0:293:6:@N:MO225:@XP_MSG">coreuart.v(293)</a><!@TM:1541691422> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog)); safe FSM implementation is not required.
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v:145:0:145:6:@N:MO230:@XP_MSG">fifo_256x8_g5.v(145)</a><!@TM:1541691422> | Found up-down counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk3\.rx_fifo.fifo_256x8_g5.counter[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v:145:0:145:6:@N:MO231:@XP_MSG">fifo_256x8_g5.v(145)</a><!@TM:1541691422> | Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk3\.rx_fifo.fifo_256x8_g5.wr_pointer[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v:145:0:145:6:@N:MO231:@XP_MSG">fifo_256x8_g5.v(145)</a><!@TM:1541691422> | Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk3\.rx_fifo.fifo_256x8_g5.rd_pointer[7:0] 
@N:<a href="@N:MO230:@XP_HELP">MO230</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v:145:0:145:6:@N:MO230:@XP_MSG">fifo_256x8_g5.v(145)</a><!@TM:1541691422> | Found up-down counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk2\.tx_fifo.fifo_256x8_g5.counter[7:0]  
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v:145:0:145:6:@N:MO231:@XP_MSG">fifo_256x8_g5.v(145)</a><!@TM:1541691422> | Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk2\.tx_fifo.fifo_256x8_g5.wr_pointer[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\fifo_256x8_g5.v:145:0:145:6:@N:MO231:@XP_MSG">fifo_256x8_g5.v(145)</a><!@TM:1541691422> | Found counter in view:work.UART_UART_0_COREUART_1s_1s_0s_26s_0s_0s(verilog) instance genblk2\.tx_fifo.fifo_256x8_g5.rd_pointer[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\clock_gen.v:283:6:283:12:@N:MO231:@XP_MSG">clock_gen.v(283)</a><!@TM:1541691422> | Found counter in view:work.UART_UART_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[6:0] (in view: work.UART_UART_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 0000001
   00000000000000000000000000000001 -> 0000010
   00000000000000000000000000000010 -> 0000100
   00000000000000000000000000000011 -> 0001000
   00000000000000000000000000000100 -> 0010000
   00000000000000000000000000000101 -> 0100000
   00000000000000000000000000000110 -> 1000000
Encoding state machine rx_state[3:0] (in view: work.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\rx_async.v:286:0:286:6:@N:MO225:@XP_MSG">rx_async.v(286)</a><!@TM:1541691422> | There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_UART_0_Rx_async_0s_1s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\rx_async.v:261:0:261:6:@W:BN132:@XP_MSG">rx_async.v(261)</a><!@TM:1541691422> | Removing instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[2] because it is equivalent to instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Starting factoring (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:07s; Memory used current: 199MB peak: 203MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[13] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[12] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[11] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[9] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[8] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[7] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[6] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[28] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[27] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[26] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[25] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[24] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[23] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[22] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[21] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[20] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[19] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[18] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[17] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[16] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[15] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[14] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[30] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v:3396:2:3396:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_csr_file.v(3396)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[29] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.csr.reg_mcause[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.ex_reg_pc[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.ex_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v:3039:2:3039:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_rocket.v(3039)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.mem_reg_pc[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.mem_reg_pc[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[4] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[4] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.ram_address.SystemBus_TLBuffer.Queue_3.ram_address_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode[0][2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_3.ram_opcode[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_3.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_3.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[0][2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_opcode[0][1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[0][1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v:267:2:267:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_1.v(267)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_param[0][0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_1.ram_sink[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v:179:2:179:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_queue_22.v(179)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.error.c.ram_size[0][3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.error.c.ram_size[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v:324:2:324:8:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_queue_sink_1.v(324)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK._T_36_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.source_extend_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1.sink_extend_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_2.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_1.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.sink_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v:63:3:63:9:@W:BN132:@XP_MSG">miv_rv32ima_l1_ahb_async_reset_reg.v(63)</a><!@TM:1541691422> | Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2.source_valid_sync_0.reg_0.q. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\coreuart.v:263:0:263:6:@W:BN132:@XP_MSG">coreuart.v(263)</a><!@TM:1541691422> | Removing instance IO_0.UART_0.UART_0.uUART.clear_parity_reg0 because it is equivalent to instance IO_0.UART_0.UART_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\uart\uart_0\rtl\vlog\core\coreuart.v:278:0:278:6:@W:BN132:@XP_MSG">coreuart.v(278)</a><!@TM:1541691422> | Removing instance IO_0.UART_0.UART_0.uUART.clear_framing_error_reg because it is equivalent to instance IO_0.UART_0.UART_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:136:4:136:10:@W:BN132:@XP_MSG">coreahbtoapb3_apbaddrdata.v(136)</a><!@TM:1541691422> | Removing instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[23] because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:136:4:136:10:@W:BN132:@XP_MSG">coreahbtoapb3_apbaddrdata.v(136)</a><!@TM:1541691422> | Removing instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[22] because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v:136:4:136:10:@W:BN132:@XP_MSG">coreahbtoapb3_apbaddrdata.v(136)</a><!@TM:1541691422> | Removing instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[21] because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_ApbAddrData.HRDATA[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synlog\TOP_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
Auto Dissolve of LSRAM_64kBytes_0 (inst of view:work.LSRAM_64kBytes(verilog))
Auto Dissolve of MEMORY_0.LSRAM_code_0 (inst of view:work.LSRAM_code(verilog))

Finished factoring (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:19s; Memory used current: 264MB peak: 265MB)

@N:<a href="@N:FF150:@XP_HELP">FF150</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v:284:35:284:53:@N:FF150:@XP_MSG">miv_rv32ima_l1_ahb_mul_div.v(284)</a><!@TM:1541691422> | Multiplier PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.div._T_122[48:0] implemented with multiple MACC_PA blocks using cascade/shift feature.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:24s; Memory used current: 294MB peak: 296MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:24s; Memory used current: 294MB peak: 296MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:30s; Memory used current: 258MB peak: 313MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:39s; CPU Time elapsed 0h:00m:35s; Memory used current: 262MB peak: 313MB)


Finished Early Timing Optimization (Real Time elapsed 0h:01m:00s; CPU Time elapsed 0h:00m:56s; Memory used current: 282MB peak: 313MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:00m:58s; Memory used current: 278MB peak: 313MB)


Finished preparing to map (Real Time elapsed 0h:01m:06s; CPU Time elapsed 0h:01m:03s; Memory used current: 276MB peak: 313MB)


Finished technology mapping (Real Time elapsed 0h:01m:13s; CPU Time elapsed 0h:01m:09s; Memory used current: 285MB peak: 348MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:11s		    -3.14ns		13219 /      5584
   2		0h:01m:12s		    -3.00ns		11850 /      5584
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v:267:2:267:8:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_queue.v(267)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Queue_2.maybe_full (in view: work.TOP(verilog)) with 67 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[22] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:01m:17s		    -2.41ns		11833 /      5586
   4		0h:01m:17s		    -2.08ns		11843 /      5586
   5		0h:01m:17s		    -1.91ns		11843 /      5586
   6		0h:01m:17s		    -1.75ns		11845 /      5586
   7		0h:01m:17s		    -1.61ns		11851 /      5586
   8		0h:01m:17s		    -1.61ns		11853 /      5586
   9		0h:01m:17s		    -1.39ns		11855 /      5586
  10		0h:01m:18s		    -1.22ns		11861 /      5586
  11		0h:01m:18s		    -1.07ns		11861 /      5586
  12		0h:01m:18s		    -1.64ns		11863 /      5586
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v:609:2:609:8:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_shift_queue.v(609)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.fq.valid_0 (in view: work.TOP(verilog)) with 115 loads 3 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2158_0[28] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[30] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[11] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2158_0[31] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[17] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[20] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[18] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[16] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[29] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[13] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[8] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[26] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[23] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[12] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[9] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v:255:2:255:8:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_queue_9.v(255)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._N_5_i (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T[7] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2158_0[6] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 21 LUTs via timing driven replication

@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2160[21] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v:498:19:498:37:@N:FX271:@XP_MSG">miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(498)</a><!@TM:1541691422> | Replicating instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.PeripheryBus._T_2158_0[5] (in view: work.TOP(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication

  13		0h:01m:20s		    -0.89ns		11895 /      5589
  14		0h:01m:20s		    -1.17ns		11898 /      5589

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:25s; Memory used current: 293MB peak: 348MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:26s; Memory used current: 304MB peak: 348MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5701 clock pin(s) of sequential element(s)
0 instances converted, 5701 sequential instances remain driven by gated/generated clocks

=============================================================================== Non-Gated/Non-Generated Clocks ===============================================================================
Clock Tree ID     Driving Element                                            Drive Element Type                   Fanout     Sample Instance                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0@|E:PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.pauselow@|F:@syn_sample_clock_path1==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     UJTAG                                16         PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.pauselow
<a href="@|S:CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160@|E:CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0@|F:@syn_sample_clock_path1==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       CLOCKS_RESETS_0.RCOSC_0.RCOSC_0.I_OSC_160                  clock definition on OSC_RC160MHZ     1          CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0             
==============================================================================================================================================================================================
====================================================================================================================================== Gated/Generated Clocks ======================================================================================================================================
Clock Tree ID     Driving Element                                                         Drive Element Type     Fanout     Sample Instance                                                                  Explanation                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0@|E:CLOCKS_RESETS_0.reset_synchronizer_0.genblk1\.reset_sync_reg[1]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       CLOCKS_RESETS_0.CCC_100MHz_0.CCC_100MHz_0.pll_inst_0                    PLL                    5409       CLOCKS_RESETS_0.reset_synchronizer_0.genblk1\.reset_sync_reg[1]                  Multiple clocks on generating sequential element from nets RCOSC_0_RCOSC_160MHZ_GL, GND
<a href="@|S:PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck@|E:PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dmiReqReg_op[0]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck     CFG4                   292        PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dmiReqReg_op[0]     Clock conversion disabled                                                              
====================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:30s; CPU Time elapsed 0h:01m:27s; Memory used current: 211MB peak: 348MB)

Writing Analyst data base C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\synwork\TOP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:29s; Memory used current: 270MB peak: 348MB)

Writing Verilog Simulation files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1541691422> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1541691422> | Synopsys Constraint File capacitance units using default value of 1pF  
<font color=#A52A2A>@W:<a href="@W:BW150:@XP_HELP">BW150</a> : <!@TM:1541691422> | Cannot forward annotate set_clock_groups command because clock uj_jtag_85|un1_duttck_inferred_clock cannot be found</font> 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:33s; Memory used current: 262MB peak: 348MB)


Start final timing analysis (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:33s; Memory used current: 259MB peak: 348MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\rcosc\rcosc_0\rcosc_rcosc_0_pf_osc.v:13:17:13:26:@W:MT246:@XP_MSG">rcosc_rcosc_0_pf_osc.v(13)</a><!@TM:1541691422> | Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_spi_bridge_eval2_sram\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v:38:53:38:59:@W:MT246:@XP_MSG">init_monitor_init_monitor_0_pf_init_monitor.v(38)</a><!@TM:1541691422> | Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1541691422> | Found clock CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK with period 6.25ns  
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1541691422> | Found clock CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 with period 10.00ns  
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1541691422> | Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.iUDRCK.</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
<a name=pnr10></a># Timing Report written on Thu Nov  8 15:37:01 2018</a>
#


Top view:               TOP
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\designer\TOP\synthesis.fdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1541691422> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1541691422> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary11></a>Performance Summary</a>
*******************


Worst slack in design: -0.235

                                                              Requested     Estimated     Requested     Estimated                Clock                                                              Clock              
Starting Clock                                                Frequency     Frequency     Period        Period        Slack      Type                                                               Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     100.0 MHz     97.7 MHz      10.000        10.235        -0.235     generated (from CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK)     default_clkgroup   
CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK                 160.0 MHz     NA            6.250         NA            NA         declared                                                           default_clkgroup   
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                     100.0 MHz     136.7 MHz     10.000        7.314         1.343      inferred                                                           Inferred_clkgroup_1
System                                                        100.0 MHz     251.5 MHz     10.000        3.976         6.024      system                                                             system_clkgroup    
=======================================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





<a name=clockRelationships12></a>Clock Relationships</a>
*******************

Clocks                                                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                   Ending                                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  |  10.000      6.024   |  No paths    -      |  10.000      7.854  |  No paths    -    
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  |  10.000      -0.235  |  No paths    -      |  No paths    -      |  No paths    -    
CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  System                                                     |  10.000      8.881   |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock                  |  10.000      4.195   |  10.000      8.067  |  5.000       1.994  |  5.000       1.343
=============================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo13></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport14></a>Detailed Report for Clock: CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</a>
====================================



<a name=startingSlack15></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                                             Starting                                                                                         Arrival           
Instance                                                                                                                                                                                     Reference                                                     Type     Pin     Net               Time        Slack 
                                                                                                                                                                                             Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[2]     0.122       -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[3]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[3]     0.171       -0.199
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[1]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[1]     0.122       -0.082
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[0]                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       s2_req_cmd[0]     0.122       -0.016
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_815[0]                                                        CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       _T_815[0]         0.171       0.282 
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.value_1                                                 CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       value_1           0.171       0.285 
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE.value_1     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       value_1           0.171       0.359 
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_815[2]                                                        CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       _T_815[2]         0.171       0.492 
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1._T_815[1]                                                        CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       _T_815[1]         0.171       0.592 
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.SystemBus_TLBuffer.Queue_3.value_1                                                                                                  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     SLE      Q       value_1           0.171       0.745 
================================================================================================================================================================================================================================================================================================================


<a name=endingSlack16></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                             Starting                                                                                                                              Required           
Instance                                                                                                                     Reference                                                     Type        Pin            Net                                          Time         Slack 
                                                                                                                             Clock                                                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      data_arrays_0_0__T_318_addr_pipe_0_0[5]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      data_arrays_0_0__T_318_addr_pipe_0_0[6]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     data_arrays_0_0__T_318_addr_pipe_0_0[7]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     data_arrays_0_0__T_318_addr_pipe_0_0[8]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[12]     data_arrays_0_0__T_318_addr_pipe_0_0[9]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[13]     data_arrays_0_0__T_318_addr_pipe_0_0[10]     9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[8]      data_arrays_0_0__T_318_addr_pipe_0_0[5]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[9]      data_arrays_0_0__T_318_addr_pipe_0_0[6]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[10]     data_arrays_0_0__T_318_addr_pipe_0_0[7]      9.385        -0.235
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_1     CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0     RAM1K20     A_ADDR[11]     data_arrays_0_0__T_318_addr_pipe_0_0[8]      9.385        -0.235
======================================================================================================================================================================================================================================================================================



<a name=worstPaths17></a>Worst Path Information</a>
<a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr:srsfC:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srs:fp:636623:642533:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      9.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.235

    Number of logic level(s):                9
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[8]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -             -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        D             In      -         0.875       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        Y             Out     0.282     1.157       -         
_T_525                                                                                                                           Net         -             -       0.860     -           39        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        D             In      -         2.018       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        Y             Out     0.282     2.300       -         
s2_write                                                                                                                         Net         -             -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        B             In      -         3.062       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        Y             Out     0.170     3.231       -         
_T_700                                                                                                                           Net         -             -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        B             In      -         3.993       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        Y             Out     0.170     4.163       -         
replay_wb_common_a1                                                                                                              Net         -             -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        C             In      -         4.196       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        Y             Out     0.189     4.385       -         
replay_wb_common                                                                                                                 Net         -             -       0.871     -           42        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        B             In      -         5.256       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y             Out     0.170     5.425       -         
core_io_imem_req_valid                                                                                                           Net         -             -       0.867     -           41        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[7]                                  CFG3        C             In      -         6.292       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[7]                                  CFG3        Y             Out     0.251     6.543       -         
_T_260_i_m2_ns[7]                                                                                                                Net         -             -       0.451     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[5]                                   CFG3        C             In      -         6.994       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[5]                                   CFG3        Y             Out     0.251     7.245       -         
_T_291[5]                                                                                                                        Net         -             -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[5]     CFG3        C             In      -         8.307       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[5]     CFG3        Y             Out     0.251     8.558       -         
data_arrays_0_0__T_318_addr_pipe_0_0[5]                                                                                          Net         -             -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K20     A_ADDR[8]     In      -         9.619       -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.235 is 2.753(26.9%) logic and 7.482(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      9.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.235

    Number of logic level(s):                9
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[9]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin           Pin               Arrival     No. of    
Name                                                                                                                             Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q             Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -             -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        D             In      -         0.875       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        Y             Out     0.282     1.157       -         
_T_525                                                                                                                           Net         -             -       0.860     -           39        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        D             In      -         2.018       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        Y             Out     0.282     2.300       -         
s2_write                                                                                                                         Net         -             -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        B             In      -         3.062       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        Y             Out     0.170     3.231       -         
_T_700                                                                                                                           Net         -             -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        B             In      -         3.993       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        Y             Out     0.170     4.163       -         
replay_wb_common_a1                                                                                                              Net         -             -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        C             In      -         4.196       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        Y             Out     0.189     4.385       -         
replay_wb_common                                                                                                                 Net         -             -       0.871     -           42        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        B             In      -         5.256       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y             Out     0.170     5.425       -         
core_io_imem_req_valid                                                                                                           Net         -             -       0.867     -           41        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[8]                                  CFG3        C             In      -         6.292       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[8]                                  CFG3        Y             Out     0.251     6.543       -         
_T_260_i_m2_ns[8]                                                                                                                Net         -             -       0.451     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[6]                                   CFG3        C             In      -         6.994       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[6]                                   CFG3        Y             Out     0.251     7.245       -         
_T_291[6]                                                                                                                        Net         -             -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[6]     CFG3        C             In      -         8.307       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[6]     CFG3        Y             Out     0.251     8.558       -         
data_arrays_0_0__T_318_addr_pipe_0_0[6]                                                                                          Net         -             -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K20     A_ADDR[9]     In      -         9.619       -         
===================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.235 is 2.753(26.9%) logic and 7.482(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      9.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.235

    Number of logic level(s):                9
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[10]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin            Pin               Arrival     No. of    
Name                                                                                                                             Type        Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q              Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -              -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        D              In      -         0.875       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        Y              Out     0.282     1.157       -         
_T_525                                                                                                                           Net         -              -       0.860     -           39        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        D              In      -         2.018       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        Y              Out     0.282     2.300       -         
s2_write                                                                                                                         Net         -              -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        B              In      -         3.062       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        Y              Out     0.170     3.231       -         
_T_700                                                                                                                           Net         -              -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        B              In      -         3.993       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        Y              Out     0.170     4.163       -         
replay_wb_common_a1                                                                                                              Net         -              -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        C              In      -         4.196       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        Y              Out     0.189     4.385       -         
replay_wb_common                                                                                                                 Net         -              -       0.871     -           42        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        B              In      -         5.256       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y              Out     0.170     5.425       -         
core_io_imem_req_valid                                                                                                           Net         -              -       0.867     -           41        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[9]                                  CFG3        C              In      -         6.292       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[9]                                  CFG3        Y              Out     0.251     6.543       -         
_T_260_i_m2_ns[9]                                                                                                                Net         -              -       0.451     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[7]                                   CFG3        C              In      -         6.994       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[7]                                   CFG3        Y              Out     0.251     7.245       -         
_T_291[7]                                                                                                                        Net         -              -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[7]     CFG3        C              In      -         8.307       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[7]     CFG3        Y              Out     0.251     8.558       -         
data_arrays_0_0__T_318_addr_pipe_0_0[7]                                                                                          Net         -              -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K20     A_ADDR[10]     In      -         9.619       -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.235 is 2.753(26.9%) logic and 7.482(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      9.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.235

    Number of logic level(s):                9
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[11]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin            Pin               Arrival     No. of    
Name                                                                                                                             Type        Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q              Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -              -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        D              In      -         0.875       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        Y              Out     0.282     1.157       -         
_T_525                                                                                                                           Net         -              -       0.860     -           39        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        D              In      -         2.018       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        Y              Out     0.282     2.300       -         
s2_write                                                                                                                         Net         -              -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        B              In      -         3.062       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        Y              Out     0.170     3.231       -         
_T_700                                                                                                                           Net         -              -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        B              In      -         3.993       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        Y              Out     0.170     4.163       -         
replay_wb_common_a1                                                                                                              Net         -              -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        C              In      -         4.196       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        Y              Out     0.189     4.385       -         
replay_wb_common                                                                                                                 Net         -              -       0.871     -           42        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        B              In      -         5.256       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y              Out     0.170     5.425       -         
core_io_imem_req_valid                                                                                                           Net         -              -       0.867     -           41        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[10]                                 CFG3        C              In      -         6.292       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[10]                                 CFG3        Y              Out     0.251     6.543       -         
_T_260_i_m2_ns[10]                                                                                                               Net         -              -       0.451     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[8]                                   CFG3        C              In      -         6.994       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[8]                                   CFG3        Y              Out     0.251     7.245       -         
_T_291[8]                                                                                                                        Net         -              -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[8]     CFG3        C              In      -         8.307       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[8]     CFG3        Y              Out     0.251     8.558       -         
data_arrays_0_0__T_318_addr_pipe_0_0[8]                                                                                          Net         -              -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K20     A_ADDR[11]     In      -         9.619       -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.235 is 2.753(26.9%) logic and 7.482(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.615
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.385

    - Propagation time:                      9.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.235

    Number of logic level(s):                9
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0 / A_ADDR[12]
    The start point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin CLK
    The end   point is clocked by            CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 [rising] on pin A_CLK

Instance / Net                                                                                                                               Pin            Pin               Arrival     No. of    
Name                                                                                                                             Type        Name           Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_req_cmd_2[2]                                      SLE         Q              Out     0.122     0.122       -         
s2_req_cmd[2]                                                                                                                    Net         -              -       0.753     -           13        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        D              In      -         0.875       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_525_0_a2                                          CFG4        Y              Out     0.282     1.157       -         
_T_525                                                                                                                           Net         -              -       0.860     -           39        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        D              In      -         2.018       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.s2_write_0_0                                         CFG4        Y              Out     0.282     2.300       -         
s2_write                                                                                                                         Net         -              -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        B              In      -         3.062       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache._T_700                                               CFG4        Y              Out     0.170     3.231       -         
_T_700                                                                                                                           Net         -              -       0.762     -           14        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        B              In      -         3.993       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_a1                                    CFG4        Y              Out     0.170     4.163       -         
replay_wb_common_a1                                                                                                              Net         -              -       0.033     -           1         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        C              In      -         4.196       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.replay_wb_common_1                                     CFG4        Y              Out     0.189     4.385       -         
replay_wb_common                                                                                                                 Net         -              -       0.871     -           42        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        B              In      -         5.256       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.core.bpu.io_imem_req_valid                                  CFG4        Y              Out     0.170     5.425       -         
core_io_imem_req_valid                                                                                                           Net         -              -       0.867     -           41        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[11]                                 CFG3        C              In      -         6.292       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend._T_260_i_m2_ns[11]                                 CFG3        Y              Out     0.251     6.543       -         
_T_260_i_m2_ns[11]                                                                                                               Net         -              -       0.451     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[9]                                   CFG3        C              In      -         6.994       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache._T_291[9]                                   CFG3        Y              Out     0.251     7.245       -         
_T_291[9]                                                                                                                        Net         -              -       1.062     -           5         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[9]     CFG3        C              In      -         8.307       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0__T_318_addr_pipe_0_0[9]     CFG3        Y              Out     0.251     8.558       -         
data_arrays_0_0__T_318_addr_pipe_0_0[9]                                                                                          Net         -              -       1.062     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.frontend.icache.data_arrays_0_0_data_arrays_0_0_0_0         RAM1K20     A_ADDR[12]     In      -         9.619       -         
====================================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.235 is 2.753(26.9%) logic and 7.482(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport18></a>Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock</a>
====================================



<a name=startingSlack19></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                       Starting                                                                                                      Arrival          
Instance                                                                                                                                               Reference                                     Type     Pin     Net                                            Time        Slack
                                                                                                                                                       Clock                                                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[2]     0.171       1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[4]     0.122       1.379
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[3]     0.171       1.447
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       _T_206_sn                                      0.122       1.533
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       JtagTapController_io_output_instruction[1]     0.171       1.563
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]                                       0.122       1.994
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[1]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]                                       0.171       2.071
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[2]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]                                       0.171       2.189
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[3]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]                                       0.171       2.441
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[4]                                                                                      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]                                       0.171       2.618
======================================================================================================================================================================================================================================================================================


<a name=endingSlack20></a>Ending Points with Worst Slack</a>
******************************

                                                                                      Starting                                                                      Required          
Instance                                                                              Reference                                     Type     Pin     Net            Time         Slack
                                                                                      Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_1      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_2      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_3      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_7      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_8      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_9      COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_13     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_16     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_17     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_18     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      EN      regs_25_or     4.909        1.343
======================================================================================================================================================================================



<a name=worstPaths21></a>Worst Path Information</a>
<a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr:srsfC:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srs:fp:683913:686445:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.091
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.909

    - Propagation time:                      3.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.343

    Number of logic level(s):                3
    Starting point:                          PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2] / Q
    Ending point:                            PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_1 / EN
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER.irReg.reg\$[2]     SLE      Q        Out     0.171     0.171       -         
JtagTapController_io_output_instruction[2]                                                                                                             Net      -        -       0.451     -           4         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm._T_204_3                                                                                  CFG4     D        In      -         0.622       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm._T_204_3                                                                                  CFG4     Y        Out     0.293     0.915       -         
_T_204_3                                                                                                                                               Net      -        -       0.781     -           17        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_0_1_sqmuxa_i                                                            CFG3     C        In      -         1.696       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_0_1_sqmuxa_i                                                            CFG3     Y        Out     0.251     1.947       -         
regs_0_1_sqmuxa_i                                                                                                                                      Net      -        -       0.730     -           11        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_25_or                                                                   CFG2     A        In      -         2.677       -         
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_25_or                                                                   CFG2     Y        Out     0.103     2.780       -         
regs_25_or                                                                                                                                             Net      -        -       0.786     -           22        
PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.dtm.dtmInfoChain.regs_1                                                                       SLE      EN       In      -         3.566       -         
=================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 3.657 is 0.909(24.9%) logic and 2.748(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport22></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack23></a>Starting Points with Worst Slack</a>
********************************

                                                           Starting                                                      Arrival          
Instance                                                   Reference     Type      Pin          Net                      Time        Slack
                                                           Clock                                                                          
------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UTDI         JTAG_DEBUG_0_TGT_TDI     0.000       6.024
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRSH        udrsh                    0.000       6.469
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UJTAG_0_UIREG[0]         0.000       6.706
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UJTAG_0_UIREG[2]         0.000       6.737
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UJTAG_0_UIREG[1]         0.000       6.768
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UJTAG_0_UIREG[3]         0.000       6.809
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UJTAG_0_UIREG[4]         0.000       6.819
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRUPD       udrupd                   0.000       6.830
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UJTAG_0_UIREG[6]         0.000       6.854
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UJTAG_0_UDRCAP           0.000       6.886
==========================================================================================================================================


<a name=endingSlack24></a>Ending Points with Worst Slack</a>
******************************

                                                                      Starting                                              Required          
Instance                                                              Reference     Type     Pin     Net                    Time         Slack
                                                                      Clock                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0]     System        SLE      D       state_20[0]            10.000       6.024
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[2]     System        SLE      D       state_20_1_iv_i[2]     10.000       6.591
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[3]     System        SLE      D       state_20[3]            10.000       6.592
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[1]     System        SLE      D       state_20[1]            10.000       6.790
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4]     System        SLE      D       state_20[4]            10.000       6.925
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[3]     System        SLE      D       count_16[3]            10.000       7.245
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.tckgo        System        SLE      D       tckgo_10               10.000       7.253
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[0]     System        SLE      D       count_16[0]            10.000       7.309
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[1]     System        SLE      D       count_16[1]            10.000       7.309
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.count[2]     System        SLE      D       count_16[2]            10.000       7.309
==============================================================================================================================================



<a name=worstPaths25></a>Worst Path Information</a>
<a href="C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srr:srsfC:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SPI_Bridge_eval2_sram\synthesis\TOP.srs:fp:692828:696824:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      3.976
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.024

    Number of logic level(s):                8
    Starting point:                          PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0 / UTDI
    Ending point:                            PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                   Pin      Pin               Arrival     No. of    
Name                                                                                   Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJTAG_0                                 UJTAG     UTDI     Out     0.000     0.000       -         
JTAG_DEBUG_0_TGT_TDI                                                                   Net       -        -       0.666     -           8         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4_RNO          CFG4      C        In      -         0.666       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4_RNO          CFG4      Y        Out     0.251     0.917       -         
countnextzero_m4_1_2                                                                   Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4              CFG4      C        In      -         0.950       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m4              CFG4      Y        Out     0.251     1.201       -         
countnextzero_m4                                                                       Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m6              CFG3      C        In      -         1.234       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.countnextzero_m6              CFG3      Y        Out     0.189     1.423       -         
countnextzero                                                                          Net       -        -       0.587     -           6         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_0_sqmuxa_3              CFG2      A        In      -         2.011       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_0_sqmuxa_3              CFG2      Y        Out     0.103     2.113       -         
state_0_sqmuxa_3                                                                       Net       -        -       0.349     -           3         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_0_sqmuxa_3_RNI5KU42     CFG4      D        In      -         2.462       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_0_sqmuxa_3_RNI5KU42     CFG4      Y        Out     0.282     2.744       -         
un1_state_0_sqmuxa_5_s3                                                                Net       -        -       0.349     -           3         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv_2[0]            CFG4      D        In      -         3.093       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv_2[0]            CFG4      Y        Out     0.282     3.375       -         
state_20_1_iv_2[0]                                                                     Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv_4[0]            CFG4      C        In      -         3.408       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv_4[0]            CFG4      Y        Out     0.251     3.659       -         
state_20_1_iv_4[0]                                                                     Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv[0]              CFG4      C        In      -         3.692       -         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state_20_1_iv[0]              CFG4      Y        Out     0.251     3.943       -         
state_20[0]                                                                            Net       -        -       0.033     -           1         
PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[0]                      SLE       D        In      -         3.976       -         
==================================================================================================================================================
Total path delay (propagation time + setup) of 3.976 is 1.860(46.8%) logic and 2.116(53.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:34s; Memory used current: 260MB peak: 348MB)


Finished timing report (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:34s; Memory used current: 260MB peak: 348MB)

---------------------------------------
<a name=resourceUsage26></a>Resource Usage Report for TOP </a>

Mapping to part: mpf300tfcg1152-1
Cell usage:
AND3            1 use
CLKINT          4 uses
INIT            1 use
INV             8 uses
OR2             32 uses
OR4             320 uses
OSC_RC160MHZ    1 use
PLL             1 use
UJTAG           1 use
CFG1           30 uses
CFG2           1154 uses
CFG3           4123 uses
CFG4           5470 uses

Carry cells:
ARI1            983 uses - used for arithmetic functions
ARI1            152 uses - used for Wide-Mux implementation
Total ARI1      1135 uses


Sequential Cells: 
SLE            5557 uses

DSP Blocks:    2 of 924 (0%)
 MACC_PA:         1 MultAdd
 MACC_PA:         1 Mult

I/O ports: 19
I/O primitives: 14
INBUF          3 uses
OUTBUF         7 uses
TRIBUFF        4 uses


Global Clock Buffers: 4

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 76 of 952 (7%)
Total Block RAMs (RAM64x12) : 8 of 2772 (0%)

Total LUTs:    11912

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 96; LUTs = 96;
RAM1K20  Interface Logic : SLEs = 2736; LUTs = 2736;
MACC_PA     Interface Logic : SLEs = 72; LUTs = 72;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  5557 + 96 + 2736 + 72 = 8461;
Total number of LUTs after P&R:  11912 + 96 + 2736 + 72 = 14816;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:34s; Memory used current: 71MB peak: 348MB)

Process took 0h:01m:38s realtime, 0h:01m:34s cputime
# Thu Nov  8 15:37:02 2018

###########################################################]

</pre></samp></body></html>
