
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1632736                       # Simulator instruction rate (inst/s)
host_mem_usage                              201499716                       # Number of bytes of host memory used
host_op_rate                                  1827013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1785.41                       # Real time elapsed on the host
host_tick_rate                              596980965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2915108627                       # Number of instructions simulated
sim_ops                                    3261973293                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.065858                       # Number of seconds simulated
sim_ticks                                1065857839061                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       141396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        282790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 164933594                       # Number of branches fetched
system.switch_cpus.committedInsts           915108626                       # Number of instructions committed
system.switch_cpus.committedOps            1022029477                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2556014002                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2556014002                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    296131506                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    288850035                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    132066191                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            14796547                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     840310471                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            840310471                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1428334353                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    737212762                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           186212187                       # Number of load instructions
system.switch_cpus.num_mem_refs             319196296                       # number of memory refs
system.switch_cpus.num_store_insts          132984109                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     135177217                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            135177217                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    168550397                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     99147218                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         596841756     58.40%     58.40% # Class of executed instruction
system.switch_cpus.op_class::IntMult         29171592      2.85%     61.25% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.25% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        15137682      1.48%     62.73% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        10012295      0.98%     63.71% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         4120820      0.40%     64.12% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       13653004      1.34%     65.45% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     16430798      1.61%     67.06% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2299381      0.22%     67.28% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       14255749      1.39%     68.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           910160      0.09%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     68.77% # Class of executed instruction
system.switch_cpus.op_class::MemRead        186212187     18.22%     86.99% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       132984109     13.01%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1022029533                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2430056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4860112                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             141358                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        82933                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58460                       # Transaction distribution
system.membus.trans_dist::ReadExReq                39                       # Transaction distribution
system.membus.trans_dist::ReadExResp               39                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        141358                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       212082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       212105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       424187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 424187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     14350208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     14364032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28714240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28714240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            141397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  141397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              141397                       # Request fanout histogram
system.membus.reqLayer0.occupancy           535698336                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           537005756                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1344150126                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2428733                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1311700                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1259756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1323                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1323                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2428733                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7290168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7290168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    468329344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              468329344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          141400                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10615424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2571456                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003993                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2571415    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     41      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2571456                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4076250060                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5066666760                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data      9051264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           9051264                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      5298944                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        5298944                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data        70713                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              70713                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        41398                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             41398                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data      8491999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              8491999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       4971530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             4971530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       4971530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      8491999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            13463529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples     82796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    141339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003089829340                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         4628                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         4628                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             526810                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState             78190                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      70713                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     41398                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   141426                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   82796                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    87                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8090                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8768                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8638                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9468                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9456                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9453                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            11514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9947                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8688                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            7782                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8880                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            8772                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            8178                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            6825                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7676                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             4862                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             4996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             5022                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             5608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             5148                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             5252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             5222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             6732                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             5704                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             5265                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            4640                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            5386                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            5226                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            4900                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            4194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            4612                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.06                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  2982474412                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 706695000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             5632580662                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21101.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39851.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   70736                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  37633                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.05                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.45                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               141426                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               82796                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  70671                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  70668                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  4359                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  4359                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  4630                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  4630                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  4630                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  4630                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  4629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  4629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  4629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  4629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  4629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  4629                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  4628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  4628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  4628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  4628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  4628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  4628                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       115739                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.924624                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.968095                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    19.804536                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127         8756      7.57%      7.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191       106247     91.80%     99.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255          121      0.10%     99.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319          597      0.52%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           14      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       115739                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         4628                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     30.535220                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    28.900210                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.909873                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              4      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            30      0.65%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          141      3.05%      3.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19          343      7.41%     11.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23          573     12.38%     23.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          725     15.67%     39.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          755     16.31%     55.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35          651     14.07%     69.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39          510     11.02%     80.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          392      8.47%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          229      4.95%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          133      2.87%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55           76      1.64%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59           40      0.86%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           14      0.30%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67            5      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            3      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            3      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         4628                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         4628                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.884399                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.877759                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.471160                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             270      5.83%      5.83% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            4355     94.10%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         4628                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM               9045696                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   5568                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                5297216                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                9051264                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             5298944                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        8.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        4.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     8.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     4.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.11                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1065839054652                       # Total gap between requests
system.mem_ctrls0.avgGap                   9506998.02                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data      9045696                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      5297216                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 8486775.317024530843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 4969908.561789763160                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       141426                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks        82796                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data   5632580662                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24529500206062                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     39827.05                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 296264314.77                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           393999480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           209415690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          476580720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         208418940                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     73728182730                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    347199529440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      506353581960                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       475.066715                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 901843771725                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 128422927336                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           432376980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           229813815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          532579740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         223635240                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     79364015550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    342453564960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      507373441245                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       476.023558                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 889440521570                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 140826177491                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data      9047552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           9047552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      5316480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        5316480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        70684                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              70684                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        41535                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             41535                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data      8488517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              8488517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       4987982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             4987982                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       4987982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data      8488517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            13476499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples     83070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    141268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.003153505758                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         4643                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         4643                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             526840                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState             78473                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      70684                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     41535                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   141368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   83070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   100                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8304                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8990                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8656                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9456                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9386                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9754                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            11348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9961                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8742                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            7550                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8666                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            8762                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            8183                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            6924                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7578                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             5044                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             5226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             5154                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             5579                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             5130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             5270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             5338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             6322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             5752                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             5270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            4580                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            5194                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            5304                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            5146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            4212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            4534                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  2981921836                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 706340000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             5630696836                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21108.26                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39858.26                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   70693                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  37763                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.04                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.46                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               141368                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               83070                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  70635                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  70633                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  4380                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  4381                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  4645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  4645                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  4643                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       115866                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.906444                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.946603                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    19.761759                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95         8801      7.60%      7.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159       106311     91.75%     99.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-223          138      0.12%     99.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287          605      0.52%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-351            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-415            9      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       115866                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         4643                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.425587                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    28.840346                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.809397                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            25      0.54%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          138      2.97%      3.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19          339      7.30%     10.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          594     12.79%     23.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          761     16.39%     40.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          739     15.92%     55.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35          659     14.19%     70.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          550     11.85%     81.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          336      7.24%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          232      5.00%     94.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          127      2.74%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55           62      1.34%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59           45      0.97%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           21      0.45%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67            8      0.17%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71            4      0.09%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            2      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         4643                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         4643                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.888219                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.881770                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.464367                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             262      5.64%      5.64% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1      0.02%      5.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            4376     94.25%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         4643                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM               9041152                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   6400                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                5315520                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                9047552                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             5316480                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        8.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        4.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     8.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     4.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.11                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.07                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1065820469379                       # Total gap between requests
system.mem_ctrls1.avgGap                   9497682.83                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      9041152                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      5315520                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 8482512.084317997098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 4987081.583678053692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       141368                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks        83070                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   5630696836                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24590985763682                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     39830.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 296027275.35                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           392957040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           208861620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          473853240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         208758240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     73518056790                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    347376477600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      506316419490                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       475.031848                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 902305576683                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 127961122378                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           434333340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           230849850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          534800280                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         224788860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84137454960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     79717631010                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    342155783520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      507435641820                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       476.081916                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 888663572220                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35591140000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 141603126841                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2288659                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2288659                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2288659                       # number of overall hits
system.l2.overall_hits::total                 2288659                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       141397                       # number of demand (read+write) misses
system.l2.demand_misses::total                 141397                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       141397                       # number of overall misses
system.l2.overall_misses::total                141397                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  12811926765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12811926765                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12811926765                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12811926765                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2430056                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2430056                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2430056                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2430056                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.058187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058187                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.058187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058187                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 90609.608160                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90609.608160                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90609.608160                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90609.608160                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               82933                       # number of writebacks
system.l2.writebacks::total                     82933                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       141397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            141397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       141397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           141397                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11601164751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11601164751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11601164751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11601164751                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.058187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058187                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.058187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.058187                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 82046.753121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82046.753121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 82046.753121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82046.753121                       # average overall mshr miss latency
system.l2.replacements                         141400                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1228767                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1228767                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1228767                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1228767                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1284                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           39                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  39                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      3380619                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3380619                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.029478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.029478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86682.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86682.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             39                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3047729                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3047729                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.029478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.029478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78146.897436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78146.897436                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2287375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2287375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       141358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          141358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12808546146                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12808546146                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2428733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2428733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.058202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90610.691620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90610.691620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       141358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       141358                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11598117022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11598117022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.058202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82047.829072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82047.829072                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    13204357                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    174168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     75.813910                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.856904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10334.563644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 22431.579452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.315386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.684557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31486                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77902680                       # Number of tag accesses
system.l2.tags.data_accesses                 77902680                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    934142160939                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1065857839061                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    915108683                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2915313033                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    915108683                       # number of overall hits
system.cpu.icache.overall_hits::total      2915313033                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          903                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            903                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          903                       # number of overall misses
system.cpu.icache.overall_misses::total           903                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205253                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    915108683                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2915313936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205253                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    915108683                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2915313936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          279                       # number of writebacks
system.cpu.icache.writebacks::total               279                       # number of writebacks
system.cpu.icache.replacements                    279                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    915108683                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2915313033                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          903                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205253                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    915108683                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2915313936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.899901                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2915313936                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               903                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3228476.119601                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.899901                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      113697244407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     113697244407                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    663547831                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    302288307                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        965836138                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    663547831                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    302288307                       # number of overall hits
system.cpu.dcache.overall_hits::total       965836138                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5964630                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2429963                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8394593                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5964630                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2429963                       # number of overall misses
system.cpu.dcache.overall_misses::total       8394593                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  37979550186                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37979550186                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  37979550186                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37979550186                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    669512461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    304718270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    974230731                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    669512461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    304718270                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    974230731                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007974                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007974                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15629.682504                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4524.287263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15629.682504                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4524.287263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4515790                       # number of writebacks
system.cpu.dcache.writebacks::total           4515790                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2429963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2429963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2429963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2429963                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35952961044                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35952961044                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  35952961044                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35952961044                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007974                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002494                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007974                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002494                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14795.682504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14795.682504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14795.682504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14795.682504                       # average overall mshr miss latency
system.cpu.dcache.replacements                8396485                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    387830992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    177497268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       565328260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5295495                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2428640                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7724135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  37962077052                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37962077052                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    393126487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    179925908                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    573052395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013479                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 15631.002146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4914.735055                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2428640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2428640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  35936591292                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35936591292                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013498                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14797.002146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14797.002146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    275716839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    124791039                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      400507878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       669135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       670458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     17473134                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17473134                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    276385974                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    124792362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    401178336                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002421                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13207.206349                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    26.061489                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1323                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     16369752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16369752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12373.206349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12373.206349                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16758098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      8191654                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24949752                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2055                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           93                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2148                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1015812                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1015812                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16760153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      8191747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24951900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000123                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000086                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10922.709677                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total   472.910615                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           93                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           93                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       938250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       938250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10088.709677                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10088.709677                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16760153                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      8191747                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24951900                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16760153                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      8191747                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24951900                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999306                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1024134531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8396741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.968098                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   144.345528                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   111.653778                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.563850                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.436148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32780701733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32780701733                       # Number of data accesses

---------- End Simulation Statistics   ----------
