### HERCULES RUN: STARTED ###
NAC file: arraysum.nac
Generating VHDL package file: arraysum_pkg.vhd
Generating VHDL compound data types package file: arraysum_cdt_pkg.vhd
Generating main.c
Generating main.h
Generating ansic.mk Makefile
Generating NAC export file for procedure arraysum: arraysum_ssa.nac
Generating ANSI C file for procedure arraysum: arraysum_nac.c
Generating dot file for the CDFG of procedure arraysum: arraysum.dot
Generating the dot representation of the CFG for procedure arraysum: arraysum_cfg.dot
Generating dot file for call-graph: arraysum_cg.dot
Generating a plain graph for the CDFG of the current procedure: arraysum_cdfg.txt
Generating the dot representation of the current procedure CFG: arraysum_cfg.dot
Generating RTL VHDL for the current procedure: arraysum.vhd
Generating the VHDL testbench for the root procedure: arraysum_tb.vhd
Generating the Makefile for Modelsim simulation: arraysum.do
Generating the shell script for VHDL simulation: arraysum.sh
Generating the shell script for XST synthesis: arraysum-syn.sh
rm -rf *.o main main.exe
gcc -O2 -o main main.c arraysum_nac.c 
Running main() for benchmark arraysum
Reading C:/Modeltech_xe_starter/tcl/vsim/pref.tcl 

# 6.3c

# do arraysum.do 
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package std_logic_1164_tinyadditions
# -- Compiling package body std_logic_1164_tinyadditions
# -- Loading package std_logic_1164_tinyadditions
# ** Warning: [3] g:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd(117): (vcom-1246) Range 2 to 1 is null.
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package textio
# -- Loading package std_logic_1164
# -- Compiling package std_logic_textio
# -- Compiling package body std_logic_textio
# -- Loading package std_logic_textio
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling package operpack
# -- Compiling package body operpack
# -- Loading package operpack
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package arraysum_cdt_pkg
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package operpack
# -- Loading package arraysum_cdt_pkg
# -- Loading package textio
# -- Loading package std_logic_1164_tinyadditions
# -- Compiling entity arraysum
# -- Compiling architecture fsmd of arraysum
# Model Technology ModelSim XE III vcom 6.3c Compiler 2007.09 Sep 12 2007
# -- Loading package standard
# -- Loading package textio
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package numeric_std
# -- Loading package arraysum_cdt_pkg
# -- Loading package std_logic_1164_tinyadditions
# -- Compiling entity arraysum_tb
# -- Compiling architecture tb_arch of arraysum_tb
# vsim arraysum_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.arraysum_cdt_pkg
# Loading work.std_logic_1164_tinyadditions(body)
# Loading work.arraysum_tb(tb_arch)
# Loading work.operpack(body)
# Loading work.arraysum(fsmd)
# ** Note: sum_reg = 00000000
#    Time: 40 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 00000002
#    Time: 110 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 00000005
#    Time: 200 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 0000000A
#    Time: 310 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 00000011
#    Time: 440 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 0000001C
#    Time: 590 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 00000029
#    Time: 760 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 0000003A
#    Time: 950 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 0000004D
#    Time: 1160 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Note: sum_reg = 00000064
#    Time: 1390 ns  Iteration: 1  Instance: /arraysum_tb/uut
# ** Failure: NONE. End simulation time reached
#    Time: 1400 ns  Iteration: 2  Process: /arraysum_tb/arraysum_bench File: arraysum_tb.vhd
# Break in Process arraysum_bench at arraysum_tb.vhd line 138
This script has been running for 9 seconds.
rm -f *.work *.xst
rm -f *.ngc *.ngd *.bld *.srp *.lso *.prj
rm -f *.map.mrp *.map.ncd *.map.ngm *.mcs *.par.ncd *.par.pad
rm -f *.pcf *.prm *.bgn *.drc
rm -f *.par_pad.csv *.par_pad.txt *.par.par *.par.xpi
rm -f *.bit
rm -f *.vcd *.vvp
rm -f verilog.dump verilog.log
rm -rf _ngo/
rm -rf xst/
> arraysum.work
for a in g:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd g:/hercules/cdfg2hdl/contrib/vhdl/operpack_ieee.vhd arraysum_cdt_pkg.vhd arraysum.vhd; do echo "vhdl work $a" >> arraysum.work; done
> arraysum.xst
echo -n "run -ifn arraysum.work -ifmt mixed -top arraysum -ofn arraysum.ngc" >> arraysum.xst
echo " -ofmt NGC -p xc6vlx75t-ff484-1 -iobuf no -opt_mode Speed -opt_level 1" >> arraysum.xst
c:/Xilinx/12.3/ISE_DS/ISE/bin/nt/xst -ifn arraysum.xst
Release 12.3 - xst M.70d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "arraysum.work"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "arraysum.ngc"
Output Format                      : NGC
Target Device                      : xc6vlx75t-ff484-1

---- Source Options
Top Module Name                    : arraysum

---- Target Options
Add IO Buffers                     : no

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "g:/hercules/cdfg2hdl/contrib/vhdl/std_logic_1164_tinyadditions.vhd" into library work
Parsing package <std_logic_1164_tinyadditions>.
Parsing package body <std_logic_1164_tinyadditions>.
Parsing VHDL file "g:/hercules/cdfg2hdl/contrib/vhdl/operpack_ieee.vhd" into library work
Parsing package <operpack>.
Parsing package body <operpack>.
Parsing VHDL file "\hercules\tests\nac\arraysum\arraysum_cdt_pkg.vhd" into library work
Parsing package <arraysum_cdt_pkg>.
Parsing VHDL file "\hercules\tests\nac\arraysum\arraysum.vhd" into library work
Parsing entity <arraysum>.
Parsing architecture <fsmd> of entity <arraysum>.
ERROR:HDLCompiler:69 - "\hercules\tests\nac\arraysum\arraysum.vhd" Line 147: <to_hstring> is not declared.
ERROR:HDLCompiler:854 - "\hercules\tests\nac\arraysum\arraysum.vhd" Line 26: Unit <fsmd> ignored due to previous errors.
VHDL file \hercules\tests\nac\arraysum\arraysum.vhd ignored due to errors
--> 

Total memory usage is 125048 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

The XST synthesis script has been running for 21 seconds.
### HERCULES RUN: ENDED ###

