
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Wed Sep 27 15:47:00 2023
| Design       : ip_2port_ram
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                             
********************************************************************************************************************************************
                                                                         Clock   Non-clock                                                  
 Clock                    Period       Waveform            Type          Loads       Loads  Sources                                         
--------------------------------------------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared        430           0  {sys_clk}                                       
 DebugCore_JCLK           50.0000      {0.0000 25.0000}    Declared        149           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER} 
 DebugCore_CAPTURE        100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}    
============================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk                        50.0000 MHz    285.4696 MHz        20.0000         3.5030         16.497
 DebugCore_JCLK             20.0000 MHz    151.3088 MHz        50.0000         6.6090         43.391
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.497       0.000              0            876
 DebugCore_JCLK         DebugCore_JCLK              23.574       0.000              0            472
 DebugCore_CAPTURE      DebugCore_JCLK              22.090       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE           45.893       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.260       0.000              0            876
 DebugCore_JCLK         DebugCore_JCLK               0.263       0.000              0            472
 DebugCore_CAPTURE      DebugCore_JCLK              22.560       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE            2.080       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         16.455       0.000              0            306
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.683       0.000              0            306
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.102       0.000              0            430
 DebugCore_JCLK                                     24.102       0.000              0            149
 DebugCore_CAPTURE                                  49.380       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.411       0.000              0            876
 DebugCore_JCLK         DebugCore_JCLK              23.976       0.000              0            472
 DebugCore_CAPTURE      DebugCore_JCLK              22.667       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE           47.459       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.197       0.000              0            876
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            472
 DebugCore_CAPTURE      DebugCore_JCLK              23.877       0.000              0            109
 DebugCore_JCLK         DebugCore_CAPTURE            1.377       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                         17.448       0.000              0            306
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                    clk                          0.503       0.000              0            306
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk                                                 9.282       0.000              0            430
 DebugCore_JCLK                                     24.282       0.000              0            149
 DebugCore_CAPTURE                                  49.504       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.082       4.488         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[1]                tco                   2.351       6.839 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        0.870       7.709         nt_ram_rd_data[1]
 CLMA_154_196/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D

 Data arrival time                                                   7.709         Logic Levels: 0  
                                                                                   Logic: 2.351ns(72.990%), Route: 0.870ns(27.010%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.711      23.594         ntclkbufg_0      
 CLMA_154_196/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK
 clock pessimism                                         0.750      24.344                          
 clock uncertainty                                      -0.050      24.294                          

 Setup time                                             -0.088      24.206                          

 Data required time                                                 24.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.206                          
 Data arrival time                                                   7.709                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.497                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.082       4.488         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[2]                tco                   2.351       6.839 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.841       7.680         nt_ram_rd_data[2]
 CLMA_154_196/M3                                                           f       u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D

 Data arrival time                                                   7.680         Logic Levels: 0  
                                                                                   Logic: 2.351ns(73.653%), Route: 0.841ns(26.347%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.711      23.594         ntclkbufg_0      
 CLMA_154_196/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK
 clock pessimism                                         0.750      24.344                          
 clock uncertainty                                      -0.050      24.294                          

 Setup time                                             -0.088      24.206                          

 Data required time                                                 24.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.206                          
 Data arrival time                                                   7.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.526                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.137  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.601
  Launch Clock Delay      :  4.488
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.082       4.488         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[6]                tco                   2.351       6.839 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]
                                   net (fanout=3)        0.828       7.667         nt_ram_rd_data[6]
 CLMA_146_197/M0                                                           f       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/D

 Data arrival time                                                   7.667         Logic Levels: 0  
                                                                                   Logic: 2.351ns(73.954%), Route: 0.828ns(26.046%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.718      23.601         ntclkbufg_0      
 CLMA_146_197/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/CLK
 clock pessimism                                         0.750      24.351                          
 clock uncertainty                                      -0.050      24.301                          

 Setup time                                             -0.088      24.213                          

 Data required time                                                 24.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.213                          
 Data arrival time                                                   7.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.546                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.114  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.483
  Launch Clock Delay      :  3.619
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.736       3.619         ntclkbufg_0      
 CLMA_138_164/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_164/Q3                   tco                   0.221       3.840 f       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.314       4.154         u_CORES/u_debug_core_0/ram_wadr [1]
 DRM_142_148/ADA0[4]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]

 Data arrival time                                                   4.154         Logic Levels: 0  
                                                                                   Logic: 0.221ns(41.308%), Route: 0.314ns(58.692%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.077       4.483         ntclkbufg_0      
 DRM_142_148/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.750       3.733                          
 clock uncertainty                                       0.000       3.733                          

 Hold time                                               0.161       3.894                          

 Data required time                                                  3.894                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.894                          
 Data arrival time                                                   4.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.120  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.477
  Launch Clock Delay      :  3.607
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.724       3.607         ntclkbufg_0      
 CLMA_138_196/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK

 CLMA_138_196/Q2                   tco                   0.224       3.831 f       u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/Q
                                   net (fanout=1)        0.318       4.149         u_CORES/u_debug_core_0/DATA_ff[0] [3]
 DRM_142_192/DA0[4]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]

 Data arrival time                                                   4.149         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.328%), Route: 0.318ns(58.672%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.071       4.477         ntclkbufg_0      
 DRM_142_192/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.750       3.727                          
 clock uncertainty                                       0.000       3.727                          

 Hold time                                               0.156       3.883                          

 Data required time                                                  3.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.883                          
 Data arrival time                                                   4.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[6]
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.126  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.477
  Launch Clock Delay      :  3.601
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.718       3.601         ntclkbufg_0      
 CLMA_146_197/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK

 CLMA_146_197/Q3                   tco                   0.221       3.822 f       u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/Q
                                   net (fanout=1)        0.334       4.156         u_CORES/u_debug_core_0/DATA_ff[0] [5]
 DRM_142_192/DA0[6]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[6]

 Data arrival time                                                   4.156         Logic Levels: 0  
                                                                                   Logic: 0.221ns(39.820%), Route: 0.334ns(60.180%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.071       4.477         ntclkbufg_0      
 DRM_142_192/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.750       3.727                          
 clock uncertainty                                       0.000       3.727                          

 Hold time                                               0.156       3.883                          

 Data required time                                                  3.883                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.883                          
 Data arrival time                                                   4.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.044
  Launch Clock Delay      :  4.695
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.072       4.695         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_144/Q0                   tco                   0.287       4.982 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.615       5.597         u_CORES/u_jtag_hub/data_ctrl
 CLMS_154_149/C2                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.287ns(31.818%), Route: 0.615ns(68.182%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.750      29.044         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.591                          
 clock uncertainty                                      -0.050      29.541                          

 Setup time                                             -0.370      29.171                          

 Data required time                                                 29.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.171                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.574                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.104  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.044
  Launch Clock Delay      :  4.695
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.072       4.695         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_144/Q0                   tco                   0.287       4.982 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.615       5.597         u_CORES/u_jtag_hub/data_ctrl
 CLMS_154_149/D3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   5.597         Logic Levels: 0  
                                                                                   Logic: 0.287ns(31.818%), Route: 0.615ns(68.182%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.750      29.044         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.591                          
 clock uncertainty                                      -0.050      29.541                          

 Setup time                                             -0.346      29.195                          

 Data required time                                                 29.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.195                          
 Data arrival time                                                   5.597                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.598                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.038
  Launch Clock Delay      :  4.695
  Clock Pessimism Removal :  0.547

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.072       4.695         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_144/Q0                   tco                   0.289       4.984 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.759       5.743         u_CORES/u_jtag_hub/data_ctrl
 CLMA_154_152/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.743         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.576%), Route: 0.759ns(72.424%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294      27.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      27.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.744      29.038         ntclkbufg_1      
 CLMA_154_152/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.547      29.585                          
 clock uncertainty                                      -0.050      29.535                          

 Setup time                                             -0.082      29.453                          

 Data required time                                                 29.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.453                          
 Data arrival time                                                   5.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.335  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.708
  Launch Clock Delay      :  3.936
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.750       3.936         ntclkbufg_1      
 CLMS_122_169/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_122_169/Q2                   tco                   0.224       4.160 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.339       4.499         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9]
 CLMS_126_165/A4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.499         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.787%), Route: 0.339ns(60.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.085       4.708         ntclkbufg_1      
 CLMS_126_165/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.271                          
 clock uncertainty                                       0.000       4.271                          

 Hold time                                              -0.035       4.236                          

 Data required time                                                  4.236                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.236                          
 Data arrival time                                                   4.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.263                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.703
  Launch Clock Delay      :  3.927
  Clock Pessimism Removal :  -0.746

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.741       3.927         ntclkbufg_1      
 CLMA_138_208/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_208/Q0                   tco                   0.222       4.149 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       4.235         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33]
 CLMS_138_209/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.235         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.080       4.703         ntclkbufg_1      
 CLMS_138_209/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.746       3.957                          
 clock uncertainty                                       0.000       3.957                          

 Hold time                                              -0.035       3.922                          

 Data required time                                                  3.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.922                          
 Data arrival time                                                   4.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.712
  Launch Clock Delay      :  3.932
  Clock Pessimism Removal :  -0.437

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186       2.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.746       3.932         ntclkbufg_1      
 CLMS_126_165/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_165/Q1                   tco                   0.224       4.156 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.340       4.496         u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7]
 CLMS_122_169/B1                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.496         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.716%), Route: 0.340ns(60.284%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.089       4.712         ntclkbufg_1      
 CLMS_122_169/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.437       4.275                          
 clock uncertainty                                       0.000       4.275                          

 Hold time                                              -0.106       4.169                          

 Data required time                                                  4.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.169                          
 Data arrival time                                                   4.496                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.917
  Launch Clock Delay      :  2.414
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.414      27.414         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_146_148/Y0                   tco                   0.375      27.789 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.455      28.244         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_146_153/Y1                   td                    0.460      28.704 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=7)        0.417      29.121         u_CORES/u_debug_core_0/_N1564
 CLMA_150_160/Y1                   td                    0.212      29.333 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z
                                   net (fanout=3)        0.778      30.111         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107
 CLMA_150_204/Y2                   td                    0.210      30.321 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z
                                   net (fanout=2)        0.543      30.864         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404
 CLMS_150_205/CECO                 td                    0.184      31.048 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.048         ntR95            
 CLMS_150_209/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  31.048         Logic Levels: 4  
                                                                                   Logic: 1.441ns(39.653%), Route: 2.193ns(60.347%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.731      53.917         ntclkbufg_1      
 CLMS_150_209/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.917                          
 clock uncertainty                                      -0.050      53.867                          

 Setup time                                             -0.729      53.138                          

 Data required time                                                 53.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.138                          
 Data arrival time                                                  31.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.503  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.917
  Launch Clock Delay      :  2.414
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.414      27.414         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_146_148/Y0                   tco                   0.375      27.789 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.455      28.244         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_146_153/Y1                   td                    0.460      28.704 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=7)        0.417      29.121         u_CORES/u_debug_core_0/_N1564
 CLMA_150_160/Y1                   td                    0.212      29.333 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z
                                   net (fanout=3)        0.778      30.111         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107
 CLMA_150_204/Y2                   td                    0.210      30.321 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z
                                   net (fanout=2)        0.543      30.864         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404
 CLMS_150_205/CECO                 td                    0.184      31.048 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      31.048         ntR95            
 CLMS_150_209/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  31.048         Logic Levels: 4  
                                                                                   Logic: 1.441ns(39.653%), Route: 2.193ns(60.347%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.731      53.917         ntclkbufg_1      
 CLMS_150_209/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      53.917                          
 clock uncertainty                                      -0.050      53.867                          

 Setup time                                             -0.729      53.138                          

 Data required time                                                 53.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.138                          
 Data arrival time                                                  31.048                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.537  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.951
  Launch Clock Delay      :  2.414
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.414      27.414         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_146_148/Y0                   tco                   0.375      27.789 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.131      27.920         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_146_148/Y2                   td                    0.478      28.398 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.132      28.530         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_146_148/Y3                   td                    0.287      28.817 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.133      28.950         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_146_148/Y1                   td                    0.288      29.238 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop/Z
                                   net (fanout=2)        0.448      29.686         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1533
 CLMA_138_148/Y0                   td                    0.320      30.006 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.119      30.125         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMA_138_148/Y2                   td                    0.492      30.617 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.405      31.022         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_130_148/Y0                   td                    0.210      31.232 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.119      31.351         u_CORES/u_debug_core_0/u_rd_addr_gen/_N331
 CLMA_130_149/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  31.351         Logic Levels: 6  
                                                                                   Logic: 2.450ns(62.230%), Route: 1.487ns(37.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.186      52.186         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      52.186 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.765      53.951         ntclkbufg_1      
 CLMA_130_149/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      53.951                          
 clock uncertainty                                      -0.050      53.901                          

 Setup time                                             -0.377      53.524                          

 Data required time                                                 53.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.524                          
 Data arrival time                                                  31.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.795  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  1.915
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915      26.915         u_CORES/capt_o   
 CLMS_150_149/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_150_149/Q0                   tco                   0.222      27.137 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.089      27.226         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_150_148/A0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.226         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.087       4.710         ntclkbufg_1      
 CLMA_150_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.710                          
 clock uncertainty                                       0.050       4.760                          

 Hold time                                              -0.094       4.666                          

 Data required time                                                  4.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.666                          
 Data arrival time                                                  27.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.795  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  1.915
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915      26.915         u_CORES/capt_o   
 CLMS_150_149/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMS_150_149/Y2                   tco                   0.284      27.199 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.090      27.289         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_150_148/A4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  27.289         Logic Levels: 0  
                                                                                   Logic: 0.284ns(75.936%), Route: 0.090ns(24.064%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.087       4.710         ntclkbufg_1      
 CLMA_150_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.710                          
 clock uncertainty                                       0.050       4.760                          

 Hold time                                              -0.035       4.725                          

 Data required time                                                  4.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.725                          
 Data arrival time                                                  27.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.564                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.795  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.710
  Launch Clock Delay      :  1.915
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.915      26.915         u_CORES/capt_o   
 CLMS_150_149/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_150_149/Q3                   tco                   0.221      27.136 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.189      27.325         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_150_148/B1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  27.325         Logic Levels: 0  
                                                                                   Logic: 0.221ns(53.902%), Route: 0.189ns(46.098%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.623       2.623         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       2.623 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.087       4.710         ntclkbufg_1      
 CLMA_150_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       4.710                          
 clock uncertainty                                       0.050       4.760                          

 Hold time                                              -0.106       4.654                          

 Data required time                                                  4.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.654                          
 Data arrival time                                                  27.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.671                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.754  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.031
  Launch Clock Delay      :  4.785
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.094      79.785         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q1                   tco                   0.289      80.074 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.397      80.471         u_CORES/conf_sel [0]
 CLMA_146_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  80.471         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.128%), Route: 0.397ns(57.872%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.031     127.031         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.031                          
 clock uncertainty                                      -0.050     126.981                          

 Setup time                                             -0.617     126.364                          

 Data required time                                                126.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.364                          
 Data arrival time                                                  80.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.754  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.031
  Launch Clock Delay      :  4.785
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.094      79.785         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q1                   tco                   0.289      80.074 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.397      80.471         u_CORES/conf_sel [0]
 CLMA_146_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  80.471         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.128%), Route: 0.397ns(57.872%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.031     127.031         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.031                          
 clock uncertainty                                      -0.050     126.981                          

 Setup time                                             -0.617     126.364                          

 Data required time                                                126.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.364                          
 Data arrival time                                                  80.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -2.754  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.031
  Launch Clock Delay      :  4.785
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.691      77.691         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      77.691 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      2.094      79.785         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q1                   tco                   0.289      80.074 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.397      80.471         u_CORES/conf_sel [0]
 CLMA_146_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  80.471         Logic Levels: 0  
                                                                                   Logic: 0.289ns(42.128%), Route: 0.397ns(57.872%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.031     127.031         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.031                          
 clock uncertainty                                      -0.050     126.981                          

 Setup time                                             -0.617     126.364                          

 Data required time                                                126.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.364                          
 Data arrival time                                                  80.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        45.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.414
  Launch Clock Delay      :  4.044
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.750     129.044         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q3                   tco                   0.221     129.265 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255     129.520         u_CORES/id_o [1] 
 CLMA_146_148/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 129.520         Logic Levels: 0  
                                                                                   Logic: 0.221ns(46.429%), Route: 0.255ns(53.571%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.414     127.414         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.414                          
 clock uncertainty                                       0.050     127.464                          

 Hold time                                              -0.024     127.440                          

 Data required time                                                127.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.440                          
 Data arrival time                                                 129.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.414
  Launch Clock Delay      :  4.044
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.750     129.044         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK

 CLMS_154_149/Q0                   tco                   0.222     129.266 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.257     129.523         u_CORES/id_o [2] 
 CLMA_146_148/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 129.523         Logic Levels: 0  
                                                                                   Logic: 0.222ns(46.347%), Route: 0.257ns(53.653%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.414     127.414         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.414                          
 clock uncertainty                                       0.050     127.464                          

 Hold time                                              -0.024     127.440                          

 Data required time                                                127.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.440                          
 Data arrival time                                                 129.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.083                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.630  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.414
  Launch Clock Delay      :  4.044
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.294     127.294         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     127.294 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.750     129.044         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q2                   tco                   0.224     129.268 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.339     129.607         u_CORES/id_o [0] 
 CLMA_146_148/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 129.607         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.787%), Route: 0.339ns(60.213%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       2.414     127.414         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.414                          
 clock uncertainty                                       0.050     127.464                          

 Hold time                                               0.053     127.517                          

 Data required time                                                127.517                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.517                          
 Data arrival time                                                 129.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.647
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.033       4.439         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.289       4.728 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.959       5.687         u_CORES/u_debug_core_0/resetn
 CLMS_138_161/RSCO                 td                    0.147       5.834 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.834         ntR40            
 CLMS_138_165/RSCO                 td                    0.147       5.981 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.981         ntR39            
 CLMS_138_169/RSCO                 td                    0.147       6.128 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.128         ntR38            
 CLMS_138_173/RSCO                 td                    0.147       6.275 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       6.275         ntR37            
 CLMS_138_177/RSCO                 td                    0.147       6.422 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.422         ntR36            
 CLMS_138_181/RSCO                 td                    0.147       6.569 f       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.569         ntR35            
 CLMS_138_185/RSCO                 td                    0.147       6.716 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.716         ntR34            
 CLMS_138_193/RSCO                 td                    0.147       6.863 f       u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.863         ntR33            
 CLMS_138_197/RSCO                 td                    0.147       7.010 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.010         ntR32            
 CLMS_138_201/RSCO                 td                    0.147       7.157 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.157         ntR31            
 CLMS_138_205/RSCO                 td                    0.147       7.304 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.304         ntR30            
 CLMS_138_209/RSCO                 td                    0.147       7.451 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.451         ntR29            
 CLMS_138_213/RSCO                 td                    0.147       7.598 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.598         ntR28            
 CLMS_138_217/RSCO                 td                    0.147       7.745 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.745         ntR27            
 CLMS_138_221/RSCO                 td                    0.147       7.892 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.892         ntR26            
 CLMS_138_225/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS

 Data arrival time                                                   7.892         Logic Levels: 15 
                                                                                   Logic: 2.494ns(72.227%), Route: 0.959ns(27.773%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.764      23.647         ntclkbufg_0      
 CLMS_138_225/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK
 clock pessimism                                         0.750      24.397                          
 clock uncertainty                                      -0.050      24.347                          

 Recovery time                                           0.000      24.347                          

 Data required time                                                 24.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.347                          
 Data arrival time                                                   7.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.647
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.033       4.439         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.289       4.728 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.959       5.687         u_CORES/u_debug_core_0/resetn
 CLMS_138_161/RSCO                 td                    0.147       5.834 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.834         ntR40            
 CLMS_138_165/RSCO                 td                    0.147       5.981 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.981         ntR39            
 CLMS_138_169/RSCO                 td                    0.147       6.128 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.128         ntR38            
 CLMS_138_173/RSCO                 td                    0.147       6.275 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       6.275         ntR37            
 CLMS_138_177/RSCO                 td                    0.147       6.422 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.422         ntR36            
 CLMS_138_181/RSCO                 td                    0.147       6.569 f       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.569         ntR35            
 CLMS_138_185/RSCO                 td                    0.147       6.716 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.716         ntR34            
 CLMS_138_193/RSCO                 td                    0.147       6.863 f       u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.863         ntR33            
 CLMS_138_197/RSCO                 td                    0.147       7.010 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.010         ntR32            
 CLMS_138_201/RSCO                 td                    0.147       7.157 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.157         ntR31            
 CLMS_138_205/RSCO                 td                    0.147       7.304 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.304         ntR30            
 CLMS_138_209/RSCO                 td                    0.147       7.451 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.451         ntR29            
 CLMS_138_213/RSCO                 td                    0.147       7.598 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.598         ntR28            
 CLMS_138_217/RSCO                 td                    0.147       7.745 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.745         ntR27            
 CLMS_138_221/RSCO                 td                    0.147       7.892 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.892         ntR26            
 CLMS_138_225/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS

 Data arrival time                                                   7.892         Logic Levels: 15 
                                                                                   Logic: 2.494ns(72.227%), Route: 0.959ns(27.773%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.764      23.647         ntclkbufg_0      
 CLMS_138_225/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK
 clock pessimism                                         0.750      24.397                          
 clock uncertainty                                      -0.050      24.347                          

 Recovery time                                           0.000      24.347                          

 Data required time                                                 24.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.347                          
 Data arrival time                                                   7.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.647
  Launch Clock Delay      :  4.439
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.033       4.439         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.289       4.728 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.959       5.687         u_CORES/u_debug_core_0/resetn
 CLMS_138_161/RSCO                 td                    0.147       5.834 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.834         ntR40            
 CLMS_138_165/RSCO                 td                    0.147       5.981 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.981         ntR39            
 CLMS_138_169/RSCO                 td                    0.147       6.128 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.128         ntR38            
 CLMS_138_173/RSCO                 td                    0.147       6.275 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       6.275         ntR37            
 CLMS_138_177/RSCO                 td                    0.147       6.422 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.422         ntR36            
 CLMS_138_181/RSCO                 td                    0.147       6.569 f       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.569         ntR35            
 CLMS_138_185/RSCO                 td                    0.147       6.716 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.716         ntR34            
 CLMS_138_193/RSCO                 td                    0.147       6.863 f       u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.863         ntR33            
 CLMS_138_197/RSCO                 td                    0.147       7.010 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.010         ntR32            
 CLMS_138_201/RSCO                 td                    0.147       7.157 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.157         ntR31            
 CLMS_138_205/RSCO                 td                    0.147       7.304 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.304         ntR30            
 CLMS_138_209/RSCO                 td                    0.147       7.451 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.451         ntR29            
 CLMS_138_213/RSCO                 td                    0.147       7.598 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.598         ntR28            
 CLMS_138_217/RSCO                 td                    0.147       7.745 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       7.745         ntR27            
 CLMS_138_221/RSCO                 td                    0.147       7.892 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       7.892         ntR26            
 CLMS_138_225/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.892         Logic Levels: 15 
                                                                                   Logic: 2.494ns(72.227%), Route: 0.959ns(27.773%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      20.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      21.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878      21.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.764      23.647         ntclkbufg_0      
 CLMS_138_225/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.750      24.397                          
 clock uncertainty                                      -0.050      24.347                          

 Recovery time                                           0.000      24.347                          

 Data required time                                                 24.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.347                          
 Data arrival time                                                   7.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_wr/rd_flag/opit_0_inv/CLK
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.488
  Launch Clock Delay      :  3.595
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.712       3.595         ntclkbufg_0      
 CLMA_146_193/CLK                                                          r       u_ram_wr/rd_flag/opit_0_inv/CLK

 CLMA_146_193/Q0                   tco                   0.222       3.817 f       u_ram_wr/rd_flag/opit_0_inv/Q
                                   net (fanout=9)        0.616       4.433         rd_flag          
 DRM_142_212/RSTB[0]                                                       f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTB

 Data arrival time                                                   4.433         Logic Levels: 0  
                                                                                   Logic: 0.222ns(26.492%), Route: 0.616ns(73.508%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.082       4.488         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
 clock pessimism                                        -0.750       3.738                          
 clock uncertainty                                       0.000       3.738                          

 Removal time                                            0.012       3.750                          

 Data required time                                                  3.750                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.750                          
 Data arrival time                                                   4.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.683                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.695       3.578         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.226       3.804 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.492       4.296         u_CORES/u_debug_core_0/resetn
 CLMS_150_161/RSCO                 td                    0.115       4.411 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.411         ntR69            
 CLMS_150_165/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.411         Logic Levels: 1  
                                                                                   Logic: 0.341ns(40.936%), Route: 0.492ns(59.064%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.064       4.470         ntclkbufg_0      
 CLMS_150_165/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.720                          
 clock uncertainty                                       0.000       3.720                          

 Removal time                                            0.000       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   4.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.578
  Clock Pessimism Removal :  -0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.878       1.883         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.883 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.695       3.578         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.226       3.804 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.492       4.296         u_CORES/u_debug_core_0/resetn
 CLMS_150_161/RSCO                 td                    0.115       4.411 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.411         ntR69            
 CLMS_150_165/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.411         Logic Levels: 1  
                                                                                   Logic: 0.341ns(40.936%), Route: 0.492ns(59.064%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.064       4.470         ntclkbufg_0      
 CLMS_150_165/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.750       3.720                          
 clock uncertainty                                       0.000       3.720                          

 Removal time                                            0.000       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   4.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.691                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.082       4.488         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[6]                tco                   2.351       6.839 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]
                                   net (fanout=3)        1.903       8.742         nt_ram_rd_data[6]
 IOL_243_162/DO                    td                    0.139       8.881 f       ram_rd_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       8.881         ram_rd_data_obuf[6]/ntO
 IOBS_244_161/PAD                  td                    3.056      11.937 f       ram_rd_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.050      11.987         ram_rd_data[6]   
 H13                                                                       f       ram_rd_data[6] (port)

 Data arrival time                                                  11.987         Logic Levels: 2  
                                                                                   Logic: 5.546ns(73.957%), Route: 1.953ns(26.043%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.082       4.488         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[1]                tco                   2.351       6.839 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        1.850       8.689         nt_ram_rd_data[1]
 IOL_243_161/DO                    td                    0.139       8.828 f       ram_rd_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       8.828         ram_rd_data_obuf[1]/ntO
 IOBS_244_160/PAD                  td                    3.056      11.884 f       ram_rd_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.050      11.934         ram_rd_data[1]   
 H14                                                                       f       ram_rd_data[1] (port)

 Data arrival time                                                  11.934         Logic Levels: 2  
                                                                                   Logic: 5.546ns(74.483%), Route: 1.900ns(25.517%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.032       2.406         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       2.406 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      2.082       4.488         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[2]                tco                   2.351       6.839 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        1.689       8.528         nt_ram_rd_data[2]
 IOL_243_169/DO                    td                    0.139       8.667 f       ram_rd_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.667         ram_rd_data_obuf[2]/ntO
 IOBS_244_168/PAD                  td                    3.056      11.723 f       ram_rd_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.063      11.786         ram_rd_data[2]   
 K13                                                                       f       ram_rd_data[2] (port)

 Data arrival time                                                  11.786         Logic Levels: 2  
                                                                                   Logic: 5.546ns(75.993%), Route: 1.752ns(24.007%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.629       3.161         nt_sys_rst_n     
 DRM_142_212/RSTA[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   3.161         Logic Levels: 2  
                                                                                   Logic: 1.480ns(46.821%), Route: 1.681ns(53.179%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.785       3.317         nt_sys_rst_n     
 CLMS_150_201/RS                                                           r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.317         Logic Levels: 2  
                                                                                   Logic: 1.480ns(44.619%), Route: 1.837ns(55.381%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.785       3.317         nt_sys_rst_n     
 CLMA_154_200/RS                                                           r       u_ram_wr/ram_wr_data[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.317         Logic Levels: 2  
                                                                                   Logic: 1.480ns(44.619%), Route: 1.837ns(55.381%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_142_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_142_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           Low Pulse Width   DRM_142_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.380      50.000          0.620           Low Pulse Width   CLMS_150_149/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           High Pulse Width  CLMS_150_149/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.380      50.000          0.620           Low Pulse Width   CLMS_150_149/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.248
  Launch Clock Delay      :  2.688
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.108       2.688         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[1]                tco                   1.815       4.503 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        0.574       5.077         nt_ram_rd_data[1]
 CLMA_154_196/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/D

 Data arrival time                                                   5.077         Logic Levels: 0  
                                                                                   Logic: 1.815ns(75.973%), Route: 0.574ns(24.027%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.962      22.248         ntclkbufg_0      
 CLMA_154_196/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK
 clock pessimism                                         0.358      22.606                          
 clock uncertainty                                      -0.050      22.556                          

 Setup time                                             -0.068      22.488                          

 Data required time                                                 22.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.488                          
 Data arrival time                                                   5.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.411                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.082  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.248
  Launch Clock Delay      :  2.688
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.108       2.688         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[2]                tco                   1.815       4.503 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        0.548       5.051         nt_ram_rd_data[2]
 CLMA_154_196/M3                                                           f       u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/D

 Data arrival time                                                   5.051         Logic Levels: 0  
                                                                                   Logic: 1.815ns(76.809%), Route: 0.548ns(23.191%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.962      22.248         ntclkbufg_0      
 CLMA_154_196/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK
 clock pessimism                                         0.358      22.606                          
 clock uncertainty                                      -0.050      22.556                          

 Setup time                                             -0.068      22.488                          

 Data required time                                                 22.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.488                          
 Data arrival time                                                   5.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.437                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.260
  Launch Clock Delay      :  2.688
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.108       2.688         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[4]                tco                   1.815       4.503 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[4]
                                   net (fanout=3)        0.535       5.038         nt_ram_rd_data[4]
 CLMS_134_193/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/D

 Data arrival time                                                   5.038         Logic Levels: 0  
                                                                                   Logic: 1.815ns(77.234%), Route: 0.535ns(22.766%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.974      22.260         ntclkbufg_0      
 CLMS_134_193/CLK                                                          r       u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/CLK
 clock pessimism                                         0.358      22.618                          
 clock uncertainty                                      -0.050      22.568                          

 Setup time                                             -0.068      22.500                          

 Data required time                                                 22.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.500                          
 Data arrival time                                                   5.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.684
  Launch Clock Delay      :  2.269
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.983       2.269         ntclkbufg_0      
 CLMA_138_164/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_164/Q3                   tco                   0.182       2.451 r       u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.199       2.650         u_CORES/u_debug_core_0/ram_wadr [1]
 DRM_142_148/ADA0[4]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/ADA0[4]

 Data arrival time                                                   2.650         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.769%), Route: 0.199ns(52.231%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.104       2.684         ntclkbufg_0      
 DRM_142_148/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.358       2.326                          
 clock uncertainty                                       0.000       2.326                          

 Hold time                                               0.127       2.453                          

 Data required time                                                  2.453                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.453                          
 Data arrival time                                                   2.650                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[12]
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  2.256
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.970       2.256         ntclkbufg_0      
 CLMA_138_176/CLK                                                          r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_176/Q0                   tco                   0.182       2.438 r       u_CORES/u_debug_core_0/ram_wadr[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.214       2.652         u_CORES/u_debug_core_0/ram_wadr [9]
 DRM_142_168/ADA0[12]                                                      r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/ADA0[12]

 Data arrival time                                                   2.652         Logic Levels: 0  
                                                                                   Logic: 0.182ns(45.960%), Route: 0.214ns(54.040%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.082       2.662         ntclkbufg_0      
 DRM_142_168/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1/iGopDrm/CLKA[0]
 clock pessimism                                        -0.358       2.304                          
 clock uncertainty                                       0.000       2.304                          

 Hold time                                               0.127       2.431                          

 Data required time                                                  2.431                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.431                          
 Data arrival time                                                   2.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.680
  Launch Clock Delay      :  2.261
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.975       2.261         ntclkbufg_0      
 CLMA_138_196/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK

 CLMA_138_196/Q2                   tco                   0.180       2.441 f       u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/Q
                                   net (fanout=1)        0.223       2.664         u_CORES/u_debug_core_0/DATA_ff[0] [3]
 DRM_142_192/DA0[4]                                                        f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/DA0[4]

 Data arrival time                                                   2.664         Logic Levels: 0  
                                                                                   Logic: 0.180ns(44.665%), Route: 0.223ns(55.335%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.100       2.680         ntclkbufg_0      
 DRM_142_192/CLKA[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 clock pessimism                                        -0.358       2.322                          
 clock uncertainty                                       0.000       2.322                          

 Hold time                                               0.119       2.441                          

 Data required time                                                  2.441                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.441                          
 Data arrival time                                                   2.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  2.619
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.095       2.619         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_144/Q0                   tco                   0.221       2.840 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.424       3.264         u_CORES/u_jtag_hub/data_ctrl
 CLMS_154_149/C2                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.221ns(34.264%), Route: 0.424ns(65.736%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.554      26.554         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.554 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.993      27.547         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.576                          
 clock uncertainty                                      -0.050      27.526                          

 Setup time                                             -0.286      27.240                          

 Data required time                                                 27.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.240                          
 Data arrival time                                                   3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.976                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.547
  Launch Clock Delay      :  2.619
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.095       2.619         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_144/Q0                   tco                   0.221       2.840 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.424       3.264         u_CORES/u_jtag_hub/data_ctrl
 CLMS_154_149/D3                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   3.264         Logic Levels: 0  
                                                                                   Logic: 0.221ns(34.264%), Route: 0.424ns(65.736%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.554      26.554         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.554 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.993      27.547         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.576                          
 clock uncertainty                                      -0.050      27.526                          

 Setup time                                             -0.267      27.259                          

 Data required time                                                 27.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.259                          
 Data arrival time                                                   3.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.995                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.543
  Launch Clock Delay      :  2.619
  Clock Pessimism Removal :  0.029

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.095       2.619         ntclkbufg_1      
 CLMA_174_144/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_174_144/Q0                   tco                   0.221       2.840 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=9)        0.515       3.355         u_CORES/u_jtag_hub/data_ctrl
 CLMA_154_152/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.355         Logic Levels: 0  
                                                                                   Logic: 0.221ns(30.027%), Route: 0.515ns(69.973%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.554      26.554         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      26.554 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.989      27.543         ntclkbufg_1      
 CLMA_154_152/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.029      27.572                          
 clock uncertainty                                      -0.050      27.522                          

 Setup time                                             -0.058      27.464                          

 Data required time                                                 27.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.464                          
 Data arrival time                                                   3.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.631
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  -0.285

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.343       1.343         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.988       2.331         ntclkbufg_1      
 CLMA_138_208/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_208/Q0                   tco                   0.179       2.510 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.569         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33]
 CLMS_138_209/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.569         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.107       2.631         ntclkbufg_1      
 CLMS_138_209/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.285       2.346                          
 clock uncertainty                                       0.000       2.346                          

 Hold time                                              -0.029       2.317                          

 Data required time                                                  2.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.317                          
 Data arrival time                                                   2.569                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.631
  Launch Clock Delay      :  2.331
  Clock Pessimism Removal :  -0.300

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.343       1.343         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.988       2.331         ntclkbufg_1      
 CLMA_154_148/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK

 CLMA_154_148/Q1                   tco                   0.180       2.511 f       u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.059       2.570         u_CORES/u_jtag_hub/shift_data [2]
 CLMA_154_148/C4                                                           f       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.570         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.107       2.631         ntclkbufg_1      
 CLMA_154_148/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.300       2.331                          
 clock uncertainty                                       0.000       2.331                          

 Hold time                                              -0.028       2.303                          

 Data required time                                                  2.303                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.303                          
 Data arrival time                                                   2.570                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.646
  Launch Clock Delay      :  2.345
  Clock Pessimism Removal :  -0.301

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.343       1.343         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.002       2.345         ntclkbufg_1      
 CLMS_126_157/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_126_157/Q3                   tco                   0.178       2.523 f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.062       2.585         u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1]
 CLMS_126_157/D4                                                           f       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.585         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.122       2.646         ntclkbufg_1      
 CLMS_126_157/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.301       2.345                          
 clock uncertainty                                       0.000       2.345                          

 Hold time                                              -0.028       2.317                          

 Data required time                                                  2.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.317                          
 Data arrival time                                                   2.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.860  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.350
  Launch Clock Delay      :  1.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.490      26.490         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_146_148/Y0                   tco                   0.289      26.779 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.080      26.859         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_146_148/Y2                   td                    0.379      27.238 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/Z
                                   net (fanout=8)        0.076      27.314         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_146_148/Y3                   td                    0.221      27.535 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/Z
                                   net (fanout=13)       0.082      27.617         u_CORES/u_debug_core_0/u_rd_addr_gen/N501
 CLMA_146_148/Y1                   td                    0.224      27.841 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N503_1/gateop/Z
                                   net (fanout=2)        0.287      28.128         u_CORES/u_debug_core_0/u_rd_addr_gen/_N1533
 CLMA_138_148/Y0                   td                    0.264      28.392 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5/gateop_perm/Z
                                   net (fanout=1)        0.067      28.459         u_CORES/u_debug_core_0/u_rd_addr_gen/_N99
 CLMA_138_148/Y2                   td                    0.379      28.838 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_14_3/gateop_perm/Z
                                   net (fanout=8)        0.271      29.109         u_CORES/u_debug_core_0/u_rd_addr_gen/_N103
 CLMA_130_148/Y0                   td                    0.162      29.271 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N487_16[7]/gateop_perm/Z
                                   net (fanout=1)        0.072      29.343         u_CORES/u_debug_core_0/u_rd_addr_gen/_N331
 CLMA_130_149/D3                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  29.343         Logic Levels: 6  
                                                                                   Logic: 1.918ns(67.227%), Route: 0.935ns(32.773%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.343      51.343         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.007      52.350         ntclkbufg_1      
 CLMA_130_149/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.350                          
 clock uncertainty                                      -0.050      52.300                          

 Setup time                                             -0.290      52.010                          

 Data required time                                                 52.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.010                          
 Data arrival time                                                  29.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.667                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.321
  Launch Clock Delay      :  1.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.490      26.490         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_146_148/Y0                   tco                   0.283      26.773 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.286      27.059         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_146_153/Y1                   td                    0.359      27.418 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=7)        0.269      27.687         u_CORES/u_debug_core_0/_N1564
 CLMA_150_160/Y1                   td                    0.151      27.838 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z
                                   net (fanout=3)        0.550      28.388         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107
 CLMA_150_204/Y2                   td                    0.150      28.538 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z
                                   net (fanout=2)        0.348      28.886         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404
 CLMS_150_205/CECO                 td                    0.132      29.018 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      29.018         ntR95            
 CLMS_150_209/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  29.018         Logic Levels: 4  
                                                                                   Logic: 1.075ns(42.524%), Route: 1.453ns(57.476%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.343      51.343         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.978      52.321         ntclkbufg_1      
 CLMS_150_209/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.321                          
 clock uncertainty                                      -0.050      52.271                          

 Setup time                                             -0.576      51.695                          

 Data required time                                                 51.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.695                          
 Data arrival time                                                  29.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.321
  Launch Clock Delay      :  1.490
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.490      26.490         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMA_146_148/Y0                   tco                   0.283      26.773 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=9)        0.286      27.059         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_146_153/Y1                   td                    0.359      27.418 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/gateop_perm/Z
                                   net (fanout=7)        0.269      27.687         u_CORES/u_debug_core_0/_N1564
 CLMA_150_160/Y1                   td                    0.151      27.838 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107/gateop_perm/Z
                                   net (fanout=3)        0.550      28.388         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N107
 CLMA_150_204/Y2                   td                    0.150      28.538 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404_inv/gateop_perm/Z
                                   net (fanout=2)        0.348      28.886         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N404
 CLMS_150_205/CECO                 td                    0.132      29.018 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/CEOUT
                                   net (fanout=2)        0.000      29.018         ntR95            
 CLMS_150_209/CECI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  29.018         Logic Levels: 4  
                                                                                   Logic: 1.075ns(42.524%), Route: 1.453ns(57.476%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.343      51.343         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      51.343 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.978      52.321         ntclkbufg_1      
 CLMS_150_209/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.321                          
 clock uncertainty                                      -0.050      52.271                          

 Setup time                                             -0.576      51.695                          

 Data required time                                                 51.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.695                          
 Data arrival time                                                  29.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.677                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.635
  Launch Clock Delay      :  1.242
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.242      26.242         u_CORES/capt_o   
 CLMS_150_149/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK

 CLMS_150_149/Q0                   tco                   0.179      26.421 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=3)        0.063      26.484         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_150_148/A0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  26.484         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.111       2.635         ntclkbufg_1      
 CLMA_150_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.635                          
 clock uncertainty                                       0.050       2.685                          

 Hold time                                              -0.078       2.607                          

 Data required time                                                  2.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.607                          
 Data arrival time                                                  26.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.635
  Launch Clock Delay      :  1.242
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.242      26.242         u_CORES/capt_o   
 CLMS_150_149/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMS_150_149/Y2                   tco                   0.228      26.470 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.063      26.533         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_150_148/A4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.533         Logic Levels: 0  
                                                                                   Logic: 0.228ns(78.351%), Route: 0.063ns(21.649%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.111       2.635         ntclkbufg_1      
 CLMA_150_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.635                          
 clock uncertainty                                       0.050       2.685                          

 Hold time                                              -0.029       2.656                          

 Data required time                                                  2.656                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.656                          
 Data arrival time                                                  26.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.877                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.393  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.635
  Launch Clock Delay      :  1.242
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.242      26.242         u_CORES/capt_o   
 CLMS_150_149/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_150_149/Q3                   tco                   0.182      26.424 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.126      26.550         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMA_150_148/B1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  26.550         Logic Levels: 0  
                                                                                   Logic: 0.182ns(59.091%), Route: 0.126ns(40.909%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_241_1/TCK                                     0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.524       1.524         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000       1.524 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.111       2.635         ntclkbufg_1      
 CLMA_150_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.635                          
 clock uncertainty                                       0.050       2.685                          

 Hold time                                              -0.084       2.601                          

 Data required time                                                  2.601                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.601                          
 Data arrival time                                                  26.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.315
  Launch Clock Delay      :  2.841
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.724      76.724         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.117      77.841         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q1                   tco                   0.223      78.064 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.266      78.330         u_CORES/conf_sel [0]
 CLMA_146_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                  78.330         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.603%), Route: 0.266ns(54.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.315     126.315         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.315                          
 clock uncertainty                                      -0.050     126.265                          

 Setup time                                             -0.476     125.789                          

 Data required time                                                125.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.789                          
 Data arrival time                                                  78.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.315
  Launch Clock Delay      :  2.841
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.724      76.724         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.117      77.841         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q1                   tco                   0.223      78.064 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.266      78.330         u_CORES/conf_sel [0]
 CLMA_146_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                  78.330         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.603%), Route: 0.266ns(54.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.315     126.315         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.315                          
 clock uncertainty                                      -0.050     126.265                          

 Setup time                                             -0.476     125.789                          

 Data required time                                                125.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.789                          
 Data arrival time                                                  78.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.315
  Launch Clock Delay      :  2.841
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.724      76.724         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000      76.724 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      1.117      77.841         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q1                   tco                   0.223      78.064 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.266      78.330         u_CORES/conf_sel [0]
 CLMA_146_148/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CE

 Data arrival time                                                  78.330         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.603%), Route: 0.266ns(54.397%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.315     126.315         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.315                          
 clock uncertainty                                      -0.050     126.265                          

 Setup time                                             -0.476     125.789                          

 Data required time                                                125.789                          
----------------------------------------------------------------------------------------------------
 Data required time                                                125.789                          
 Data arrival time                                                  78.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.459                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.547
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.554     126.554         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.554 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.993     127.547         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q3                   tco                   0.178     127.725 f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.172     127.897         u_CORES/id_o [1] 
 CLMA_146_148/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 127.897         Logic Levels: 0  
                                                                                   Logic: 0.178ns(50.857%), Route: 0.172ns(49.143%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.490     126.490         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                       0.050     126.540                          

 Hold time                                              -0.020     126.520                          

 Data required time                                                126.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.520                          
 Data arrival time                                                 127.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.377                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.547
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.554     126.554         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.554 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.993     127.547         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/CLK

 CLMS_154_149/Q0                   tco                   0.179     127.726 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.174     127.900         u_CORES/id_o [2] 
 CLMA_146_148/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/D

 Data arrival time                                                 127.900         Logic Levels: 0  
                                                                                   Logic: 0.179ns(50.708%), Route: 0.174ns(49.292%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.490     126.490         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                       0.050     126.540                          

 Hold time                                              -0.020     126.520                          

 Data required time                                                126.520                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.520                          
 Data arrival time                                                 127.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -1.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.490
  Launch Clock Delay      :  2.547
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_241_1/TCK                                     0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.554     126.554         u_CORES/drck_o   
 USCM_56_113/CLK_USCM              td                    0.000     126.554 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=149)      0.993     127.547         ntclkbufg_1      
 CLMS_154_149/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_154_149/Q2                   tco                   0.180     127.727 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236     127.963         u_CORES/id_o [0] 
 CLMA_146_148/AD                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.963         Logic Levels: 0  
                                                                                   Logic: 0.180ns(43.269%), Route: 0.236ns(56.731%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_241_1/CAPTUREDR                               0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=11)       1.490     126.490         u_CORES/capt_o   
 CLMA_146_148/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.490                          
 clock uncertainty                                       0.050     126.540                          

 Hold time                                               0.040     126.580                          

 Data required time                                                126.580                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.580                          
 Data arrival time                                                 127.963                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.647
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.067       2.647         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.223       2.870 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.586       3.456         u_CORES/u_debug_core_0/resetn
 CLMS_138_161/RSCO                 td                    0.113       3.569 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.569         ntR40            
 CLMS_138_165/RSCO                 td                    0.113       3.682 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.682         ntR39            
 CLMS_138_169/RSCO                 td                    0.113       3.795 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.795         ntR38            
 CLMS_138_173/RSCO                 td                    0.113       3.908 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       3.908         ntR37            
 CLMS_138_177/RSCO                 td                    0.113       4.021 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.021         ntR36            
 CLMS_138_181/RSCO                 td                    0.113       4.134 f       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.134         ntR35            
 CLMS_138_185/RSCO                 td                    0.113       4.247 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.247         ntR34            
 CLMS_138_193/RSCO                 td                    0.113       4.360 f       u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.360         ntR33            
 CLMS_138_197/RSCO                 td                    0.113       4.473 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.473         ntR32            
 CLMS_138_201/RSCO                 td                    0.113       4.586 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.586         ntR31            
 CLMS_138_205/RSCO                 td                    0.113       4.699 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.699         ntR30            
 CLMS_138_209/RSCO                 td                    0.113       4.812 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.812         ntR29            
 CLMS_138_213/RSCO                 td                    0.113       4.925 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.925         ntR28            
 CLMS_138_217/RSCO                 td                    0.113       5.038 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.038         ntR27            
 CLMS_138_221/RSCO                 td                    0.113       5.151 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.151         ntR26            
 CLMS_138_225/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/RS

 Data arrival time                                                   5.151         Logic Levels: 15 
                                                                                   Logic: 1.918ns(76.597%), Route: 0.586ns(23.403%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.005      22.291         ntclkbufg_0      
 CLMS_138_225/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/CLK
 clock pessimism                                         0.358      22.649                          
 clock uncertainty                                      -0.050      22.599                          

 Recovery time                                           0.000      22.599                          

 Data required time                                                 22.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.599                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.647
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.067       2.647         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.223       2.870 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.586       3.456         u_CORES/u_debug_core_0/resetn
 CLMS_138_161/RSCO                 td                    0.113       3.569 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.569         ntR40            
 CLMS_138_165/RSCO                 td                    0.113       3.682 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.682         ntR39            
 CLMS_138_169/RSCO                 td                    0.113       3.795 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.795         ntR38            
 CLMS_138_173/RSCO                 td                    0.113       3.908 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       3.908         ntR37            
 CLMS_138_177/RSCO                 td                    0.113       4.021 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.021         ntR36            
 CLMS_138_181/RSCO                 td                    0.113       4.134 f       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.134         ntR35            
 CLMS_138_185/RSCO                 td                    0.113       4.247 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.247         ntR34            
 CLMS_138_193/RSCO                 td                    0.113       4.360 f       u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.360         ntR33            
 CLMS_138_197/RSCO                 td                    0.113       4.473 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.473         ntR32            
 CLMS_138_201/RSCO                 td                    0.113       4.586 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.586         ntR31            
 CLMS_138_205/RSCO                 td                    0.113       4.699 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.699         ntR30            
 CLMS_138_209/RSCO                 td                    0.113       4.812 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.812         ntR29            
 CLMS_138_213/RSCO                 td                    0.113       4.925 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.925         ntR28            
 CLMS_138_217/RSCO                 td                    0.113       5.038 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.038         ntR27            
 CLMS_138_221/RSCO                 td                    0.113       5.151 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.151         ntR26            
 CLMS_138_225/RSCI                                                         f       u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/RS

 Data arrival time                                                   5.151         Logic Levels: 15 
                                                                                   Logic: 1.918ns(76.597%), Route: 0.586ns(23.403%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.005      22.291         ntclkbufg_0      
 CLMS_138_225/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/CLK
 clock pessimism                                         0.358      22.649                          
 clock uncertainty                                      -0.050      22.599                          

 Recovery time                                           0.000      22.599                          

 Data required time                                                 22.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.599                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.647
  Clock Pessimism Removal :  0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.067       2.647         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.223       2.870 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.586       3.456         u_CORES/u_debug_core_0/resetn
 CLMS_138_161/RSCO                 td                    0.113       3.569 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       3.569         ntR40            
 CLMS_138_165/RSCO                 td                    0.113       3.682 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.682         ntR39            
 CLMS_138_169/RSCO                 td                    0.113       3.795 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       3.795         ntR38            
 CLMS_138_173/RSCO                 td                    0.113       3.908 f       u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[10]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       3.908         ntR37            
 CLMS_138_177/RSCO                 td                    0.113       4.021 f       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.021         ntR36            
 CLMS_138_181/RSCO                 td                    0.113       4.134 f       u_CORES/u_debug_core_0/data_start/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.134         ntR35            
 CLMS_138_185/RSCO                 td                    0.113       4.247 f       u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.247         ntR34            
 CLMS_138_193/RSCO                 td                    0.113       4.360 f       u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.360         ntR33            
 CLMS_138_197/RSCO                 td                    0.113       4.473 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.473         ntR32            
 CLMS_138_201/RSCO                 td                    0.113       4.586 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.586         ntR31            
 CLMS_138_205/RSCO                 td                    0.113       4.699 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.699         ntR30            
 CLMS_138_209/RSCO                 td                    0.113       4.812 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.812         ntR29            
 CLMS_138_213/RSCO                 td                    0.113       4.925 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       4.925         ntR28            
 CLMS_138_217/RSCO                 td                    0.113       5.038 f       u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       5.038         ntR27            
 CLMS_138_221/RSCO                 td                    0.113       5.151 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       5.151         ntR26            
 CLMS_138_225/RSCI                                                         f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.151         Logic Levels: 15 
                                                                                   Logic: 1.918ns(76.597%), Route: 0.586ns(23.403%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                20.000      20.000 r                        
 V9                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044      20.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      20.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      20.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470      21.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000      21.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.005      22.291         ntclkbufg_0      
 CLMS_138_225/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.358      22.649                          
 clock uncertainty                                      -0.050      22.599                          

 Recovery time                                           0.000      22.599                          

 Data required time                                                 22.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.599                          
 Data arrival time                                                   5.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.448                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.948       2.234         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.182       2.416 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.310       2.726         u_CORES/u_debug_core_0/resetn
 CLMS_150_161/RSCO                 td                    0.092       2.818 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.818         ntR69            
 CLMS_150_165/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.818         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.918%), Route: 0.310ns(53.082%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.093       2.673         ntclkbufg_0      
 CLMS_150_165/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Removal time                                            0.000       2.315                          

 Data required time                                                  2.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.315                          
 Data arrival time                                                   2.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.948       2.234         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.182       2.416 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.310       2.726         u_CORES/u_debug_core_0/resetn
 CLMS_150_161/RSCO                 td                    0.092       2.818 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.818         ntR69            
 CLMS_150_165/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.818         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.918%), Route: 0.310ns(53.082%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.093       2.673         ntclkbufg_0      
 CLMS_150_165/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Removal time                                            0.000       2.315                          

 Data required time                                                  2.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.315                          
 Data arrival time                                                   2.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS
Path Group  : clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.673
  Launch Clock Delay      :  2.234
  Clock Pessimism Removal :  -0.358

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.470       1.286         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.286 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      0.948       2.234         ntclkbufg_0      
 CLMA_166_176/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_166_176/Q0                   tco                   0.182       2.416 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=92)       0.310       2.726         u_CORES/u_debug_core_0/resetn
 CLMS_150_161/RSCO                 td                    0.092       2.818 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       2.818         ntR69            
 CLMS_150_165/RSCI                                                         f       u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.818         Logic Levels: 1  
                                                                                   Logic: 0.274ns(46.918%), Route: 0.310ns(53.082%)
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.093       2.673         ntclkbufg_0      
 CLMS_150_165/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.358       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Removal time                                            0.000       2.315                          

 Data required time                                                  2.315                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.315                          
 Data arrival time                                                   2.818                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.108       2.688         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[6]                tco                   1.815       4.503 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[6]
                                   net (fanout=3)        1.294       5.797         nt_ram_rd_data[6]
 IOL_243_162/DO                    td                    0.106       5.903 f       ram_rd_data_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       5.903         ram_rd_data_obuf[6]/ntO
 IOBS_244_161/PAD                  td                    2.358       8.261 f       ram_rd_data_obuf[6]/opit_0/O
                                   net (fanout=1)        0.050       8.311         ram_rd_data[6]   
 H13                                                                       f       ram_rd_data[6] (port)

 Data arrival time                                                   8.311         Logic Levels: 2  
                                                                                   Logic: 4.279ns(76.098%), Route: 1.344ns(23.902%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[1] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.108       2.688         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[1]                tco                   1.815       4.503 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[1]
                                   net (fanout=3)        1.276       5.779         nt_ram_rd_data[1]
 IOL_243_161/DO                    td                    0.106       5.885 f       ram_rd_data_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       5.885         ram_rd_data_obuf[1]/ntO
 IOBS_244_160/PAD                  td                    2.358       8.243 f       ram_rd_data_obuf[1]/opit_0/O
                                   net (fanout=1)        0.050       8.293         ram_rd_data[1]   
 H14                                                                       f       ram_rd_data[1] (port)

 Data arrival time                                                   8.293         Logic Levels: 2  
                                                                                   Logic: 4.279ns(76.343%), Route: 1.326ns(23.657%)
====================================================================================================

====================================================================================================

Startpoint  : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB
Endpoint    : ram_rd_data[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk (rising edge)                                 0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.510       1.580         _N0              
 USCM_56_112/CLK_USCM              td                    0.000       1.580 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=430)      1.108       2.688         ntclkbufg_0      
 DRM_142_212/CLKB[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB

 DRM_142_212/QA0[2]                tco                   1.815       4.503 f       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]
                                   net (fanout=3)        1.155       5.658         nt_ram_rd_data[2]
 IOL_243_169/DO                    td                    0.106       5.764 f       ram_rd_data_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       5.764         ram_rd_data_obuf[2]/ntO
 IOBS_244_168/PAD                  td                    2.358       8.122 f       ram_rd_data_obuf[2]/opit_0/O
                                   net (fanout=1)        0.063       8.185         ram_rd_data[2]   
 K13                                                                       f       ram_rd_data[2] (port)

 Data arrival time                                                   8.185         Logic Levels: 2  
                                                                                   Logic: 4.279ns(77.842%), Route: 1.218ns(22.158%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.049       2.416         nt_sys_rst_n     
 DRM_142_212/RSTA[0]                                                       r       u_ram_2port/U_ipml_sdpram_ram_2port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/RSTA

 Data arrival time                                                   2.416         Logic Levels: 2  
                                                                                   Logic: 1.315ns(54.429%), Route: 1.101ns(45.571%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.149       2.516         nt_sys_rst_n     
 CLMS_150_201/RS                                                           r       u_ram_wr/ram_wr_addr[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.516         Logic Levels: 2  
                                                                                   Logic: 1.315ns(52.266%), Route: 1.201ns(47.734%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_ram_wr/ram_wr_en/opit_0_inv/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=14)       1.149       2.516         nt_sys_rst_n     
 CLMS_150_201/RS                                                           r       u_ram_wr/ram_wr_en/opit_0_inv/RS

 Data arrival time                                                   2.516         Logic Levels: 2  
                                                                                   Logic: 1.315ns(52.266%), Route: 1.201ns(47.734%)
====================================================================================================

{clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_142_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_192/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_142_128/CLKA[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.282      25.000          0.718           Low Pulse Width   DRM_142_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_192/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.282      25.000          0.718           High Pulse Width  DRM_142_128/CLKB[0]     u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.504      50.000          0.496           Low Pulse Width   CLMS_150_149/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           High Pulse Width  CLMS_150_149/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/CLK
 49.504      50.000          0.496           Low Pulse Width   CLMS_150_149/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | E:/PDS/ip_2port_ram/prj/place_route/ip_2port_ram_pnr.adf       
| Output     | E:/PDS/ip_2port_ram/prj/report_timing/ip_2port_ram_rtp.adf     
|            | E:/PDS/ip_2port_ram/prj/report_timing/ip_2port_ram.rtr         
|            | E:/PDS/ip_2port_ram/prj/report_timing/rtr.db                   
+------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 837 MB
Total CPU time to report_timing completion : 0h:0m:5s
Process Total CPU time to report_timing completion : 0h:0m:5s
Total real time to report_timing completion : 0h:0m:7s
