ARM 2+2W+dsb+dmb
"DSBdWW Wse DMBdWW Wse"
Cycle=Wse DMBdWW Wse DSBdWW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
{
%x0=x; %y0=y;
%y1=y; %x1=x;
}
 P0            | P1            ;
 MOV R0, #2    | MOV R0, #2    ;
 STR R0, [%x0] | STR R0, [%y1] ;
 DSB           | DMB           ;
 MOV R1, #1    | MOV R1, #1    ;
 STR R1, [%y0] | STR R1, [%x1] ;
exists
(x=2 /\ y=2)
