Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 21 15:24:32 2020
| Host         : LAPTOP-R679SJHJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.205        0.000                      0                 5482        0.036        0.000                      0                 5482        9.020        0.000                       0                  2288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         11.205        0.000                      0                 4900        0.036        0.000                      0                 4900        9.020        0.000                       0                  2288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.654        0.000                      0                  582        1.048        0.000                      0                  582  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[16]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.205ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.939ns (23.840%)  route 6.194ns (76.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.350     6.756    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.880 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[5]_INST_0/O
                         net (fo=7, routed)           1.024     7.905    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.154     8.059 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.162    10.221    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X19Y35         LUT4 (Prop_lut4_I0_O)        0.327    10.548 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.659    11.206    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.495    22.688    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y35         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.205    22.411    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                 11.205    

Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 1.905ns (23.771%)  route 6.109ns (76.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.360     6.766    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.890 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=7, routed)           0.521     7.412    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.120     7.532 r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.606    10.138    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X26Y36         LUT4 (Prop_lut4_I0_O)        0.327    10.465 r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.622    11.087    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.494    22.687    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y36         FDRE                                         r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X26Y36         FDRE (Setup_fdre_C_CE)      -0.205    22.309    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                 11.223    

Slack (MET) :             11.223ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 1.905ns (23.771%)  route 6.109ns (76.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           2.360     6.766    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y25          LUT5 (Prop_lut5_I4_O)        0.124     6.890 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[4]_INST_0/O
                         net (fo=7, routed)           0.521     7.412    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.120     7.532 r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          2.606    10.138    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X26Y36         LUT4 (Prop_lut4_I0_O)        0.327    10.465 r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.622    11.087    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.494    22.687    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y36         FDRE                                         r  design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X26Y36         FDRE (Setup_fdre_C_CE)      -0.205    22.309    design_1_i/ax_pwm_4/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         22.309    
                         arrival time                         -11.087    
  -------------------------------------------------------------------
                         slack                                 11.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.227ns (58.029%)  route 0.164ns (41.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.553     0.894    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y31         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=1, routed)           0.164     1.186    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2[14]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.099     1.285 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X21Y32         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.822     1.192    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.091     1.249    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.227ns (57.527%)  route 0.168ns (42.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.558     0.899    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y39         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q
                         net (fo=2, routed)           0.168     1.194    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg0[28]
    SLICE_X21Y40         LUT6 (Prop_lut6_I1_O)        0.099     1.293 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X21Y40         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.829     1.199    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y40         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.092     1.257    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.227ns (56.925%)  route 0.172ns (43.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.554     0.895    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y32         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1_reg[9]/Q
                         net (fo=2, routed)           0.172     1.194    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg1[9]
    SLICE_X21Y32         LUT6 (Prop_lut6_I0_O)        0.099     1.293 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     1.293    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X21Y32         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.822     1.192    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y32         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.092     1.250    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.424%)  route 0.197ns (48.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.559     0.900    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y41         FDRE                                         r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q
                         net (fo=1, routed)           0.197     1.261    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[25]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.306 r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.306    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X23Y41         FDRE                                         r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.827     1.197    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y41         FDRE                                         r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.091     1.254    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.348%)  route 0.233ns (58.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.233     1.321    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[26]
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.071     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.287%)  route 0.234ns (55.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.559     0.900    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y42         FDRE                                         r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.234     1.274    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg2[27]
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.319 r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X23Y41         FDRE                                         r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.827     1.197    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y41         FDRE                                         r  design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.092     1.255    design_1_i/ax_pwm_2/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.362%)  route 0.228ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.228     1.301    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[27]
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.023     1.218    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.169%)  route 0.104ns (44.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.104     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.852     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.071    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.312%)  route 0.242ns (53.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.559     0.900    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y40         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3_reg[26]/Q
                         net (fo=1, routed)           0.242     1.306    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/slv_reg3[26]
    SLICE_X25Y40         LUT6 (Prop_lut6_I2_O)        0.045     1.351 r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X25Y40         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.827     1.197    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y40         FDRE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X25Y40         FDRE (Hold_fdre_C_D)         0.091     1.254    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.758%)  route 0.174ns (55.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.174     1.240    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y23   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X17Y29   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X16Y32   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[10]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X16Y32   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[11]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X16Y32   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[12]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X16Y31   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[13]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X17Y32   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[14]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X16Y31   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[15]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X17Y33   design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y36    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y34    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y22   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y22   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y48    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.654ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[21]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.116    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[21]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[22]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.116    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[22]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.116    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[25]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[28]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.116    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[28]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.116    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[29]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.654ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[30]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.116    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[30]
  -------------------------------------------------------------------
                         required time                         22.116    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.654    

Slack (MET) :             13.698ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X10Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X10Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X10Y34         FDCE (Recov_fdce_C_CLR)     -0.361    22.160    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[16]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.698    

Slack (MET) :             13.698ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X10Y34         FDCE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X10Y34         FDCE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[31]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X10Y34         FDCE (Recov_fdce_C_CLR)     -0.361    22.160    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[31]
  -------------------------------------------------------------------
                         required time                         22.160    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.698    

Slack (MET) :             13.700ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDPE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDPE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    22.162    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.700    

Slack (MET) :             13.700ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.498ns  (logic 0.642ns (11.677%)  route 4.856ns (88.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.656     2.964    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          1.837     5.319    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X7Y25          LUT1 (Prop_lut1_I0_O)        0.124     5.443 f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         3.019     8.462    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X11Y34         FDPE                                         f  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        1.501    22.694    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X11Y34         FDPE                                         r  design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]/C
                         clock pessimism              0.130    22.823    
                         clock uncertainty           -0.302    22.521    
    SLICE_X11Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    22.162    design_1_i/ax_pwm_3/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[25]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 13.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.119%)  route 1.012ns (82.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.465     1.521    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X16Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.566 f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.547     2.112    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X18Y29         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.820     1.190    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X18Y29         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.119%)  route 1.012ns (82.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.465     1.521    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X16Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.566 f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.547     2.112    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X18Y29         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.820     1.190    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X18Y29         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[1]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.119%)  route 1.012ns (82.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.465     1.521    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X16Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.566 f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.547     2.112    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X18Y29         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.820     1.190    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X18Y29         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[2]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.119%)  route 1.012ns (82.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.465     1.521    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X16Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.566 f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.547     2.112    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X18Y29         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.820     1.190    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X18Y29         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[5]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.209ns (17.119%)  route 1.012ns (82.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.465     1.521    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X16Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.566 f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.547     2.112    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X18Y29         FDCE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.820     1.190    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X18Y29         FDCE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[7]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X18Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.209ns (16.433%)  route 1.063ns (83.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.458     1.513    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.558 f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.605     2.163    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X20Y33         FDPE                                         f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.823     1.193    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X20Y33         FDPE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y33         FDPE (Remov_fdpe_C_PRE)     -0.071     1.088    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.209ns (16.433%)  route 1.063ns (83.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.458     1.513    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.558 f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.605     2.163    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X20Y33         FDPE                                         f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.823     1.193    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X20Y33         FDPE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X20Y33         FDPE (Remov_fdpe_C_PRE)     -0.071     1.088    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.209ns (16.433%)  route 1.063ns (83.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.458     1.513    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.558 f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.605     2.163    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X21Y33         FDCE                                         f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.823     1.193    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X21Y33         FDCE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[18]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.209ns (16.433%)  route 1.063ns (83.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.458     1.513    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X22Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.558 f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.605     2.163    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X21Y33         FDCE                                         f  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.823     1.193    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X21Y33         FDCE                                         r  design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.067    design_1_i/ax_pwm_5/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/period_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.209ns (16.168%)  route 1.084ns (83.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.551     0.891    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y23         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10, routed)          0.465     1.521    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aresetn
    SLICE_X16Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.566 f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/pwm_r_i_1/O
                         net (fo=267, routed)         0.619     2.184    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/clear
    SLICE_X17Y28         FDPE                                         f  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2288, routed)        0.819     1.189    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/s00_axi_aclk
    SLICE_X17Y28         FDPE                                         r  design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[1]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X17Y28         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    design_1_i/ax_pwm_0/inst/ax_pwm_v1_0_S00_AXI_inst/ax_pwm_m0/duty_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  1.124    





