$date
	Tue Sep 30 15:55:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 32 ! out [31:0] $end
$var parameter 32 " ADDRESS_BITS $end
$var parameter 32 # BITS_PER_WORD $end
$var reg 7 $ address [6:0] $end
$var reg 1 % clk $end
$var reg 32 & in [31:0] $end
$var reg 1 ' reset $end
$var reg 1 ( write_RAM $end
$scope module uut $end
$var wire 7 ) address [6:0] $end
$var wire 1 % clk $end
$var wire 32 * in [31:0] $end
$var wire 1 ' reset $end
$var wire 1 ( write_RAM $end
$var parameter 32 + ADDRESS_BITS $end
$var parameter 32 , BITS_PER_WORD $end
$var reg 32 - out [31:0] $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 ,
b111 +
b100000 #
b111 "
$end
#0
$dumpvars
bx .
bx -
b0 *
b0 )
0(
0'
b0 &
0%
b0 $
bx !
$end
#5
1%
#10
0%
b101100 &
b101100 *
b100 $
b100 )
1(
#15
1%
#20
0%
b0 &
b0 *
0(
#25
b101100 !
b101100 -
1%
#30
0%
b111 &
b111 *
b10 $
b10 )
1(
#35
bx !
bx -
1%
#40
0%
b0 &
b0 *
0(
#45
b111 !
b111 -
1%
#50
0%
1'
#55
b0 !
b0 -
b10000000 .
1%
#60
0%
0'
#65
1%
#70
0%
