# do sap_1.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sap_1
# 
# Top level modules:
# 	sap_1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sap_1_vlg_sample_tst
# -- Compiling module sap_1_vlg_check_tst
# -- Compiling module sap_1_vlg_vec_tst
# 
# Top level modules:
# 	sap_1_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.sap_1_vlg_vec_tst 
# Loading work.sap_1_vlg_vec_tst
# Loading work.sap_1
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading work.sap_1_vlg_sample_tst
# Loading work.sap_1_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# ERROR! Vector Mismatch for output port ac_out[0] :: @time = 400000.000 ps
#      Expected value = 00000000
#      Real value = 00000011
# ERROR! Vector Mismatch for output port ac_out[1] :: @time = 400000.000 ps
#      Expected value = 00000000
#      Real value = 00000011
# ERROR! Vector Mismatch for output port ar_out[0] :: @time = 400000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port dr_out[0] :: @time = 400000.000 ps
#      Expected value = 00000000
#      Real value = 00101111
# ERROR! Vector Mismatch for output port dr_out[1] :: @time = 400000.000 ps
#      Expected value = 00000000
#      Real value = 00101111
# ERROR! Vector Mismatch for output port dr_out[2] :: @time = 400000.000 ps
#      Expected value = 00000000
#      Real value = 00101111
# ERROR! Vector Mismatch for output port dr_out[3] :: @time = 400000.000 ps
#      Expected value = 00000000
#      Real value = 00101111
# ERROR! Vector Mismatch for output port dr_out[5] :: @time = 400000.000 ps
#      Expected value = 00000000
#      Real value = 00101111
# ERROR! Vector Mismatch for output port pc_out[0] :: @time = 400000.000 ps
#      Expected value = 0000
#      Real value = 0001
# ERROR! Vector Mismatch for output port ar_out[1] :: @time = 410000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port ar_out[2] :: @time = 410000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port ar_out[3] :: @time = 410000.000 ps
#      Expected value = 0000
#      Real value = 1111
# ERROR! Vector Mismatch for output port pc_out[1] :: @time = 410000.000 ps
#      Expected value = 0000
#      Real value = 0010
# ERROR! Vector Mismatch for output port ac_out[2] :: @time = 430000.000 ps
#      Expected value = 00000000
#      Real value = 00000100
# ERROR! Vector Mismatch for output port dr_out[4] :: @time = 430000.000 ps
#      Expected value = 00000000
#      Real value = 01110100
# ERROR! Vector Mismatch for output port dr_out[6] :: @time = 430000.000 ps
#      Expected value = 00000000
#      Real value = 01110100
# ERROR! Vector Mismatch for output port pc_out[2] :: @time = 470000.000 ps
#      Expected value = 0000
#      Real value = 0100
# ERROR! Vector Mismatch for output port dr_out[7] :: @time = 480000.000 ps
#      Expected value = 00000000
#      Real value = 11100000
# ERROR! Vector Mismatch for output port ac_out[3] :: @time = 910000.000 ps
#      Expected value = 00000000
#      Real value = 00001000
# ERROR! Vector Mismatch for output port ac_out[4] :: @time = 1870000.000 ps
#      Expected value = 00000000
#      Real value = 00010000
# ERROR! Vector Mismatch for output port ac_out[5] :: @time = 3790000.000 ps
#      Expected value = 00000000
#      Real value = 00100000
# ERROR! Vector Mismatch for output port ac_out[6] :: @time = 7630000.000 ps
#      Expected value = 00000000
#      Real value = 01000000
# ERROR! Vector Mismatch for output port ac_out[7] :: @time = 15310000.000 ps
#      Expected value = 00000000
#      Real value = 10000000
# ERROR! Vector Mismatch for output port cf_out :: @time = 30680000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port pc_out[3] :: @time = 30800000.000 ps
#      Expected value = 0000
#      Real value = 1000
# ERROR! Vector Mismatch for output port zf_out :: @time = 61340000.000 ps
#      Expected value = 0
#      Real value = 1
#          26 mismatched vectors : Simulation failed !
# ** Note: $finish    : sap_1.vt(695)
#    Time: 80 us  Iteration: 0  Instance: /sap_1_vlg_vec_tst/tb_out
