

================================================================
== Vitis HLS Report for 'aes_invRound'
================================================================
* Date:           Wed Apr 17 16:02:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|      117|  0.810 us|  1.170 us|   81|  117|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104   |aes_invRound_Pipeline_VITIS_LOOP_507_1   |       19|       19|   0.190 us|   0.190 us|   19|   19|       no|
        |grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112    |aes_invRound_Pipeline_invShiftRowLoop    |        2|        5|  20.000 ns|  50.000 ns|    2|    5|       no|
        |grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127   |aes_invRound_Pipeline_VITIS_LOOP_308_1   |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135  |aes_invRound_Pipeline_invMixColumnsLoop  |       30|       30|   0.300 us|   0.300 us|   30|   30|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_515_1  |        8|       44|    2 ~ 11|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     193|    720|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    293|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     260|   1053|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127   |aes_invRound_Pipeline_VITIS_LOOP_308_1   |        0|   0|   12|   69|    0|
    |grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104   |aes_invRound_Pipeline_VITIS_LOOP_507_1   |        1|   0|   18|   61|    0|
    |grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135  |aes_invRound_Pipeline_invMixColumnsLoop  |        0|   0|  126|  507|    0|
    |grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112    |aes_invRound_Pipeline_invShiftRowLoop    |        0|   0|   37|   83|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        1|   0|  193|  720|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |i_17_fu_159_p2               |         +|   0|  0|  11|           3|           1|
    |icmp_ln515_fu_153_p2         |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln525_fu_189_p2         |      icmp|   0|  0|   8|           2|           1|
    |add_ptr_i_sum14_fu_178_p2    |        or|   0|  0|   4|           4|           2|
    |add_ptr_i_sum2316_fu_206_p2  |        or|   0|  0|   4|           4|           1|
    |or_ln530_fu_195_p2           |        or|   0|  0|   4|           4|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  40|          20|          11|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         13|    1|         13|
    |i_fu_44         |   9|          2|    3|          6|
    |state_address0  |  37|          7|    4|         28|
    |state_address1  |  42|          8|    4|         32|
    |state_ce0       |  25|          5|    1|          5|
    |state_ce1       |  25|          5|    1|          5|
    |state_d0        |  31|          6|    8|         48|
    |state_d1        |  20|          4|    8|         32|
    |state_we0       |  25|          5|    1|          5|
    |state_we1       |  14|          3|    1|          3|
    +----------------+----+-----------+-----+-----------+
    |Total           | 293|         58|   32|        177|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  12|   0|   12|          0|
    |grp_aes_invRound_Pipeline_VITIS_LOOP_308_1_fu_127_ap_start_reg   |   1|   0|    1|          0|
    |grp_aes_invRound_Pipeline_VITIS_LOOP_507_1_fu_104_ap_start_reg   |   1|   0|    1|          0|
    |grp_aes_invRound_Pipeline_invMixColumnsLoop_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_invRound_Pipeline_invShiftRowLoop_fu_112_ap_start_reg    |   1|   0|    1|          0|
    |i_17_reg_275                                                     |   3|   0|    3|          0|
    |i_fu_44                                                          |   3|   0|    3|          0|
    |icmp_ln525_reg_295                                               |   1|   0|    1|          0|
    |shl_ln_reg_280                                                   |   2|   0|    4|          2|
    |state_addr_12_reg_285                                            |   2|   0|    4|          2|
    |state_addr_13_reg_299                                            |   2|   0|    4|          2|
    |state_addr_14_reg_304                                            |   2|   0|    4|          2|
    |state_addr_reg_290                                               |   2|   0|    4|          2|
    |state_load_11_reg_314                                            |   8|   0|    8|          0|
    |state_load_12_reg_319                                            |   8|   0|    8|          0|
    |state_load_13_reg_324                                            |   8|   0|    8|          0|
    |state_load_reg_309                                               |   8|   0|    8|          0|
    |trunc_ln515_reg_267                                              |   2|   0|    2|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  67|   0|   77|         10|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------+-----+-----+------------+--------------+--------------+
|                 RTL Ports                | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                                    |   in|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|ap_rst                                    |   in|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|ap_start                                  |   in|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|ap_done                                   |  out|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|ap_idle                                   |  out|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|ap_ready                                  |  out|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_860_p_din1   |  out|    8|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_860_p_din2   |  out|    4|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_860_p_dout0  |   in|    8|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_860_p_ready  |   in|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_865_p_din1   |  out|    8|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_865_p_din2   |  out|    4|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_865_p_dout0  |   in|    8|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_865_p_ready  |   in|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_870_p_din1   |  out|    8|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_870_p_din2   |  out|    4|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_870_p_dout0  |   in|    8|  ap_ctrl_hs|  aes_invRound|  return value|
|grp_galois_multiplication_fu_870_p_ready  |   in|    1|  ap_ctrl_hs|  aes_invRound|  return value|
|state_address0                            |  out|    4|   ap_memory|         state|         array|
|state_ce0                                 |  out|    1|   ap_memory|         state|         array|
|state_we0                                 |  out|    1|   ap_memory|         state|         array|
|state_d0                                  |  out|    8|   ap_memory|         state|         array|
|state_q0                                  |   in|    8|   ap_memory|         state|         array|
|state_address1                            |  out|    4|   ap_memory|         state|         array|
|state_ce1                                 |  out|    1|   ap_memory|         state|         array|
|state_we1                                 |  out|    1|   ap_memory|         state|         array|
|state_d1                                  |  out|    8|   ap_memory|         state|         array|
|state_q1                                  |   in|    8|   ap_memory|         state|         array|
|roundKey_address0                         |  out|    4|   ap_memory|      roundKey|         array|
|roundKey_ce0                              |  out|    1|   ap_memory|      roundKey|         array|
|roundKey_q0                               |   in|    8|   ap_memory|      roundKey|         array|
+------------------------------------------+-----+-----+------------+--------------+--------------+

