// Seed: 3107414599
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    output wire  id_2,
    output uwire id_3,
    input  tri   id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_4,
      id_0
  );
  assign module_1.type_2 = 0;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wor id_3
);
  id_5 :
  assert property (@(posedge 1) (1))
  else $display(id_3, 1);
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_5,
      id_2
  );
  assign id_5 = id_3;
endmodule
module module_2 (
    input tri0  id_0,
    input uwire id_1
);
  always @(*);
  assign id_3 = 1;
  wire id_4;
  always @(1 or posedge id_1) id_4 = id_4;
  wire id_5;
endmodule
