{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653943715733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653943715733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 17:48:35 2022 " "Processing started: Mon May 30 17:48:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653943715733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943715733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlador_de_vagas -c controlador_de_vagas " "Command: quartus_map --read_settings_files=on --write_settings_files=off controlador_de_vagas -c controlador_de_vagas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943715733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653943716264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653943716264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_down-comportamental " "Found design unit 1: up_down-comportamental" {  } { { "up_down.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/up_down.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725969 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_down " "Found entity 1: up_down" {  } { { "up_down.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/up_down.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943725969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_de_controle-arch " "Found design unit 1: unidade_de_controle-arch" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/unidade_de_controle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725971 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/unidade_de_controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943725971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_de_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_de_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_de_dados-arch " "Found design unit 1: fluxo_de_dados-arch" {  } { { "fluxo_de_dados.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/fluxo_de_dados.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725973 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_de_dados " "Found entity 1: fluxo_de_dados" {  } { { "fluxo_de_dados.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/fluxo_de_dados.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943725973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_de_vagas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_de_vagas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador_de_vagas-arch " "Found design unit 1: controlador_de_vagas-arch" {  } { { "controlador_de_vagas.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/controlador_de_vagas.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725975 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador_de_vagas " "Found entity 1: controlador_de_vagas" {  } { { "controlador_de_vagas.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/controlador_de_vagas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943725975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_maior_igual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_maior_igual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comportamental " "Found design unit 1: comparador-comportamental" {  } { { "comparador_maior_igual.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/comparador_maior_igual.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725977 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador_maior_igual.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/comparador_maior_igual.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653943725977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943725977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlador_de_vagas " "Elaborating entity \"controlador_de_vagas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653943726013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:UC " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:UC\"" {  } { { "controlador_de_vagas.vhd" "UC" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/controlador_de_vagas.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653943726022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entra_sai_idosos unidade_de_controle.vhd(48) " "VHDL Process Statement warning at unidade_de_controle.vhd(48): signal \"entra_sai_idosos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/unidade_de_controle.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653943726023 "|controlador_de_vagas|unidade_de_controle:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entra_sai_normal unidade_de_controle.vhd(55) " "VHDL Process Statement warning at unidade_de_controle.vhd(55): signal \"entra_sai_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/unidade_de_controle.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653943726024 "|controlador_de_vagas|unidade_de_controle:UC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CurrentState unidade_de_controle.vhd(61) " "VHDL Process Statement warning at unidade_de_controle.vhd(61): signal \"CurrentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "unidade_de_controle.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/unidade_de_controle.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653943726024 "|controlador_de_vagas|unidade_de_controle:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_de_dados fluxo_de_dados:FD " "Elaborating entity \"fluxo_de_dados\" for hierarchy \"fluxo_de_dados:FD\"" {  } { { "controlador_de_vagas.vhd" "FD" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/controlador_de_vagas.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653943726025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entra_sai_total_s fluxo_de_dados.vhd(35) " "Verilog HDL or VHDL warning at fluxo_de_dados.vhd(35): object \"entra_sai_total_s\" assigned a value but never read" {  } { { "fluxo_de_dados.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/fluxo_de_dados.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653943726026 "|controlador_de_vagas|fluxo_de_dados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conta_total_s fluxo_de_dados.vhd(35) " "Verilog HDL or VHDL warning at fluxo_de_dados.vhd(35): object \"conta_total_s\" assigned a value but never read" {  } { { "fluxo_de_dados.vhd" "" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/fluxo_de_dados.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653943726026 "|controlador_de_vagas|fluxo_de_dados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down fluxo_de_dados:FD\|up_down:cont_idosos " "Elaborating entity \"up_down\" for hierarchy \"fluxo_de_dados:FD\|up_down:cont_idosos\"" {  } { { "fluxo_de_dados.vhd" "cont_idosos" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/fluxo_de_dados.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653943726026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador fluxo_de_dados:FD\|comparador:comp_idosos " "Elaborating entity \"comparador\" for hierarchy \"fluxo_de_dados:FD\|comparador:comp_idosos\"" {  } { { "fluxo_de_dados.vhd" "comp_idosos" { Text "C:/Users/Operador/Documents/USP_Poli_Lab-Dig-A/exp6/projetos/desafio/fluxo_de_dados.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653943726028 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653943726725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653943727083 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653943727083 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653943727121 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653943727121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653943727121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653943727121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653943727141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 17:48:47 2022 " "Processing ended: Mon May 30 17:48:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653943727141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653943727141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653943727141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653943727141 ""}
