<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U150/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;261985000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 262045 ns : File &quot;/home/msi/ES-FL/code/HLS/dense_forward_prop/solution1/sim/verilog/accel.autotb.v&quot; Line 500&#xA;run: Time (s): cpu = 00:00:01 ; elapsed = 00:04:06 . Memory (MB): peak = 2717.309 ; gain = 0.000 ; free physical = 1160 ; free virtual = 7609&#xA;## quit" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:08.638+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U149/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.274+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U148/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.266+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U147/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.263+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U146/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.260+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U145/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.256+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U144/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.255+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U143/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.253+0300" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 253305 ns  Iteration: 11  Process: /apatb_accel_top/AESL_inst_accel/dense_128u_3136u_U0/grp_dense_128u_3136u_Pipeline_inputs_fu_1253/fadd_32ns_32ns_32_4_full_dsp_1_U142/accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/msi/SSD/Xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="dense_forward_prop" solutionName="solution1" date="2022-10-15T15:21:07.251+0300" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
