


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       ************************************
    2 00000000         ;                                        »´æ÷±‰¡ø
    3 00000000         ;*******************************************************
                       ************************************
    4 00000000                 IMPORT           rt_thread_switch_interrupt_flag
    5 00000000                 IMPORT           rt_interrupt_from_thread
    6 00000000                 IMPORT           rt_interrupt_to_thread
    7 00000000         
    8 00000000         ;*******************************************************
                       ************************************
    9 00000000         ;                                          ≥£¡ø
   10 00000000         ;*******************************************************
                       ************************************
   11 00000000         ;-------------------------------------------------------
                       ------------------------------------
   12 00000000         ;”–πÿƒ⁄∫ÀÕ‚…Ëºƒ¥Ê∆˜∂®“Âø…≤ŒøºπŸ∑ΩŒƒµµ£∫STM32F1xxx Cortex
                       -M3 programming manual
   13 00000000         ;œµÕ≥øÿ÷∆øÈÕ‚…ËSCBµÿ÷∑∑∂Œß£∫0xE000ED00~0xE000ED3F
   14 00000000         ;-------------------------------------------------------
                       ------------------------------------
   15 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ;œÚ¡ø±Ì∆´“∆ºƒ¥Ê∆˜
   16 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ;÷–∂œøÿ÷∆◊¥Ã¨ºƒ¥Ê∆˜
                                                            
   17 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ;œµÕ≥”≈œ»º∂ºƒ¥Ê∆˜
   18 00000000 00FF0000 
                       NVIC_PENDSV_PRI
                               EQU              0x00FF0000  ;PendSV”≈œ»º∂÷µ(low
                                                            est)
   19 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ;¥•∑¢PendSV excepti
                                                            onµƒ÷µ
   20 00000000         
   21 00000000         ;*******************************************************
                       ************************************
   22 00000000         ;                                     ¥˙¬Î≤˙…˙÷∏¡Ó
   23 00000000         ;*******************************************************
                       ************************************
   24 00000000         
   25 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   26 00000000                 THUMB
   27 00000000                 REQUIRE8
   28 00000000                 PRESERVE8
   29 00000000         
   30 00000000         ;/*
   31 00000000         ; *-----------------------------------------------------
                       ------------------------------------
   32 00000000         ; * ∫Ø ˝‘≠–Õ£∫void rt_hw_context_switch_to(rt_uint32_t t
                       o);
   33 00000000         ; * r0-->to
   34 00000000         ; * ∏√∫Ø ˝”√”⁄ø™∆Ùµ⁄“ª¥Œœﬂ≥Ã«–ªª



ARM Macro Assembler    Page 2 


   35 00000000         ; *-----------------------------------------------------
                       ------------------------------------
   36 00000000         ; */
   37 00000000         
   38 00000000         rt_hw_context_switch_to
                               PROC
   39 00000000         
   40 00000000         ;µº≥ˆrt_hw_context_switch_to£¨»√∆‰æﬂ”–»´æ÷ Ù–‘£¨ø…“‘‘⁄CŒ
                       ƒº˛÷–µ˜”√
   41 00000000                 EXPORT           rt_hw_context_switch_to
   42 00000000         
   43 00000000         ;…Ë÷√rt_interrupt_to_threadµƒ÷µ
   44 00000000         ;Ω´rt_interrupt_to_threadµƒµÿ÷∑º”‘ÿµΩr1
   45 00000000 4926            LDR              r1, =rt_interrupt_to_thread
   46 00000002         ;Ω´r0µƒ÷µ¥Ê¥¢µΩrt_interrupt_to_thread
   47 00000002 6008            STR              r0, [r1]
   48 00000004         
   49 00000004         ;…Ë÷√rt_interrupt_from_threadµƒ÷µŒ™0£¨±Ì æ∆Ù∂Øµ⁄“ª¥Œœﬂ≥Ã
                       «–ªª
   50 00000004         ;Ω´rt_interrupt_from_threadµƒµÿ÷∑º”‘ÿµΩr1
   51 00000004 4926            LDR              r1, =rt_interrupt_from_thread
   52 00000006         ;≈‰÷√r0µ»”⁄0
   53 00000006 F04F 0000       MOV              r0, #0x0
   54 0000000A         ;Ω´r0µƒ÷µ¥Ê¥¢µΩrt_interrupt_from_thread
   55 0000000A 6008            STR              r0, [r1]
   56 0000000C         
   57 0000000C         ;…Ë÷√÷–∂œ±Í÷æŒªrt_thread_switch_interrupt_flagµƒ÷µŒ™1
   58 0000000C         ;Ω´rt_thread_switch_interrupt_flagµƒµÿ÷∑º”‘ÿµΩr1
   59 0000000C 4925            LDR              r1, =rt_thread_switch_interrupt
_flag
   60 0000000E         ;≈‰÷√r0µ»”⁄1
   61 0000000E F04F 0001       MOV              r0, #1
   62 00000012         ;Ω´r0µƒ÷µ¥Ê¥¢µΩrt_thread_switch_interrupt_flag
   63 00000012 6008            STR              r0, [r1]
   64 00000014         
   65 00000014         ;…Ë÷√PendSV“Ï≥£µƒ”≈œ»º∂
   66 00000014 4824            LDR              r0, =NVIC_SYSPRI2
   67 00000016 F44F 017F       LDR              r1, =NVIC_PENDSV_PRI
   68 0000001A F8D0 2000       LDR.W            r2, [r0,#0x00] ;∂¡
   69 0000001E EA41 0102       ORR              r1,r1,r2    ;∏ƒ
   70 00000022 6001            STR              r1, [r0]    ;–¥
   71 00000024         
   72 00000024         ;¥•∑¢PendSV“Ï≥££®≤˙…˙…œœ¬Œƒ«–ªª£©
   73 00000024 4821            LDR              r0, =NVIC_INT_CTRL
   74 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET
   75 0000002A 6001            STR              r1, [r0]
   76 0000002C         
   77 0000002C         ;ø™“Ï≥££¨ø™÷–∂œ
   78 0000002C B661            CPSIE            F
   79 0000002E B662            CPSIE            I
   80 00000030         
   81 00000030         ;”¿‘∂≤ªª·µΩ’‚¿Ô
   82 00000030                 ENDP
   83 00000030         
   84 00000030         
   85 00000030         ;/*
   86 00000030         ; *-----------------------------------------------------
                       ------------------------------------
   87 00000030         ; * void PendSV_Handler(void);



ARM Macro Assembler    Page 3 


   88 00000030         ; * r0-->switch from thread stack
   89 00000030         ; * r1-->switch to thread stack
   90 00000030         ; * psr, pc, lr, r12, r3, r2, r1, r0, are pushed into [f
                       rom] stack
   91 00000030         ; *-----------------------------------------------------
                       ------------------------------------
   92 00000030         ; */
   93 00000030         
   94 00000030         PendSV_Handler
                               PROC
   95 00000030                 EXPORT           PendSV_Handler
   96 00000030         
   97 00000030         ;Ω˚”√÷–∂œ£¨Œ™¡À±£ª§…œœ¬Œƒ«–ªª≤ª±ª÷–∂œ
   98 00000030 F3EF 8210       MRS              r2, PRIMASK
   99 00000034 B672            CPSID            I
  100 00000036         
  101 00000036         ;ªÒ»°÷–∂œ±Í÷æŒª£¨ø¥ø¥ «∑ÒŒ™0
  102 00000036         ;º”‘ÿrt_thread_switch_interrupt_flagµƒµÿ÷∑µΩr0
  103 00000036 481B            LDR              r0, =rt_thread_switch_interrupt
_flag
  104 00000038         ;º”‘ÿrt_thread_switch_interrupt_flagµƒ÷µµΩr1
  105 00000038 6801            LDR              r1, [r0]
  106 0000003A         ;≈–∂œr1 «∑ÒŒ™0£¨Œ™0‘ÚÃ¯◊™µΩpendsv_exit
  107 0000003A B191            CBZ              r1, pendsv_exit
  108 0000003C         
  109 0000003C         ;r1≤ªŒ™0‘Ú«Â¡„
  110 0000003C F04F 0100       MOV              r1, #0x00
  111 00000040         ;Ω´r1µƒ÷µ¥Ê¥¢µΩrt_thread_switch_interrupt_flag£¨º¥«Â¡„
  112 00000040 6001            STR              r1, [r0]
  113 00000042         
  114 00000042         ;≈–∂œrt_interrupt_from_threadµƒ÷µ «∑ÒŒ™0
  115 00000042         ;º”‘ÿrt_interrupt_from_threadµƒµÿ÷∑µΩr0
  116 00000042 4817            LDR              r0, =rt_interrupt_from_thread
  117 00000044         ;º”‘ÿrt_interrupt_from_threadµƒ÷µµΩr1
  118 00000044 6801            LDR              r1, [r0]
  119 00000046         ;≈–∂œr1 «∑ÒŒ™0£¨Œ™0‘ÚÃ¯◊™µΩswitch_to_thread
  120 00000046         ;µ⁄“ª¥Œœﬂ≥Ã«–ªª ±rt_interrupt_from_threadøœ∂®Œ™0£¨‘ÚÃ¯◊™
                       µΩswitch_to_thread
  121 00000046 B129            CBZ              r1, switch_to_thread
  122 00000048         
  123 00000048         ;=============================================…œŒƒ±£¥Ê==
                       ====================================
  124 00000048         ;µ±Ω¯»ÎPendSVC-Handler() ±£¨…œ“ª∏ˆœﬂ≥Ã‘À––µƒª∑æ≥º¥
  125 00000048         ;xPSR, PC£®œﬂ≥Ã»Îø⁄µÿ÷∑£©£¨r14, r12, r3, r2, r1, r0£®œﬂ≥
                       Ãµƒ–Œ≤Œ£©
  126 00000048         ;’‚–©CPUºƒ¥Ê∆˜µƒ÷µª·◊‘∂Ø±£¥ÊµΩœﬂ≥Ãµƒ’ª÷–£¨ £œ¬µƒr4~r11–Ë
                       “™ ÷∂Ø±£¥Ê
  127 00000048         ;ªÒ»°œﬂ≥Ã’ª÷∏’ÎµΩr1
  128 00000048 F3EF 8109       MRS              r1, psp
  129 0000004C         ;Ω´CPUµƒºƒ¥Ê∆˜r4~r11µƒ÷µ¥Ê¥¢µΩr1÷∏œÚµƒµÿ÷∑£®√ø≤Ÿ◊˜“ª¥Œµÿ
                       ÷∑Ω´µ›ºı“ª¥Œ£©
  130 0000004C E921 0FF0       STMFD            r1!, {r4- r11}
  131 00000050         ;º”‘ÿr0µÿ÷∑÷∏œÚµƒ÷µµΩr0£¨º¥r0=rt_interrupt_from_thread
  132 00000050 6800            LDR              r0, [r0]
  133 00000052         ;Ω´r1µƒ÷µ¥Ê¥¢µΩr0£¨º¥∏¸–¬œﬂ≥Ã’ªsp
  134 00000052 6001            STR              r1, [r0]
  135 00000054         
  136 00000054         ;=============================================œ¬Œƒ«–ªª==
                       ====================================



ARM Macro Assembler    Page 4 


  137 00000054         switch_to_thread
  138 00000054         ;º”‘ÿrt_interrupt_to_threadµƒµÿ÷∑µΩr1
  139 00000054         ;rt_interrupt_to_thread «“ª∏ˆ»´æ÷±‰¡ø£¨¿Ô√Ê±£¥Êµƒ «œﬂ≥Ã’
                       ª÷∏’Îspµƒ÷∏’Î
  140 00000054 4911            LDR              r1, =rt_interrupt_to_thread
  141 00000056         ;º”‘ÿrt_interrupt_to_threadµƒ÷µµΩr1£¨º¥spµƒ÷∏’Î
  142 00000056 6809            LDR              r1, [r1]
  143 00000058         ;º”‘ÿrt_interrupt_to_threadµƒ÷µµΩr1, º¥sp
  144 00000058 6809            LDR              r1, [r1]
  145 0000005A         
  146 0000005A         ;Ω´œﬂ≥Ã’ª÷∏’Îr1(≤Ÿ◊˜÷Æ«∞œ»µ›ºı)÷∏œÚµƒƒ⁄»›º”‘ÿµΩCPUºƒ¥Ê∆˜
                       r4~r11
  147 0000005A E8B1 0FF0       LDMFD            r1!, {r4- r11}
  148 0000005E         ;Ω´œﬂ≥Ã’ªµƒ÷µ∏¸–¬µΩpsp
  149 0000005E F381 8809       MSR              psp, r1
  150 00000062         
  151 00000062         pendsv_exit
  152 00000062         ;ª÷∏¥÷–∂œ
  153 00000062 F382 8810       MSR              PRIMASK, r2
  154 00000066         
  155 00000066         ;»∑±£“Ï≥£∑µªÿ π”√µƒ’ª÷∏’Î «psp£¨º¥lrºƒ¥Ê∆˜µƒŒª2“™Œ™1
  156 00000066 F04E 0E04       ORR              lr, lr, #0x04
  157 0000006A         ;“Ï≥£∑µªÿ£¨’‚∏ˆ ±∫Ú’ª÷–µƒ £œ¬ƒ⁄»›Ω´ª·◊‘∂Øº”‘ÿµΩCPUºƒ¥Ê∆˜
                       £∫
  158 0000006A         ;xPSR, PC£®œﬂ≥Ã»Îø⁄µÿ÷∑£©, r14, r12, r3, r2, r1, r0£®œﬂ≥
                       Ãµƒ–Œ≤Œ£©
  159 0000006A         ;Õ¨ ±pspµƒ÷µ“≤Ω´∏¸–¬£¨º¥÷∏œÚœﬂ≥Ã’ªµƒ’ª∂•
  160 0000006A 4770            BX               lr
  161 0000006C         
  162 0000006C         ;PendSV_Handler◊”≥Ã–ÚΩ· ¯
  163 0000006C                 ENDP
  164 0000006C         
  165 0000006C         
  166 0000006C         ;/*
  167 0000006C         ; *-----------------------------------------------------
                       ------------------------------------
  168 0000006C         ; * void rt_hw_context_switch(rt_uint32_t from, rt_uint3
                       2_t to);
  169 0000006C         ; * r0-->from
  170 0000006C         ; * r1-->to
  171 0000006C         ; *-----------------------------------------------------
                       ------------------------------------
  172 0000006C         ; */
  173 0000006C         
  174 0000006C         rt_hw_context_switch
                               PROC
  175 0000006C                 EXPORT           rt_hw_context_switch
  176 0000006C         ;…Ë÷√÷–∂œ±Í÷æŒªrt_thread_switch_interrupt_flagŒ™1
  177 0000006C         ;º”‘ÿrt_thread_switch_interrupt_flagµƒµÿ÷∑µΩr2
  178 0000006C 4A0D            LDR              r2, =rt_thread_switch_interrupt
_flag
  179 0000006E         ;º”‘ÿrt_thread_switch_interrupt_flagµƒ÷µµΩr3
  180 0000006E 6813            LDR              r3, [r2]
  181 00000070         ;r3”Î1±»Ωœ£¨œ‡µ»‘Ú÷¥––BEQ÷∏¡Ó£¨∑Ò‘Ú≤ª÷¥––
  182 00000070 2B01            CMP              r3, #1
  183 00000072 D004            BEQ              _reswitch
  184 00000074         ;…Ë÷√r3µƒ÷µŒ™1
  185 00000074 F04F 0301       MOV              r3, #1
  186 00000078         ;Ω´r3µƒ÷µ¥Ê¥¢µΩrt_thread_switch_interrupt_flag£¨º¥÷√1



ARM Macro Assembler    Page 5 


  187 00000078 6013            STR              r3, [r2]
  188 0000007A         
  189 0000007A         ;…Ë÷√rt_interrupt_from_threadµƒ÷µ
  190 0000007A         ;º”‘ÿrt_interrupt_from_threadµƒµÿ÷∑µΩr2
  191 0000007A 4A09            LDR              r2, =rt_interrupt_from_thread
  192 0000007C         ;¥Ê¥¢r0µƒ÷µµΩrt_interrupt_from_thread£¨º¥…œ“ª∏ˆœﬂ≥Ã’ª÷∏’
                       Îspµƒ÷∏’Î
  193 0000007C 6010            STR              r0, [r2]
  194 0000007E         
  195 0000007E         _reswitch
  196 0000007E         ;…Ë÷√rt_interrupt_to_threadµƒ÷µ
  197 0000007E         ;º”‘ÿrt_interrupt_to_threadµƒµÿ÷∑µΩr2
  198 0000007E 4A07            LDR              r2, =rt_interrupt_to_thread
  199 00000080         ;¥Ê¥¢r1µƒ÷µµΩrt_interrupt_to_thread£¨º¥œ¬“ª∏ˆœﬂ≥Ã’ª÷∏’Îs
                       pµƒ÷∏’Î
  200 00000080 6011            STR              r1, [r2]
  201 00000082         
  202 00000082         ;¥•∑¢PendSV“Ï≥££®≤˙…˙…œœ¬Œƒ«–ªª£©
  203 00000082 480A            LDR              r0, =NVIC_INT_CTRL
  204 00000084 F04F 5180       LDR              r1, =NVIC_PENDSVSET
  205 00000088 6001            STR              r1, [r0]
  206 0000008A         ;◊”≥Ã–Ú∑µªÿ
  207 0000008A 4770            BX               LR
  208 0000008C         ;◊”≥Ã–ÚΩ· ¯
  209 0000008C                 ENDP
  210 0000008C         
  211 0000008C         
  212 0000008C         ;/*
  213 0000008C         ; *-----------------------------------------------------
                       ------------------------------------
  214 0000008C         ; * rt_base_t rt_hw_interrupt_disable();
  215 0000008C         ; *-----------------------------------------------------
                       ------------------------------------
  216 0000008C         ; */
  217 0000008C         rt_hw_interrupt_disable
                               PROC
  218 0000008C                 EXPORT           rt_hw_interrupt_disable
  219 0000008C F3EF 8010       MRS              r0, PRIMASK
  220 00000090 B672            CPSID            I
  221 00000092 4770            BX               LR
  222 00000094                 ENDP
  223 00000094         
  224 00000094         
  225 00000094         ;/*
  226 00000094         ; *-----------------------------------------------------
                       ------------------------------------
  227 00000094         ; * void rt_hw_interrupt_enable(rt_base_t level);
  228 00000094         ; *-----------------------------------------------------
                       ------------------------------------
  229 00000094         ; */
  230 00000094         rt_hw_interrupt_enable
                               PROC
  231 00000094                 EXPORT           rt_hw_interrupt_enable
  232 00000094 F380 8810       MSR              PRIMASK, r0
  233 00000098 4770            BX               LR
  234 0000009A                 ENDP
  235 0000009A         
  236 0000009A 00 00           ALIGN            4
  237 0000009C         



ARM Macro Assembler    Page 6 


  238 0000009C                 END
              00000000 
              00000000 
              00000000 
              E000ED20 
              E000ED04 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\cortext_rvds.d -o.\objects\cortext_rvds.o -I.\RTE\_Targe
t_1 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.6.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\P
ACK\ARM\CMSIS\5.6.0\Device\ARM\ARMCM3\Include --predefine="__UVISION_VERSION SE
TA 525" --predefine="_RTE_ SETA 1" --predefine="ARMCM3 SETA 1" --list=.\listing
s\cortext_rvds.lst ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 25 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      None
Comment: .text unused
PendSV_Handler 00000030

Symbol: PendSV_Handler
   Definitions
      At line 94 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 95 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: PendSV_Handler used once
_reswitch 0000007E

Symbol: _reswitch
   Definitions
      At line 195 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 183 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: _reswitch used once
pendsv_exit 00000062

Symbol: pendsv_exit
   Definitions
      At line 151 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 107 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: pendsv_exit used once
rt_hw_context_switch 0000006C

Symbol: rt_hw_context_switch
   Definitions
      At line 174 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 175 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: rt_hw_context_switch used once
rt_hw_context_switch_to 00000000

Symbol: rt_hw_context_switch_to
   Definitions
      At line 38 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 41 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: rt_hw_context_switch_to used once
rt_hw_interrupt_disable 0000008C

Symbol: rt_hw_interrupt_disable
   Definitions
      At line 217 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 218 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: rt_hw_interrupt_disable used once
rt_hw_interrupt_enable 00000094

Symbol: rt_hw_interrupt_enable



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 230 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 231 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: rt_hw_interrupt_enable used once
switch_to_thread 00000054

Symbol: switch_to_thread
   Definitions
      At line 137 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 121 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: switch_to_thread used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 16 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 73 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 203 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 19 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 74 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 204 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s

NVIC_PENDSV_PRI 00FF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 18 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 67 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 17 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 66 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 15 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      None
Comment: SCB_VTOR unused
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 5 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 51 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 116 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 191 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 6 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 45 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 140 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 198 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 4 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
   Uses
      At line 59 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 103 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s
      At line 178 in file ..\rtthread\3.0.3\libcpu\arm\cortex-m3\cortext_rvds.s

3 symbols
352 symbols in table
