// Seed: 2276185561
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  wor   id_2,
    output tri0  id_3
);
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply1 id_7
);
  id_9(
      {1, id_5, id_1, id_4 <-> id_5, 1, -1, 1, -1}
  );
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
