###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:42:37 2023
#  Design:            fir_transpose
#  Command:           report_timing  -from [all_inputs] -to [all_outputs] -max_paths 16 -path_type summary  > allpaths.rpt
###############################################################
No constrained timing paths with given description found.
Paths may be unconstrained (try '-unconstrained' option) or  may not exist.

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:42:37 2023
#  Design:            fir_transpose
#  Command:           report_timing  -from [all_inputs] -to [all_registers] -max_paths 16 -path_type summary  >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          read_address[6] ^                          read_value_reg[3]/D v                      MET Setup Check with Pin read_value_reg[3]/CK 
                                                                                                                                                  1.260      0.792                  2.052      Clk(D)(P) *            Clk(C)(P) *
      2          read_address[6] ^                          read_value_reg[9]/D v                      MET Setup Check with Pin read_value_reg[9]/CK 
                                                                                                                                                  1.301      0.753                  2.054      Clk(D)(P) *            Clk(C)(P) *
      3          read_address[6] ^                          read_value_reg[11]/D v                     MET Setup Check with Pin read_value_reg[11]/CK 
                                                                                                                                                  1.308      0.743                  2.051      Clk(D)(P) *            Clk(C)(P) *
      4          read_address[6] ^                          read_value_reg[1]/D v                      MET Setup Check with Pin read_value_reg[1]/CK 
                                                                                                                                                  1.312      0.744                  2.057      Clk(D)(P) *            Clk(C)(P) *
      5          read_address[6] ^                          read_value_reg[7]/D v                      MET Setup Check with Pin read_value_reg[7]/CK 
                                                                                                                                                  1.337      0.716                  2.053      Clk(D)(P) *            Clk(C)(P) *
      6          read_address[6] ^                          read_value_reg[10]/D v                     MET Setup Check with Pin read_value_reg[10]/CK 
                                                                                                                                                  1.388      0.668                  2.055      Clk(D)(P) *            Clk(C)(P) *
      7          read_address[6] ^                          read_value_reg[6]/D v                      MET Setup Check with Pin read_value_reg[6]/CK 
                                                                                                                                                  1.396      0.659                  2.055      Clk(D)(P) *            Clk(C)(P) *
      8          read_address[6] ^                          read_value_reg[4]/D v                      MET Setup Check with Pin read_value_reg[4]/CK 
                                                                                                                                                  1.408      0.646                  2.054      Clk(D)(P) *            Clk(C)(P) *
      9          read_address[6] ^                          read_value_reg[2]/D v                      MET Setup Check with Pin read_value_reg[2]/CK 
                                                                                                                                                  1.414      0.640                  2.054      Clk(D)(P) *            Clk(C)(P) *
      10         read_address[6] ^                          read_value_reg[0]/D v                      MET Setup Check with Pin read_value_reg[0]/CK 
                                                                                                                                                  1.503      0.550                  2.053      Clk(D)(P) *            Clk(C)(P) *
      11         read_address[6] v                          read_value_reg[8]/D ^                      MET Setup Check with Pin read_value_reg[8]/CK 
                                                                                                                                                  1.513      0.533                  2.046      Clk(D)(P) *            Clk(C)(P) *
      12         read_address[6] v                          read_value_reg[5]/D ^                      MET Setup Check with Pin read_value_reg[5]/CK 
                                                                                                                                                  1.537      0.505                  2.043      Clk(D)(P) *            Clk(C)(P) *
      13         Reset v                                    sum_r_reg[1][0]/RN ^                       MET Recovery Check with Pin sum_r_reg[1][0]/CK 
                                                                                                                                                  1.653      0.382                  2.035      Clk(D)(P) *            Clk(C)(P) *
      14         Reset v                                    sum_r_reg[2][0]/RN ^                       MET Recovery Check with Pin sum_r_reg[2][0]/CK 
                                                                                                                                                  1.653      0.383                  2.036      Clk(D)(P) *            Clk(C)(P) *
      15         Reset v                                    sum_r_reg[3][0]/RN ^                       MET Recovery Check with Pin sum_r_reg[3][0]/CK 
                                                                                                                                                  1.653      0.383                  2.036      Clk(D)(P) *            Clk(C)(P) *
      16         Reset v                                    sum_r_reg[4][0]/RN ^                       MET Recovery Check with Pin sum_r_reg[4][0]/CK 
                                                                                                                                                  1.654      0.382                  2.036      Clk(D)(P) *            Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:42:37 2023
#  Design:            fir_transpose
#  Command:           report_timing  -from [all_registers] -to [all_registers] -max_paths 16 -path_type summary >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          din_r_reg[7]/QN v                          sum_r_reg[3][22]/D ^                       MET Setup Check with Pin sum_r_reg[3][22]/CK 
                                                                                                                                                  0.396      1.651                  2.047      Clk(D)(P)              Clk(C)(P) *
      2          din_r_reg[7]/QN v                          sum_r_reg[29][22]/D ^                      MET Setup Check with Pin sum_r_reg[29][22]/CK 
                                                                                                                                                  0.398      1.645                  2.043      Clk(D)(P)              Clk(C)(P) *
      3          din_r_reg[7]/QN v                          sum_r_reg[4][22]/D ^                       MET Setup Check with Pin sum_r_reg[4][22]/CK 
                                                                                                                                                  0.399      1.648                  2.047      Clk(D)(P)              Clk(C)(P) *
      4          din_r_reg[7]/QN v                          sum_r_reg[9][22]/D ^                       MET Setup Check with Pin sum_r_reg[9][22]/CK 
                                                                                                                                                  0.401      1.643                  2.044      Clk(D)(P)              Clk(C)(P) *
      5          din_r_reg[7]/QN v                          sum_r_reg[13][22]/D ^                      MET Setup Check with Pin sum_r_reg[13][22]/CK 
                                                                                                                                                  0.404      1.644                  2.048      Clk(D)(P)              Clk(C)(P) *
      6          din_r_reg[7]/QN v                          sum_r_reg[17][22]/D ^                      MET Setup Check with Pin sum_r_reg[17][22]/CK 
                                                                                                                                                  0.406      1.641                  2.047      Clk(D)(P)              Clk(C)(P) *
      7          din_r_reg[7]/QN v                          sum_r_reg[8][22]/D ^                       MET Setup Check with Pin sum_r_reg[8][22]/CK 
                                                                                                                                                  0.406      1.642                  2.048      Clk(D)(P)              Clk(C)(P) *
      8          din_r_reg[7]/QN v                          sum_r_reg[18][22]/D ^                      MET Setup Check with Pin sum_r_reg[18][22]/CK 
                                                                                                                                                  0.410      1.636                  2.046      Clk(D)(P)              Clk(C)(P) *
      9          din_r_reg[7]/QN v                          sum_r_reg[19][22]/D ^                      MET Setup Check with Pin sum_r_reg[19][22]/CK 
                                                                                                                                                  0.411      1.633                  2.044      Clk(D)(P)              Clk(C)(P) *
      10         din_r_reg[0]/Q ^                           sum_r_reg[31][22]/D ^                      MET Setup Check with Pin sum_r_reg[31][22]/CK 
                                                                                                                                                  0.414      1.630                  2.044      Clk(D)(P)              Clk(C)(P) *
      11         din_r_reg[0]/Q ^                           sum_r_reg[7][22]/D ^                       MET Setup Check with Pin sum_r_reg[7][22]/CK 
                                                                                                                                                  0.416      1.630                  2.046      Clk(D)(P)              Clk(C)(P) *
      12         din_r_reg[7]/QN v                          sum_r_reg[5][22]/D ^                       MET Setup Check with Pin sum_r_reg[5][22]/CK 
                                                                                                                                                  0.417      1.631                  2.049      Clk(D)(P)              Clk(C)(P) *
      13         din_r_reg[0]/Q ^                           sum_r_reg[30][22]/D ^                      MET Setup Check with Pin sum_r_reg[30][22]/CK 
                                                                                                                                                  0.418      1.626                  2.044      Clk(D)(P)              Clk(C)(P) *
      14         din_r_reg[7]/QN v                          sum_r_reg[16][22]/D ^                      MET Setup Check with Pin sum_r_reg[16][22]/CK 
                                                                                                                                                  0.419      1.627                  2.046      Clk(D)(P)              Clk(C)(P) *
      15         din_r_reg[7]/QN v                          sum_r_reg[11][22]/D ^                      MET Setup Check with Pin sum_r_reg[11][22]/CK 
                                                                                                                                                  0.422      1.621                  2.043      Clk(D)(P)              Clk(C)(P) *
      16         din_r_reg[7]/QN v                          sum_r_reg[2][22]/D ^                       MET Setup Check with Pin sum_r_reg[2][22]/CK 
                                                                                                                                                  0.426      1.623                  2.049      Clk(D)(P)              Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Wed Dec  6 23:42:38 2023
#  Design:            fir_transpose
#  Command:           report_timing  -from [all_registers] -to [all_outputs] -max_paths 16 -path_type summary >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          read_value_reg[8]/Q ^                      read_value[8] ^                            MET Late External Delay Assertion          1.865      0.135                  2.000      Clk(D)(P)              Clk(C)(P) *
      2          read_value_reg[1]/Q ^                      read_value[1] ^                            MET Late External Delay Assertion          1.867      0.133                  2.000      Clk(D)(P)              Clk(C)(P) *
      3          read_value_reg[5]/Q ^                      read_value[5] ^                            MET Late External Delay Assertion          1.868      0.132                  2.000      Clk(D)(P)              Clk(C)(P) *
      4          read_value_reg[7]/Q ^                      read_value[7] ^                            MET Late External Delay Assertion          1.868      0.132                  2.000      Clk(D)(P)              Clk(C)(P) *
      5          read_value_reg[10]/Q ^                     read_value[10] ^                           MET Late External Delay Assertion          1.871      0.129                  2.000      Clk(D)(P)              Clk(C)(P) *
      6          read_value_reg[2]/Q ^                      read_value[2] ^                            MET Late External Delay Assertion          1.873      0.127                  2.000      Clk(D)(P)              Clk(C)(P) *
      7          read_value_reg[6]/Q ^                      read_value[6] ^                            MET Late External Delay Assertion          1.873      0.127                  2.000      Clk(D)(P)              Clk(C)(P) *
      8          read_value_reg[9]/Q ^                      read_value[9] ^                            MET Late External Delay Assertion          1.873      0.127                  2.000      Clk(D)(P)              Clk(C)(P) *
      9          read_value_reg[4]/Q ^                      read_value[4] ^                            MET Late External Delay Assertion          1.877      0.123                  2.000      Clk(D)(P)              Clk(C)(P) *
      10         read_value_reg[0]/Q ^                      read_value[0] ^                            MET Late External Delay Assertion          1.878      0.122                  2.000      Clk(D)(P)              Clk(C)(P) *
      11         read_value_reg[11]/Q ^                     read_value[11] ^                           MET Late External Delay Assertion          1.879      0.121                  2.000      Clk(D)(P)              Clk(C)(P) *
      12         read_value_reg[3]/Q ^                      read_value[3] ^                            MET Late External Delay Assertion          1.879      0.121                  2.000      Clk(D)(P)              Clk(C)(P) *
      13         sum_r_reg[31][17]/Q ^                      Dout[6] ^                                  MET Late External Delay Assertion          1.885      0.115                  2.000      Clk(D)(P)              Clk(C)(P) *
      14         sum_r_reg[31][11]/Q ^                      Dout[0] ^                                  MET Late External Delay Assertion          1.886      0.114                  2.000      Clk(D)(P)              Clk(C)(P) *
      15         sum_r_reg[31][16]/Q ^                      Dout[5] ^                                  MET Late External Delay Assertion          1.886      0.114                  2.000      Clk(D)(P)              Clk(C)(P) *
      16         sum_r_reg[31][12]/Q ^                      Dout[1] ^                                  MET Late External Delay Assertion          1.886      0.114                  2.000      Clk(D)(P)              Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

