//
// Video Scanout with 8-bit Indexed Color and Hardware Palette
// Reads 8-bit palette indices from SDRAM, looks up RGB565 in palette RAM
//

`default_nettype none

module video_CRT_scanout_indexed_BRAM (
    // Video clock domain (12.288 MHz)
    input wire clk_video,
    input wire reset_n,

    // Video timing inputs (active high)
    input wire [9:0] x_count,
    input wire [9:0] y_count,
    input wire line_start,          // Pulses at start of each line (x_count == 0)

    // Pixel output (RGB888)
    output reg [23:0] pixel_color,

    // Framebuffer base address (25-bit SDRAM byte address >> 1 = 16-bit word address)
    input wire [24:0] fb_base_addr,

    // SDRAM clock domain (66 MHz)
    input wire clk_sdram,

    // SDRAM burst interface
    output reg         burst_rd,
    output reg  [24:0] burst_addr,
    output reg  [10:0] burst_len,
    output wire        burst_32bit,
    input wire  [31:0] burst_data,
    input wire         burst_data_valid,
    input wire         burst_data_done,

    // Palette write interface (directly from CPU, active on any clock edge)
    input wire        pal_wr,
    input wire [7:0]  pal_addr,
    input wire [23:0] pal_data      // RGB888 from Quake palette
);

    // Video timing parameters
    localparam VID_V_SYNC   = 3;
    localparam VID_V_BPORCH = 15;
    localparam VID_V_FPORCH = 4;
    localparam VID_V_ACTIVE = 240;
    localparam VID_H_SYNC   = 58;
    localparam VID_H_BPORCH = 62;
    localparam VID_H_FPORCH = 20;
    localparam VID_H_ACTIVE = 640;

    // Line buffer: 320 x 8-bit palette indices
    // Store as 16-bit words for efficient SDRAM reads
    reg [31:0] line_buffer [0:79];  // 80 x 32-bit = 320 x 8-bit indices
    reg [31:0] bram_rd_data;
    reg [7:0] write_ptr;    // Write pointer (0-159 for 16-bit words)

    // Palette RAM: 256 entries x 24-bit RGB
    // Using inferred dual-port RAM
    reg [23:0] palette [0:255];

    // Use 32-bit burst mode (4 pixels per 32-bit word)
    assign burst_32bit = 1'b1;

    // =========================================
    // Palette write (directly driven, no clock)
    // =========================================
    always @(posedge clk_sdram) begin
        if (pal_wr) begin
            palette[pal_addr] <= pal_data;
        end
    end

    // =========================================
    // Video clock domain - Line start detection
    // =========================================

    // Detect which line we need to fetch (next visible line)
    wire [9:0] fetch_line = y_count - VID_V_SYNC - VID_V_BPORCH + 1;  // Fetch line ahead
    wire in_vactive = (y_count >= (VID_V_SYNC + VID_V_BPORCH - 1)) && (y_count < (VID_V_SYNC + VID_V_BPORCH + VID_V_ACTIVE - 1));

    // Generate fetch request at end of line (before next visible line)
    reg fetch_request;
    reg fetch_request_ack_sync1, fetch_request_ack_sync2;
    reg [8:0] fetch_line_latched;


    always @(posedge clk_video or negedge reset_n) begin
        if (!reset_n) begin
            fetch_request <= 0;
            fetch_line_latched <= 0;
            fetch_request_ack_sync1 <= 0;
            fetch_request_ack_sync2 <= 0;
        end else begin
            // Sync ack from SDRAM domain
            fetch_request_ack_sync1 <= fetch_request_ack;
            fetch_request_ack_sync2 <= fetch_request_ack_sync1;

            // Clear request when ack received
            if (fetch_request_ack_sync2)
                fetch_request <= 0;

            // Issue fetch request at line start if in active region
            if (line_start && in_vactive && !fetch_request) begin
                fetch_request <= 1;
                fetch_line_latched <= fetch_line[9:0];
            end
        end
    end

    // =========================================
    // Video clock domain - Pixel output
    // =========================================

    wire [9:0] visible_x = x_count - VID_H_SYNC - VID_H_BPORCH;
    wire in_hactive = (x_count >= (VID_H_SYNC + VID_H_BPORCH)) && (x_count < (VID_H_SYNC + VID_H_BPORCH + VID_H_ACTIVE));
    wire in_vactive_display = (y_count >= (VID_V_SYNC + VID_V_BPORCH)) && (y_count < (VID_V_SYNC + VID_V_BPORCH + VID_V_ACTIVE));

    // Pipeline para compensar latencia de BRAM (2 ciclos)
    reg [1:0] sub_pixel_q;
    reg hactive_q1, hactive_q2;
    reg vactive_q1, vactive_q2;
    reg [7:0] palette_index;

    always @(posedge clk_video) begin
        // ETAPA 1: Direccionamiento de BRAM
        // Como escalamos 320 píxeles a 640 (H_ACTIVE), dividimos por 2 adicionalmente.
        // visible_x[9:2] selecciona la palabra de 32 bits (4 píxeles)
        bram_rd_data <= line_buffer[visible_x[9:3]];
        
        // Guardamos los bits bajos para saber qué byte elegir de la palabra
        sub_pixel_q <= visible_x[2:1]; 
        
        // Retrasamos señales de control
        hactive_q1 <= in_hactive;
        vactive_q1 <= in_vactive_display;

        // ETAPA 2: Selección de Píxel (8-bit)
        case (sub_pixel_q)
            2'b00: palette_index <= bram_rd_data[7:0];
            2'b01: palette_index <= bram_rd_data[15:8];
            2'b10: palette_index <= bram_rd_data[23:16];
            2'b11: palette_index <= bram_rd_data[31:24];
        endcase
        hactive_q2 <= hactive_q1;
        vactive_q2 <= vactive_q1;

        // ETAPA 3: Salida Final (Lectura de Paleta Síncrona)
        if (hactive_q2 && vactive_q2) begin
            pixel_color <= palette[palette_index];
        end else begin
            pixel_color <= 24'h000000;
        end
    end

    // =========================================
    // SDRAM clock domain - Burst read FSM
    // =========================================

    // Sync fetch request to SDRAM domain
    reg fetch_request_sync1, fetch_request_sync2;
    reg fetch_request_ack;
    reg [8:0] fetch_line_sdram;

    // FSM states
    localparam ST_IDLE = 2'd0;
    localparam ST_BURST = 2'd1;
    localparam ST_WAIT = 2'd2;

    reg [1:0] state;

    always @(posedge clk_sdram or negedge reset_n) begin
        if (!reset_n) begin
            state <= ST_IDLE;
            burst_rd <= 0;
            burst_addr <= 0;
            burst_len <= 0;
            write_ptr <= 0;
            fetch_request_sync1 <= 0;
            fetch_request_sync2 <= 0;
            fetch_request_ack <= 0;
            fetch_line_sdram <= 0;
        end else begin
            // Sync fetch request
            fetch_request_sync1 <= fetch_request;
            fetch_request_sync2 <= fetch_request_sync1;

            // Default: deassert burst_rd
            burst_rd <= 0;

            case (state)
                ST_IDLE: begin
                    fetch_request_ack <= 0;

                    // Rising edge of fetch request
                    if (fetch_request_sync2 && !fetch_request_ack) begin
                        // Calculate SDRAM address for this line
                        // Each line is 320 bytes = 160 x 16-bit words
                        // For 8-bit indexed: line_addr = base + line * 320 / 2 = base + line * 160
                        fetch_line_sdram <= fetch_line_latched;
                        // burst_addr = base + line * 160 = base + line * 128 + line * 32
                        burst_addr <= fb_base_addr + {fetch_line_latched, 7'b0} + {2'b0, fetch_line_latched, 5'b0};
                        burst_len <= 11'd80;   // 80 READ cmds x BL=2 = 160 x 16-bit words = 320 pixels
                        burst_rd <= 1;
                        write_ptr <= 0;
                        state <= ST_BURST;
                    end
                end

                ST_BURST: begin
                    // Write incoming data to line buffer
                    if (burst_data_valid) begin
                        // Each 32-bit word contains 4 palette indices (4 x 8-bit)
                        // Store as two 16-bit entries in line buffer
                        line_buffer[write_ptr] <= burst_data;      // First 4 pixels
                        write_ptr <= write_ptr + 1;
                    end

                    if (burst_data_done) begin
                        fetch_request_ack <= 1;
                        state <= ST_WAIT;
                    end
                end

                ST_WAIT: begin
                    // Wait for fetch_request to clear before accepting new request
                    if (!fetch_request_sync2) begin
                        fetch_request_ack <= 0;
                        state <= ST_IDLE;
                    end
                end
            endcase
        end
    end

endmodule
