{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "41666666"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23E7D65A79BC59F7BC47406C1714DFAE",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/D_Cache/write_hit_counter",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_hit_counter[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/D_Cache/write_miss_counter",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/D_Cache/write_miss_counter[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_part0[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 29,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/code_addr_o",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/code_addr_o[2]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/pcu_pc",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/as_yet_unhandled_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_asynchronize_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/handle_synchronous_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/is_exception_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/processed_source_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_environment_call_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe21",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 21,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/test_if_external_interrupt_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe22",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 22,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/vExternalISR_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe23",
                                "id": 23,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 23,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/vTaskSwitchContext_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe24",
                                "id": 24,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 24,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTick_flag",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe25",
                                "id": 25,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 25,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/Decode/xTaskIncrementTickpart0_flag",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}