
*** Running vivado
    with args -log izhikevichtestfixed1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source izhikevichtestfixed1.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source izhikevichtestfixed1.tcl -notrace
Command: link_design -top izhikevichtestfixed1 -part xc7k325tfbg676-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tfbg676-3
INFO: [Project 1-454] Reading design checkpoint 'i:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.srcs/sources_1/ip/izhikevichtestfixed1_mult_gen_v12_0_i0/izhikevichtestfixed1_mult_gen_v12_0_i0.dcp' for cell 'izhikevichtestfixed1_struct/a_bv_u/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint 'i:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.srcs/sources_1/ip/izhikevichtestfixed1_c_addsub_v12_0_i1/izhikevichtestfixed1_c_addsub_v12_0_i1.dcp' for cell 'izhikevichtestfixed1_struct/bv_u/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint 'i:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.srcs/sources_1/ip/izhikevichtestfixed1_c_addsub_v12_0_i0/izhikevichtestfixed1_c_addsub_v12_0_i0.dcp' for cell 'izhikevichtestfixed1_struct/j_140/comp0.core_instance0'
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.srcs/constrs_1/imports/sysgen/izhikevichtestfixed1_clock.xdc]
Finished Parsing XDC File [I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.srcs/constrs_1/imports/sysgen/izhikevichtestfixed1_clock.xdc]
Parsing XDC File [I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.srcs/constrs_1/imports/sysgen/izhikevichtestfixed1.xdc]
Finished Parsing XDC File [I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.srcs/constrs_1/imports/sysgen/izhikevichtestfixed1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 850.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 850.473 ; gain = 463.121
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 869.480 ; gain = 19.008

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15ecb2c45

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1480.961 ; gain = 611.480

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 81ab082c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 420 cells and removed 546 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ac301830

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 5 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: eba2e92d

Time (s): cpu = 00:02:02 ; elapsed = 00:02:01 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 64 cells and removed 217 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: eba2e92d

Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: eba2e92d

Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14b17874a

Time (s): cpu = 00:02:02 ; elapsed = 00:02:02 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             420  |             546  |                                              0  |
|  Constant propagation         |               0  |               5  |                                              0  |
|  Sweep                        |              64  |             217  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1626.480 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 98fdfe50

Time (s): cpu = 00:02:03 ; elapsed = 00:02:02 . Memory (MB): peak = 1626.480 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 98fdfe50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1626.480 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 98fdfe50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1626.480 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1626.480 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 98fdfe50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:16 . Memory (MB): peak = 1626.480 ; gain = 776.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1626.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.runs/impl_1/izhikevichtestfixed1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file izhikevichtestfixed1_drc_opted.rpt -pb izhikevichtestfixed1_drc_opted.pb -rpx izhikevichtestfixed1_drc_opted.rpx
Command: report_drc -file izhikevichtestfixed1_drc_opted.rpt -pb izhikevichtestfixed1_drc_opted.pb -rpx izhikevichtestfixed1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.runs/impl_1/izhikevichtestfixed1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1626.480 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 58459b6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1626.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1626.480 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d7681af2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1626.480 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 145a92f53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 145a92f53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.230 ; gain = 54.750
Phase 1 Placer Initialization | Checksum: 145a92f53

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12055e70c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[63]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 4 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 4 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1681.230 ; gain = 0.000
INFO: [Physopt 32-46] Identified 97 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[11]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[5]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[8]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[16]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[13]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[14]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[15]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[8]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[7]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/P[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[14]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/bv_u/comp1.core_instance1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[12]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/P[16]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay/P[9]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[17]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[21]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[26]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[18]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[22]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[29]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[30]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[23]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[32]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[27]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[19]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[31]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[25]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[33]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[28]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[24]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[20]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[44]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[48]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[49]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[46]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[47]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[50]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[35]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[39]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[43]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[45]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[36]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[37]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[40]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[41]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[34]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[38]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[42]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[59]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[57]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[58]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[61]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[62]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[51]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[55]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[53]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[52]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[56]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[60]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net izhikevichtestfixed1_struct/v_mux/Q[54]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 97 nets. Created 211 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 97 nets or cells. Created 211 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1681.230 ; gain = 0.000
INFO: [Physopt 32-457] Pass 1. Identified 5 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell izhikevichtestfixed1_struct/bv/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1. 11 registers were pushed in.
INFO: [Physopt 32-665] Processed cell izhikevichtestfixed1_struct/v_2/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1. 11 registers were pushed in.
INFO: [Physopt 32-665] Processed cell izhikevichtestfixed1_struct/x5v/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1. 11 registers were pushed in.
INFO: [Physopt 32-665] Processed cell izhikevichtestfixed1_struct/v_2_0_04/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1. 11 registers were pushed in.
INFO: [Physopt 32-665] Processed cell izhikevichtestfixed1_struct/a_bv_u/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[3].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1. 11 registers were pushed in.
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 55 existing cells and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1681.230 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1681.230 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            4  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |          211  |              0  |                    97  |           0  |           1  |  00:00:11  |
|  DSP Register                  |            0  |             55  |                     5  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          215  |             55  |                   103  |           0  |           7  |  00:00:12  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1f362ce85

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 1681.230 ; gain = 54.750
Phase 2.2 Global Placement Core | Checksum: 1868c19cf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1681.230 ; gain = 54.750
Phase 2 Global Placement | Checksum: 1868c19cf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a519fec5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 148a8a8dd

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16ac18dd4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 89fc0fb4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: be7519bd

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a524d74e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a524d74e

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: dd20baa5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18fa4edac

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.230 ; gain = 54.750
Phase 3 Detail Placement | Checksum: 18fa4edac

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1681.230 ; gain = 54.750

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ca2b54fa

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ca2b54fa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 1715.227 ; gain = 88.746
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.908. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 238afd671

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.227 ; gain = 88.746
Phase 4.1 Post Commit Optimization | Checksum: 238afd671

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.227 ; gain = 88.746

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 238afd671

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.227 ; gain = 88.746

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 238afd671

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.227 ; gain = 88.746

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1715.227 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c6f6027d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.227 ; gain = 88.746
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6f6027d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.227 ; gain = 88.746
Ending Placer Task | Checksum: 11fa4715a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:43 . Memory (MB): peak = 1715.227 ; gain = 88.746
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:44 . Memory (MB): peak = 1715.227 ; gain = 88.746
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1715.227 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1715.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.runs/impl_1/izhikevichtestfixed1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file izhikevichtestfixed1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1715.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file izhikevichtestfixed1_utilization_placed.rpt -pb izhikevichtestfixed1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file izhikevichtestfixed1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1715.227 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d8f7505c ConstDB: 0 ShapeSum: 46ad20fe RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e56a949a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1951.277 ; gain = 236.051
Post Restoration Checksum: NetGraph: 661b386d NumContArr: 7f4f5c2d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e56a949a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1979.512 ; gain = 264.285

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e56a949a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1988.758 ; gain = 273.531

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e56a949a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 1988.758 ; gain = 273.531
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 155bc8919

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2052.410 ; gain = 337.184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.923 | TNS=-2662.737| WHS=-0.215 | THS=-79.844|

Phase 2 Router Initialization | Checksum: 151743832

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.410 ; gain = 337.184

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6710
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6710
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 229c9473e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.982 | TNS=-2682.001| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193f03ba0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.012 | TNS=-2687.577| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f39aa96

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2052.410 ; gain = 337.184
Phase 4 Rip-up And Reroute | Checksum: 13f39aa96

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16fbdc4f0

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2052.410 ; gain = 337.184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.958 | TNS=-2653.467| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: da98ad84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: da98ad84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184
Phase 5 Delay and Skew Optimization | Checksum: da98ad84

Time (s): cpu = 00:00:55 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c358b47

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.956 | TNS=-2649.858| WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a42d18ba

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184
Phase 6 Post Hold Fix | Checksum: a42d18ba

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.472583 %
  Global Horizontal Routing Utilization  = 0.424803 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: cebfc89d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cebfc89d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7720c27b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:38 . Memory (MB): peak = 2052.410 ; gain = 337.184

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.956 | TNS=-2649.858| WHS=0.044  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 7720c27b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2052.410 ; gain = 337.184
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:39 . Memory (MB): peak = 2052.410 ; gain = 337.184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
187 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:40 . Memory (MB): peak = 2052.410 ; gain = 337.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2052.410 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2052.410 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.runs/impl_1/izhikevichtestfixed1_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.410 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file izhikevichtestfixed1_drc_routed.rpt -pb izhikevichtestfixed1_drc_routed.pb -rpx izhikevichtestfixed1_drc_routed.rpx
Command: report_drc -file izhikevichtestfixed1_drc_routed.rpt -pb izhikevichtestfixed1_drc_routed.pb -rpx izhikevichtestfixed1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.runs/impl_1/izhikevichtestfixed1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file izhikevichtestfixed1_methodology_drc_routed.rpt -pb izhikevichtestfixed1_methodology_drc_routed.pb -rpx izhikevichtestfixed1_methodology_drc_routed.rpx
Command: report_methodology -file izhikevichtestfixed1_methodology_drc_routed.rpt -pb izhikevichtestfixed1_methodology_drc_routed.pb -rpx izhikevichtestfixed1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file I:/netlist_fixed/hdl_netlist/izhikevichtestfixed1.runs/impl_1/izhikevichtestfixed1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file izhikevichtestfixed1_power_routed.rpt -pb izhikevichtestfixed1_power_summary_routed.pb -rpx izhikevichtestfixed1_power_routed.rpx
Command: report_power -file izhikevichtestfixed1_power_routed.rpt -pb izhikevichtestfixed1_power_summary_routed.pb -rpx izhikevichtestfixed1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
199 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file izhikevichtestfixed1_route_status.rpt -pb izhikevichtestfixed1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file izhikevichtestfixed1_timing_summary_routed.rpt -pb izhikevichtestfixed1_timing_summary_routed.pb -rpx izhikevichtestfixed1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file izhikevichtestfixed1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file izhikevichtestfixed1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file izhikevichtestfixed1_bus_skew_routed.rpt -pb izhikevichtestfixed1_bus_skew_routed.pb -rpx izhikevichtestfixed1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jan 20 16:55:21 2021...
