[
  {
    "path": "Interprocess_communications",
    "mode": "040000",
    "type": "tree",
    "sha": "ca6616d4db7b14046a7fd6d45d3340f8208db0b5",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/ca6616d4db7b14046a7fd6d45d3340f8208db0b5"
  },
  {
    "path": "Misc_constructs",
    "mode": "040000",
    "type": "tree",
    "sha": "076a1d2ad7bb296b461ce28201a36a10af07a4e8",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/076a1d2ad7bb296b461ce28201a36a10af07a4e8"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "83b5bbbf75fffa4de8735773b8d8aeab854b1549",
    "size": 326,
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/blobs/83b5bbbf75fffa4de8735773b8d8aeab854b1549"
  },
  {
    "path": "assertion",
    "mode": "040000",
    "type": "tree",
    "sha": "038a0bd4e2d62c503361eab00968a15fa5899041",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/038a0bd4e2d62c503361eab00968a15fa5899041"
  },
  {
    "path": "blocking_non_blocking",
    "mode": "040000",
    "type": "tree",
    "sha": "e125403604a8c6f0008227b38f764a0f84359897",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/e125403604a8c6f0008227b38f764a0f84359897"
  },
  {
    "path": "break_continue",
    "mode": "040000",
    "type": "tree",
    "sha": "d6ffc7f81f7bf22e785aa104b7fc35d312928a03",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/d6ffc7f81f7bf22e785aa104b7fc35d312928a03"
  },
  {
    "path": "classes",
    "mode": "040000",
    "type": "tree",
    "sha": "d94f5ca0649d6616cd863b3ad469c7fbed97f0c7",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/d94f5ca0649d6616cd863b3ad469c7fbed97f0c7"
  },
  {
    "path": "conditional_statement",
    "mode": "040000",
    "type": "tree",
    "sha": "37b85736020cc15176497a9c73e56b1b8482e002",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/37b85736020cc15176497a9c73e56b1b8482e002"
  },
  {
    "path": "constraints",
    "mode": "040000",
    "type": "tree",
    "sha": "01f87053d7f6c1e5bb6eb9f8af51f8ecd44b4997",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/01f87053d7f6c1e5bb6eb9f8af51f8ecd44b4997"
  },
  {
    "path": "data_type",
    "mode": "040000",
    "type": "tree",
    "sha": "24786ff4b7728f182a96fc59d8d9d5ae13fdcce5",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/24786ff4b7728f182a96fc59d8d9d5ae13fdcce5"
  },
  {
    "path": "doc",
    "mode": "040000",
    "type": "tree",
    "sha": "89ad2446585fa0023fb07a1ca1d561435fdef4ef",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/89ad2446585fa0023fb07a1ca1d561435fdef4ef"
  },
  {
    "path": "fine_grain_process_control",
    "mode": "040000",
    "type": "tree",
    "sha": "3abe26aed430adb9890545d77f38950c30289db6",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/3abe26aed430adb9890545d77f38950c30289db6"
  },
  {
    "path": "functional_coverages",
    "mode": "040000",
    "type": "tree",
    "sha": "67843cdc421d76938c8a948f4f2445e1c6d99fad",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/67843cdc421d76938c8a948f4f2445e1c6d99fad"
  },
  {
    "path": "functions",
    "mode": "040000",
    "type": "tree",
    "sha": "f07230353d62a8c2699902a0cdf0ed4e12abcbb9",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/f07230353d62a8c2699902a0cdf0ed4e12abcbb9"
  },
  {
    "path": "interface",
    "mode": "040000",
    "type": "tree",
    "sha": "673ac490737c95293f26333ac713c87ff4067ace",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/673ac490737c95293f26333ac713c87ff4067ace"
  },
  {
    "path": "loops",
    "mode": "040000",
    "type": "tree",
    "sha": "2bd3126eeec68e653e68132a67b33474739300d3",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/2bd3126eeec68e653e68132a67b33474739300d3"
  },
  {
    "path": "macros_and_parameters",
    "mode": "040000",
    "type": "tree",
    "sha": "1737db15afbb5fde53a66b99cecc19d636cc0c70",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/1737db15afbb5fde53a66b99cecc19d636cc0c70"
  },
  {
    "path": "operators",
    "mode": "040000",
    "type": "tree",
    "sha": "4f3b15b32b01c964e47521f7a18cf34344cdc167",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/4f3b15b32b01c964e47521f7a18cf34344cdc167"
  },
  {
    "path": "processes",
    "mode": "040000",
    "type": "tree",
    "sha": "ebfba576ac18ab527c3d14f091ce5150ccb944b4",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/ebfba576ac18ab527c3d14f091ce5150ccb944b4"
  },
  {
    "path": "tasks",
    "mode": "040000",
    "type": "tree",
    "sha": "d39660d990b1f6ff29ba9ad6155342fe0737fcee",
    "url": "https://api.github.com/repos/mbits-mirafra/SystemVerilogCourse/git/trees/d39660d990b1f6ff29ba9ad6155342fe0737fcee"
  }
]