

================================================================
== Vivado HLS Report for 'dense_array_ap_fixed_8u_array_ap_fixed_20_8_5_3_0_16u_config22_s'
================================================================
* Date:           Thu Dec 12 22:34:54 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.030 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69| 0.416 us | 0.416 us |   69|   69|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                             |                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                   Instance                                  |                              Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147  |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s  |       67|       67| 0.404 us | 0.404 us |   64|   64| function |
        +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|    1737|   1689|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    551|    -|
|Register         |        -|      -|     533|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|    2270|   2246|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                   Instance                                  |                              Module                              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147  |dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s  |        0|      1|  1737|  1689|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                        |                                                                  |        0|      1|  1737|  1689|    0|
    +-----------------------------------------------------------------------------+------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op189  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op71   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   6|           3|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  317|         71|    1|         71|
    |ap_done                       |    9|          2|    1|          2|
    |data_stream_V_data_0_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_3_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_4_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_5_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_6_V_blk_n  |    9|          2|    1|          2|
    |data_stream_V_data_7_V_blk_n  |    9|          2|    1|          2|
    |real_start                    |    9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |    9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |    9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |    9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |    9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |    9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |    9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  551|        123|   27|        123|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                           Name                                           | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  70|   0|   70|          0|
    |ap_done_reg                                                                               |   1|   0|    1|          0|
    |data_0_V_reg_251                                                                          |  20|   0|   20|          0|
    |data_1_V_reg_256                                                                          |  20|   0|   20|          0|
    |data_2_V_reg_261                                                                          |  20|   0|   20|          0|
    |data_3_V_reg_266                                                                          |  20|   0|   20|          0|
    |data_4_V_reg_271                                                                          |  20|   0|   20|          0|
    |data_5_V_reg_276                                                                          |  20|   0|   20|          0|
    |data_6_V_reg_281                                                                          |  20|   0|   20|          0|
    |data_7_V_reg_286                                                                          |  20|   0|   20|          0|
    |grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                            |   1|   0|    1|          0|
    |tmp_data_0_V_reg_291                                                                      |  20|   0|   20|          0|
    |tmp_data_10_V_reg_336                                                                     |  20|   0|   20|          0|
    |tmp_data_11_V_reg_341                                                                     |  20|   0|   20|          0|
    |tmp_data_12_V_reg_346                                                                     |  20|   0|   20|          0|
    |tmp_data_13_V_reg_351                                                                     |  20|   0|   20|          0|
    |tmp_data_14_V_reg_356                                                                     |  20|   0|   20|          0|
    |tmp_data_15_V_reg_361                                                                     |  20|   0|   20|          0|
    |tmp_data_1_V_reg_296                                                                      |  20|   0|   20|          0|
    |tmp_data_2_V_reg_301                                                                      |  20|   0|   20|          0|
    |tmp_data_3_V_reg_306                                                                      |  20|   0|   20|          0|
    |tmp_data_4_V_reg_311                                                                      |  20|   0|   20|          0|
    |tmp_data_5_V_reg_316                                                                      |  20|   0|   20|          0|
    |tmp_data_7_V_reg_321                                                                      |  20|   0|   20|          0|
    |tmp_data_8_V_reg_326                                                                      |  20|   0|   20|          0|
    |tmp_data_9_V_reg_331                                                                      |  20|   0|   20|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                     | 533|   0|  533|          0|
    +------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> | return value |
|data_stream_V_data_0_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_0_V                       |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_1_V                       |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_2_V                       |    pointer   |
|data_stream_V_data_3_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_3_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_3_V                       |    pointer   |
|data_stream_V_data_4_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_4_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_4_V                       |    pointer   |
|data_stream_V_data_5_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_5_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_5_V                       |    pointer   |
|data_stream_V_data_6_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_6_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_6_V                       |    pointer   |
|data_stream_V_data_7_V_dout     |  in |   20|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|data_stream_V_data_7_V_read     | out |    1|   ap_fifo  |                       data_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_0_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_0_V                       |    pointer   |
|res_stream_V_data_1_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_1_V                       |    pointer   |
|res_stream_V_data_2_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_2_V                       |    pointer   |
|res_stream_V_data_3_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_3_V                       |    pointer   |
|res_stream_V_data_4_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_4_V                       |    pointer   |
|res_stream_V_data_5_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_5_V                       |    pointer   |
|res_stream_V_data_6_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_6_V                       |    pointer   |
|res_stream_V_data_7_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_7_V                       |    pointer   |
|res_stream_V_data_8_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_8_V                       |    pointer   |
|res_stream_V_data_9_V_din       | out |   20|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                        res_stream_V_data_9_V                       |    pointer   |
|res_stream_V_data_10_V_din      | out |   20|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_10_V                       |    pointer   |
|res_stream_V_data_11_V_din      | out |   20|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_11_V                       |    pointer   |
|res_stream_V_data_12_V_din      | out |   20|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_12_V                       |    pointer   |
|res_stream_V_data_13_V_din      | out |   20|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_13_V                       |    pointer   |
|res_stream_V_data_14_V_din      | out |   20|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_14_V                       |    pointer   |
|res_stream_V_data_15_V_din      | out |   20|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                       res_stream_V_data_15_V                       |    pointer   |
+--------------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.18>
ST_1 : Operation 71 [1/1] (2.18ns)   --->   "%empty = call { i20, i20, i20, i20, i20, i20, i20, i20 } @_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P(i20* %data_stream_V_data_0_V, i20* %data_stream_V_data_1_V, i20* %data_stream_V_data_2_V, i20* %data_stream_V_data_3_V, i20* %data_stream_V_data_4_V, i20* %data_stream_V_data_5_V, i20* %data_stream_V_data_6_V, i20* %data_stream_V_data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 71 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_0_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 0" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 72 'extractvalue' 'data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_1_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 1" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 73 'extractvalue' 'data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_2_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 2" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 74 'extractvalue' 'data_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_3_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 3" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 75 'extractvalue' 'data_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_4_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 4" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 76 'extractvalue' 'data_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_5_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 5" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 77 'extractvalue' 'data_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_6_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 6" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 78 'extractvalue' 'data_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_7_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20 } %empty, 7" [firmware/nnet_utils/nnet_dense_stream.h:40]   --->   Operation 79 'extractvalue' 'data_7_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 80 [68/68] (3.65ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 80 'call' 'call_ret' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 81 [67/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 81 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 82 [66/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 82 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 83 [65/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 83 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 84 [64/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 84 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 85 [63/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 85 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 86 [62/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 86 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 87 [61/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 87 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 88 [60/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 88 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 89 [59/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 89 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.37>
ST_12 : Operation 90 [58/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 90 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 91 [57/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 91 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.37>
ST_14 : Operation 92 [56/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 92 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.37>
ST_15 : Operation 93 [55/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 93 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 94 [54/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 94 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 95 [53/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 95 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.37>
ST_18 : Operation 96 [52/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 96 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 4.37>
ST_19 : Operation 97 [51/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 97 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.37>
ST_20 : Operation 98 [50/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 98 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 4.37>
ST_21 : Operation 99 [49/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 99 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.37>
ST_22 : Operation 100 [48/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 100 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 4.37>
ST_23 : Operation 101 [47/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 101 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 4.37>
ST_24 : Operation 102 [46/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 102 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 4.37>
ST_25 : Operation 103 [45/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 103 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.37>
ST_26 : Operation 104 [44/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 104 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 4.37>
ST_27 : Operation 105 [43/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 105 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 4.37>
ST_28 : Operation 106 [42/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 106 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 4.37>
ST_29 : Operation 107 [41/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 107 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 4.37>
ST_30 : Operation 108 [40/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 108 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 4.37>
ST_31 : Operation 109 [39/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 109 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 4.37>
ST_32 : Operation 110 [38/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 110 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 4.37>
ST_33 : Operation 111 [37/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 111 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 4.37>
ST_34 : Operation 112 [36/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 112 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 4.37>
ST_35 : Operation 113 [35/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 113 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 4.37>
ST_36 : Operation 114 [34/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 114 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 4.37>
ST_37 : Operation 115 [33/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 115 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 4.37>
ST_38 : Operation 116 [32/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 116 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 4.37>
ST_39 : Operation 117 [31/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 117 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 4.37>
ST_40 : Operation 118 [30/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 118 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 4.37>
ST_41 : Operation 119 [29/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 119 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 4.37>
ST_42 : Operation 120 [28/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 120 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 4.37>
ST_43 : Operation 121 [27/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 121 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 4.37>
ST_44 : Operation 122 [26/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 122 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 4.37>
ST_45 : Operation 123 [25/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 123 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 4.37>
ST_46 : Operation 124 [24/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 124 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 4.37>
ST_47 : Operation 125 [23/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 125 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 4.37>
ST_48 : Operation 126 [22/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 126 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 48> <Delay = 4.37>
ST_49 : Operation 127 [21/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 127 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 4.37>
ST_50 : Operation 128 [20/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 128 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 4.37>
ST_51 : Operation 129 [19/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 129 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 4.37>
ST_52 : Operation 130 [18/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 130 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 52> <Delay = 4.37>
ST_53 : Operation 131 [17/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 131 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 4.37>
ST_54 : Operation 132 [16/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 132 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 4.37>
ST_55 : Operation 133 [15/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 133 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 4.37>
ST_56 : Operation 134 [14/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 134 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 56> <Delay = 4.37>
ST_57 : Operation 135 [13/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 135 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 4.37>
ST_58 : Operation 136 [12/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 136 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 4.37>
ST_59 : Operation 137 [11/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 137 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 4.37>
ST_60 : Operation 138 [10/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 138 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 4.37>
ST_61 : Operation 139 [9/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 139 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 4.37>
ST_62 : Operation 140 [8/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 140 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 4.37>
ST_63 : Operation 141 [7/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 141 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 4.37>
ST_64 : Operation 142 [6/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 142 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 64> <Delay = 4.37>
ST_65 : Operation 143 [5/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 143 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 4.37>
ST_66 : Operation 144 [4/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 144 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 4.37>
ST_67 : Operation 145 [3/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 145 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 4.37>
ST_68 : Operation 146 [2/68] (4.37ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 146 'call' 'call_ret' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 68> <Delay = 4.02>
ST_69 : Operation 147 [1/68] (4.02ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"(i20 %data_0_V, i20 %data_1_V, i20 %data_2_V, i20 %data_3_V, i20 %data_4_V, i20 %data_5_V, i20 %data_6_V, i20 %data_7_V)" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 147 'call' 'call_ret' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 0" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 148 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 1" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 149 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 2" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 150 'extractvalue' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 3" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 151 'extractvalue' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 4" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 152 'extractvalue' 'tmp_data_4_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 5" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 153 'extractvalue' 'tmp_data_5_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 6" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 154 'extractvalue' 'tmp_data_7_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 7" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 155 'extractvalue' 'tmp_data_8_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 8" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 156 'extractvalue' 'tmp_data_9_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 9" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 157 'extractvalue' 'tmp_data_10_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 10" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 158 'extractvalue' 'tmp_data_11_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 11" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 159 'extractvalue' 'tmp_data_12_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 12" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 160 'extractvalue' 'tmp_data_13_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 13" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 161 'extractvalue' 'tmp_data_14_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 14" [firmware/nnet_utils/nnet_dense_stream.h:48]   --->   Operation 162 'extractvalue' 'tmp_data_15_V' <Predicate = true> <Delay = 0.00>

State 70 <SV = 69> <Delay = 2.18>
ST_70 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 163 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 164 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 165 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 166 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 167 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 167 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 168 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 169 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 170 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 171 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 172 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 173 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 174 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 175 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 176 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 177 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 178 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 179 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 180 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 181 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 182 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 183 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 184 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 185 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 186 'specinterface' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str39) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:36]   --->   Operation 187 'specloopname' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str41) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:51]   --->   Operation 188 'specloopname' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 189 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P(i20* %res_stream_V_data_0_V, i20* %res_stream_V_data_1_V, i20* %res_stream_V_data_2_V, i20* %res_stream_V_data_3_V, i20* %res_stream_V_data_4_V, i20* %res_stream_V_data_5_V, i20* %res_stream_V_data_6_V, i20* %res_stream_V_data_7_V, i20* %res_stream_V_data_8_V, i20* %res_stream_V_data_9_V, i20* %res_stream_V_data_10_V, i20* %res_stream_V_data_11_V, i20* %res_stream_V_data_12_V, i20* %res_stream_V_data_13_V, i20* %res_stream_V_data_14_V, i20* %res_stream_V_data_15_V, i20 %tmp_data_0_V, i20 %tmp_data_1_V, i20 %tmp_data_2_V, i20 %tmp_data_3_V, i20 %tmp_data_4_V, i20 %tmp_data_5_V, i20 510, i20 %tmp_data_7_V, i20 %tmp_data_8_V, i20 %tmp_data_9_V, i20 %tmp_data_10_V, i20 %tmp_data_11_V, i20 %tmp_data_12_V, i20 %tmp_data_13_V, i20 %tmp_data_14_V, i20 %tmp_data_15_V)" [firmware/nnet_utils/nnet_dense_stream.h:62]   --->   Operation 189 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_70 : Operation 190 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_stream.h:64]   --->   Operation 190 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_stream_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
data_0_V          (extractvalue ) [ 00100000000000000000000000000000000000000000000000000000000000000000000]
data_1_V          (extractvalue ) [ 00110000000000000000000000000000000000000000000000000000000000000000000]
data_2_V          (extractvalue ) [ 00111000000000000000000000000000000000000000000000000000000000000000000]
data_3_V          (extractvalue ) [ 00111111111111111111110000000000000000000000000000000000000000000000000]
data_4_V          (extractvalue ) [ 00111111111111111111111111111000000000000000000000000000000000000000000]
data_5_V          (extractvalue ) [ 00111111111111111111111111111111111110000000000000000000000000000000000]
data_6_V          (extractvalue ) [ 00111111111111111111111111111111111111111110000000000000000000000000000]
data_7_V          (extractvalue ) [ 00111111111111111111111111111111111111111111111110000000000000000000000]
call_ret          (call         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
tmp_data_0_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_1_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_2_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_3_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_4_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_5_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_7_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_8_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_9_V      (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_10_V     (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_11_V     (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_12_V     (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_13_V     (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_14_V     (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
tmp_data_15_V     (extractvalue ) [ 00000000000000000000000000000000000000000000000000000000000000000000001]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln36 (specloopname ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln51 (specloopname ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
write_ln62        (write        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln64          (ret          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_stream_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_stream_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_stream_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_stream_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_stream_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_stream_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_stream_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_stream_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_stream_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_stream_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_stream_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_stream_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_stream_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_stream_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_stream_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_stream_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_stream_V_data_8_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_stream_V_data_9_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_stream_V_data_10_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_stream_V_data_11_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_stream_V_data_12_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_stream_V_data_13_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_stream_V_data_14_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_stream_V_data_15_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_stream_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22>"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="empty_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="160" slack="0"/>
<pin id="76" dir="0" index="1" bw="20" slack="0"/>
<pin id="77" dir="0" index="2" bw="20" slack="0"/>
<pin id="78" dir="0" index="3" bw="20" slack="0"/>
<pin id="79" dir="0" index="4" bw="20" slack="0"/>
<pin id="80" dir="0" index="5" bw="20" slack="0"/>
<pin id="81" dir="0" index="6" bw="20" slack="0"/>
<pin id="82" dir="0" index="7" bw="20" slack="0"/>
<pin id="83" dir="0" index="8" bw="20" slack="0"/>
<pin id="84" dir="1" index="9" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="write_ln62_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="20" slack="0"/>
<pin id="97" dir="0" index="2" bw="20" slack="0"/>
<pin id="98" dir="0" index="3" bw="20" slack="0"/>
<pin id="99" dir="0" index="4" bw="20" slack="0"/>
<pin id="100" dir="0" index="5" bw="20" slack="0"/>
<pin id="101" dir="0" index="6" bw="20" slack="0"/>
<pin id="102" dir="0" index="7" bw="20" slack="0"/>
<pin id="103" dir="0" index="8" bw="20" slack="0"/>
<pin id="104" dir="0" index="9" bw="20" slack="0"/>
<pin id="105" dir="0" index="10" bw="20" slack="0"/>
<pin id="106" dir="0" index="11" bw="20" slack="0"/>
<pin id="107" dir="0" index="12" bw="20" slack="0"/>
<pin id="108" dir="0" index="13" bw="20" slack="0"/>
<pin id="109" dir="0" index="14" bw="20" slack="0"/>
<pin id="110" dir="0" index="15" bw="20" slack="0"/>
<pin id="111" dir="0" index="16" bw="20" slack="0"/>
<pin id="112" dir="0" index="17" bw="20" slack="1"/>
<pin id="113" dir="0" index="18" bw="20" slack="1"/>
<pin id="114" dir="0" index="19" bw="20" slack="1"/>
<pin id="115" dir="0" index="20" bw="20" slack="1"/>
<pin id="116" dir="0" index="21" bw="20" slack="1"/>
<pin id="117" dir="0" index="22" bw="20" slack="1"/>
<pin id="118" dir="0" index="23" bw="10" slack="0"/>
<pin id="119" dir="0" index="24" bw="20" slack="1"/>
<pin id="120" dir="0" index="25" bw="20" slack="1"/>
<pin id="121" dir="0" index="26" bw="20" slack="1"/>
<pin id="122" dir="0" index="27" bw="20" slack="1"/>
<pin id="123" dir="0" index="28" bw="20" slack="1"/>
<pin id="124" dir="0" index="29" bw="20" slack="1"/>
<pin id="125" dir="0" index="30" bw="20" slack="1"/>
<pin id="126" dir="0" index="31" bw="20" slack="1"/>
<pin id="127" dir="0" index="32" bw="20" slack="1"/>
<pin id="128" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln62/70 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="300" slack="0"/>
<pin id="149" dir="0" index="1" bw="20" slack="1"/>
<pin id="150" dir="0" index="2" bw="20" slack="1"/>
<pin id="151" dir="0" index="3" bw="20" slack="1"/>
<pin id="152" dir="0" index="4" bw="20" slack="1"/>
<pin id="153" dir="0" index="5" bw="20" slack="1"/>
<pin id="154" dir="0" index="6" bw="20" slack="1"/>
<pin id="155" dir="0" index="7" bw="20" slack="1"/>
<pin id="156" dir="0" index="8" bw="20" slack="1"/>
<pin id="157" dir="1" index="9" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="data_0_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="160" slack="0"/>
<pin id="161" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_0_V/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="data_1_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="160" slack="0"/>
<pin id="165" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_1_V/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="data_2_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="160" slack="0"/>
<pin id="169" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_2_V/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="data_3_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="160" slack="0"/>
<pin id="173" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_3_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="data_4_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="160" slack="0"/>
<pin id="177" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_4_V/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="data_5_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="160" slack="0"/>
<pin id="181" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_5_V/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="data_6_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="160" slack="0"/>
<pin id="185" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_6_V/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="data_7_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="160" slack="0"/>
<pin id="189" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_7_V/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_data_0_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="300" slack="0"/>
<pin id="193" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/69 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_data_1_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="300" slack="0"/>
<pin id="197" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/69 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_data_2_V_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="300" slack="0"/>
<pin id="201" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/69 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_data_3_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="300" slack="0"/>
<pin id="205" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/69 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_data_4_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="300" slack="0"/>
<pin id="209" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/69 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_data_5_V_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="300" slack="0"/>
<pin id="213" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/69 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_data_7_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="300" slack="0"/>
<pin id="217" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/69 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_data_8_V_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="300" slack="0"/>
<pin id="221" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/69 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_data_9_V_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="300" slack="0"/>
<pin id="225" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/69 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_data_10_V_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="300" slack="0"/>
<pin id="229" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/69 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_data_11_V_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="300" slack="0"/>
<pin id="233" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/69 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_data_12_V_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="300" slack="0"/>
<pin id="237" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/69 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_data_13_V_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="300" slack="0"/>
<pin id="241" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/69 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_data_14_V_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="300" slack="0"/>
<pin id="245" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/69 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_data_15_V_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="300" slack="0"/>
<pin id="249" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/69 "/>
</bind>
</comp>

<comp id="251" class="1005" name="data_0_V_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="20" slack="1"/>
<pin id="253" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V "/>
</bind>
</comp>

<comp id="256" class="1005" name="data_1_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="1"/>
<pin id="258" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="data_2_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="20" slack="1"/>
<pin id="263" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="data_3_V_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="20" slack="1"/>
<pin id="268" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V "/>
</bind>
</comp>

<comp id="271" class="1005" name="data_4_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="20" slack="1"/>
<pin id="273" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="data_5_V_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="20" slack="1"/>
<pin id="278" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V "/>
</bind>
</comp>

<comp id="281" class="1005" name="data_6_V_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="20" slack="1"/>
<pin id="283" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V "/>
</bind>
</comp>

<comp id="286" class="1005" name="data_7_V_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="20" slack="1"/>
<pin id="288" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_data_0_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="20" slack="1"/>
<pin id="293" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_data_1_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="20" slack="1"/>
<pin id="298" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_data_2_V_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="20" slack="1"/>
<pin id="303" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_data_3_V_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="20" slack="1"/>
<pin id="308" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_data_4_V_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="20" slack="1"/>
<pin id="313" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_data_5_V_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="20" slack="1"/>
<pin id="318" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_data_7_V_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="20" slack="1"/>
<pin id="323" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_7_V "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_data_8_V_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="20" slack="1"/>
<pin id="328" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_8_V "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_data_9_V_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="20" slack="1"/>
<pin id="333" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_9_V "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_data_10_V_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="20" slack="1"/>
<pin id="338" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_10_V "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_data_11_V_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="20" slack="1"/>
<pin id="343" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_11_V "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_data_12_V_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="20" slack="1"/>
<pin id="348" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_12_V "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_data_13_V_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="20" slack="1"/>
<pin id="353" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_13_V "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_data_14_V_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="20" slack="1"/>
<pin id="358" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_14_V "/>
</bind>
</comp>

<comp id="361" class="1005" name="tmp_data_15_V_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="20" slack="1"/>
<pin id="363" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_15_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="94" pin=9"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="94" pin=10"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="94" pin=11"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="94" pin=12"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="94" pin=13"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="94" pin=14"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="94" pin=15"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="94" pin=16"/></net>

<net id="146"><net_src comp="72" pin="0"/><net_sink comp="94" pin=23"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="74" pin="9"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="74" pin="9"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="74" pin="9"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="74" pin="9"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="74" pin="9"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="74" pin="9"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="74" pin="9"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="74" pin="9"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="147" pin="9"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="147" pin="9"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="147" pin="9"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="147" pin="9"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="147" pin="9"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="147" pin="9"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="147" pin="9"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="147" pin="9"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="147" pin="9"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="147" pin="9"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="147" pin="9"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="147" pin="9"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="147" pin="9"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="147" pin="9"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="147" pin="9"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="159" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="259"><net_src comp="163" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="264"><net_src comp="167" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="147" pin=3"/></net>

<net id="269"><net_src comp="171" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="147" pin=4"/></net>

<net id="274"><net_src comp="175" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="147" pin=5"/></net>

<net id="279"><net_src comp="179" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="147" pin=6"/></net>

<net id="284"><net_src comp="183" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="147" pin=7"/></net>

<net id="289"><net_src comp="187" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="147" pin=8"/></net>

<net id="294"><net_src comp="191" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="94" pin=17"/></net>

<net id="299"><net_src comp="195" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="94" pin=18"/></net>

<net id="304"><net_src comp="199" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="94" pin=19"/></net>

<net id="309"><net_src comp="203" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="94" pin=20"/></net>

<net id="314"><net_src comp="207" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="94" pin=21"/></net>

<net id="319"><net_src comp="211" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="94" pin=22"/></net>

<net id="324"><net_src comp="215" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="94" pin=24"/></net>

<net id="329"><net_src comp="219" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="94" pin=25"/></net>

<net id="334"><net_src comp="223" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="94" pin=26"/></net>

<net id="339"><net_src comp="227" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="94" pin=27"/></net>

<net id="344"><net_src comp="231" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="94" pin=28"/></net>

<net id="349"><net_src comp="235" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="94" pin=29"/></net>

<net id="354"><net_src comp="239" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="94" pin=30"/></net>

<net id="359"><net_src comp="243" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="94" pin=31"/></net>

<net id="364"><net_src comp="247" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="94" pin=32"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_stream_V_data_0_V | {70 }
	Port: res_stream_V_data_1_V | {70 }
	Port: res_stream_V_data_2_V | {70 }
	Port: res_stream_V_data_3_V | {70 }
	Port: res_stream_V_data_4_V | {70 }
	Port: res_stream_V_data_5_V | {70 }
	Port: res_stream_V_data_6_V | {70 }
	Port: res_stream_V_data_7_V | {70 }
	Port: res_stream_V_data_8_V | {70 }
	Port: res_stream_V_data_9_V | {70 }
	Port: res_stream_V_data_10_V | {70 }
	Port: res_stream_V_data_11_V | {70 }
	Port: res_stream_V_data_12_V | {70 }
	Port: res_stream_V_data_13_V | {70 }
	Port: res_stream_V_data_14_V | {70 }
	Port: res_stream_V_data_15_V | {70 }
 - Input state : 
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_0_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_1_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_2_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_3_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_4_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_5_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_6_V | {1 }
	Port: dense<array<ap_fixed,8u>,array<ap_fixed<20,8,5,3,0>,16u>,config22> : data_stream_V_data_7_V | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_7_V : 1
		tmp_data_8_V : 1
		tmp_data_9_V : 1
		tmp_data_10_V : 1
		tmp_data_11_V : 1
		tmp_data_12_V : 1
		tmp_data_13_V : 1
		tmp_data_14_V : 1
		tmp_data_15_V : 1
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s_fu_147 |    1    | 5.28633 |   1531  |   1186  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                               empty_read_fu_74                              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                            write_ln62_write_fu_94                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               data_0_V_fu_159                               |    0    |    0    |    0    |    0    |
|          |                               data_1_V_fu_163                               |    0    |    0    |    0    |    0    |
|          |                               data_2_V_fu_167                               |    0    |    0    |    0    |    0    |
|          |                               data_3_V_fu_171                               |    0    |    0    |    0    |    0    |
|          |                               data_4_V_fu_175                               |    0    |    0    |    0    |    0    |
|          |                               data_5_V_fu_179                               |    0    |    0    |    0    |    0    |
|          |                               data_6_V_fu_183                               |    0    |    0    |    0    |    0    |
|          |                               data_7_V_fu_187                               |    0    |    0    |    0    |    0    |
|          |                             tmp_data_0_V_fu_191                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_1_V_fu_195                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_2_V_fu_199                             |    0    |    0    |    0    |    0    |
|extractvalue|                             tmp_data_3_V_fu_203                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_4_V_fu_207                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_5_V_fu_211                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_7_V_fu_215                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_8_V_fu_219                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_9_V_fu_223                             |    0    |    0    |    0    |    0    |
|          |                             tmp_data_10_V_fu_227                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_11_V_fu_231                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_12_V_fu_235                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_13_V_fu_239                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_14_V_fu_243                            |    0    |    0    |    0    |    0    |
|          |                             tmp_data_15_V_fu_247                            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                             |    1    | 5.28633 |   1531  |   1186  |
|----------|-----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   data_0_V_reg_251  |   20   |
|   data_1_V_reg_256  |   20   |
|   data_2_V_reg_261  |   20   |
|   data_3_V_reg_266  |   20   |
|   data_4_V_reg_271  |   20   |
|   data_5_V_reg_276  |   20   |
|   data_6_V_reg_281  |   20   |
|   data_7_V_reg_286  |   20   |
| tmp_data_0_V_reg_291|   20   |
|tmp_data_10_V_reg_336|   20   |
|tmp_data_11_V_reg_341|   20   |
|tmp_data_12_V_reg_346|   20   |
|tmp_data_13_V_reg_351|   20   |
|tmp_data_14_V_reg_356|   20   |
|tmp_data_15_V_reg_361|   20   |
| tmp_data_1_V_reg_296|   20   |
| tmp_data_2_V_reg_301|   20   |
| tmp_data_3_V_reg_306|   20   |
| tmp_data_4_V_reg_311|   20   |
| tmp_data_5_V_reg_316|   20   |
| tmp_data_7_V_reg_321|   20   |
| tmp_data_8_V_reg_326|   20   |
| tmp_data_9_V_reg_331|   20   |
+---------------------+--------+
|        Total        |   460  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    5   |  1531  |  1186  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   460  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |  1991  |  1186  |
+-----------+--------+--------+--------+--------+
