0.7
2020.2
May 22 2025
00:13:55
C:/Users/Anjali verma/VLSI Insights/VLSI Insights.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Anjali verma/VLSI Insights/VLSI Insights.srcs/sim_1/new/tb_HF.v,1759999597,verilog,,,,tb_HF,,,../../../../../../../xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Anjali verma/VLSI Insights/VLSI Insights.srcs/sources_1/new/half_adder.v,1759998362,verilog,,C:/Users/Anjali verma/VLSI Insights/VLSI Insights.srcs/sim_1/new/tb_HF.v,,half_adder,,,../../../../../../../xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
