<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: GCLK_GENCTRL_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">GCLK_GENCTRL_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___g_c_l_k.html">Generic Clock Generator</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="GCLK_GENCTRL_Type" -->
<p><a href="union_g_c_l_k___g_e_n_c_t_r_l___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a7d1722f06adc919de88f97b804f1b858">ID</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aee105de6b15fc76ec3bfb86e807b0ec6">__pad0__</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#abea54c6dbd65d743abd94cb96e811ecd">SRC</a>:5</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aacacaf7d1830c224950f4ad7ca5324b0">__pad1__</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a78a083801d5776bdd03e8161f75b7901">GENEN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a4cc3e1807e181d5708882ef2f1d95377">IDC</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a5abb899024db2aeb89d5b61b68e9f925">OOV</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a6fd55e0d3633d0f587579b80c3a64931">OE</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#ae9aa8d19be60496d708be9eba805d08e">DIVSEL</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a12451b6b3f8bd0ef8b95fe867b2289d6">RUNSTDBY</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aef4e4cf81296189960364fd2c6ee18a8">__pad2__</a>:10</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a49e2be435fbe7aacd1413f24fd27c8ca">bit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a95549d54d3c09791b9a106d45e9062c7">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="aee105de6b15fc76ec3bfb86e807b0ec6"></a><!-- doxytag: member="GCLK_GENCTRL_Type::__pad0__" ref="aee105de6b15fc76ec3bfb86e807b0ec6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aee105de6b15fc76ec3bfb86e807b0ec6">GCLK_GENCTRL_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 4.. 7 Reserved </p>

</div>
</div>
<a class="anchor" id="aacacaf7d1830c224950f4ad7ca5324b0"></a><!-- doxytag: member="GCLK_GENCTRL_Type::__pad1__" ref="aacacaf7d1830c224950f4ad7ca5324b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aacacaf7d1830c224950f4ad7ca5324b0">GCLK_GENCTRL_Type::__pad1__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 13..15 Reserved </p>

</div>
</div>
<a class="anchor" id="aef4e4cf81296189960364fd2c6ee18a8"></a><!-- doxytag: member="GCLK_GENCTRL_Type::__pad2__" ref="aef4e4cf81296189960364fd2c6ee18a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#aef4e4cf81296189960364fd2c6ee18a8">GCLK_GENCTRL_Type::__pad2__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 22..31 Reserved </p>

</div>
</div>
<a class="anchor" id="a49e2be435fbe7aacd1413f24fd27c8ca"></a><!-- doxytag: member="GCLK_GENCTRL_Type::bit" ref="a49e2be435fbe7aacd1413f24fd27c8ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a49e2be435fbe7aacd1413f24fd27c8ca">GCLK_GENCTRL_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="ae9aa8d19be60496d708be9eba805d08e"></a><!-- doxytag: member="GCLK_GENCTRL_Type::DIVSEL" ref="ae9aa8d19be60496d708be9eba805d08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#ae9aa8d19be60496d708be9eba805d08e">GCLK_GENCTRL_Type::DIVSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 20 Divide Selection </p>

</div>
</div>
<a class="anchor" id="a78a083801d5776bdd03e8161f75b7901"></a><!-- doxytag: member="GCLK_GENCTRL_Type::GENEN" ref="a78a083801d5776bdd03e8161f75b7901" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a78a083801d5776bdd03e8161f75b7901">GCLK_GENCTRL_Type::GENEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 16 Generic Clock Generator Enable </p>

</div>
</div>
<a class="anchor" id="a7d1722f06adc919de88f97b804f1b858"></a><!-- doxytag: member="GCLK_GENCTRL_Type::ID" ref="a7d1722f06adc919de88f97b804f1b858" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a7d1722f06adc919de88f97b804f1b858">GCLK_GENCTRL_Type::ID</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0.. 3 Generic Clock Generator Selection </p>

</div>
</div>
<a class="anchor" id="a4cc3e1807e181d5708882ef2f1d95377"></a><!-- doxytag: member="GCLK_GENCTRL_Type::IDC" ref="a4cc3e1807e181d5708882ef2f1d95377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a4cc3e1807e181d5708882ef2f1d95377">GCLK_GENCTRL_Type::IDC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 17 Improve Duty Cycle </p>

</div>
</div>
<a class="anchor" id="a6fd55e0d3633d0f587579b80c3a64931"></a><!-- doxytag: member="GCLK_GENCTRL_Type::OE" ref="a6fd55e0d3633d0f587579b80c3a64931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a6fd55e0d3633d0f587579b80c3a64931">GCLK_GENCTRL_Type::OE</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 19 Output Enable </p>

</div>
</div>
<a class="anchor" id="a5abb899024db2aeb89d5b61b68e9f925"></a><!-- doxytag: member="GCLK_GENCTRL_Type::OOV" ref="a5abb899024db2aeb89d5b61b68e9f925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a5abb899024db2aeb89d5b61b68e9f925">GCLK_GENCTRL_Type::OOV</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 18 Output Off Value </p>

</div>
</div>
<a class="anchor" id="a95549d54d3c09791b9a106d45e9062c7"></a><!-- doxytag: member="GCLK_GENCTRL_Type::reg" ref="a95549d54d3c09791b9a106d45e9062c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a95549d54d3c09791b9a106d45e9062c7">GCLK_GENCTRL_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="a12451b6b3f8bd0ef8b95fe867b2289d6"></a><!-- doxytag: member="GCLK_GENCTRL_Type::RUNSTDBY" ref="a12451b6b3f8bd0ef8b95fe867b2289d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#a12451b6b3f8bd0ef8b95fe867b2289d6">GCLK_GENCTRL_Type::RUNSTDBY</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 21 Run in Standby </p>

</div>
</div>
<a class="anchor" id="abea54c6dbd65d743abd94cb96e811ecd"></a><!-- doxytag: member="GCLK_GENCTRL_Type::SRC" ref="abea54c6dbd65d743abd94cb96e811ecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_g_c_l_k___g_e_n_c_t_r_l___type.html#abea54c6dbd65d743abd94cb96e811ecd">GCLK_GENCTRL_Type::SRC</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8..12 Source Select </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__gclk_8h_source.html">comp_gclk.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
