<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v</a>
time_elapsed: 0.412s
ram usage: 17368 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v:52</a>: Operator AND expects 3 bits on the LHS, but LHS&#39;s SEL generates 1 bits.
                                                                                                         : ... In instance bsg_mul_pipelined
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v:52</a>: Operator XOR expects 3 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                         : ... In instance bsg_mul_pipelined
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_mul_pipelined.v:52</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s XOR generates 3 bits.
                                                                                                         : ... In instance bsg_mul_pipelined

</pre>
</body>