#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  6 22:10:16 2023
# Process ID: 10232
# Current directory: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15188 C:\Users\athanasi\Documents\GitHub\digital-circuit-lab\project_1\project_1.xpr
# Log file: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/vivado.log
# Journal file: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/athanasi/Documents/GitHub/digital-circuit-lab/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 730.820 ; gain = 135.434
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
[Mon Nov  6 22:10:58 2023] Launched synth_2...
Run output will be captured here: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2/runme.log
[Mon Nov  6 22:10:58 2023] Launched impl_2...
Run output will be captured here: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1592.672 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1592.672 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1592.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1732.270 ; gain = 266.453
launch_simulation -simset [get_filesets sim_2 ] -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_2'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim/FourDigitLEDdriver_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim/FourDigitLEDdriver_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriver_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim/FourDigitLEDdriver_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FourDigitLEDdriver_tb_func_impl xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.LEDdecoder
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.clean_button_module
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_func_impl

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim/xsim.dir/FourDigitLEDdriver_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  6 22:20:13 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2204.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourDigitLEDdriver_tb_func_impl -key {Post-Implementation:sim_2:Functional:FourDigitLEDdriver_tb} -tclbatch {FourDigitLEDdriver_tb.tcl} -view {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg
WARNING: Simulation object /FourDigitLEDdriver_tb/FourDigitLEDdriver_inst/clean_reset/button_clean was not found in the design.
source FourDigitLEDdriver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourDigitLEDdriver_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 2204.984 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2204.984 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriver_tb' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:53]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:54]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:58]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:66]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:68]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:72]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v:73]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriver_tb_behav xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourDigitLEDdriver_tb_behav -key {Behavioral:sim_2:Functional:FourDigitLEDdriver_tb} -tclbatch {FourDigitLEDdriver_tb.tcl} -view {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg
source FourDigitLEDdriver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourDigitLEDdriver_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2204.984 ; gain = 0.000
run 10 us
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/func/xsim/FourDigitLEDdriver_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/func/xsim/FourDigitLEDdriver_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriver_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/func/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/func/xsim/FourDigitLEDdriver_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FourDigitLEDdriver_tb_func_synth xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.LEDdecoder
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.clean_button_module
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_func_synth
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourDigitLEDdriver_tb_func_synth -key {Post-Synthesis:sim_2:Functional:FourDigitLEDdriver_tb} -tclbatch {FourDigitLEDdriver_tb.tcl} -view {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg
WARNING: Simulation object /FourDigitLEDdriver_tb/FourDigitLEDdriver_inst/clean_reset/button_clean was not found in the design.
source FourDigitLEDdriver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourDigitLEDdriver_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2204.984 ; gain = 0.000
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriver_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FourDigitLEDdriver_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.LEDdecoder
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.clean_button_module
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2204.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourDigitLEDdriver_tb_time_synth -key {Post-Synthesis:sim_2:Timing:FourDigitLEDdriver_tb} -tclbatch {FourDigitLEDdriver_tb.tcl} -view {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriver_tb_func_impl.wcfg
WARNING: Simulation object /FourDigitLEDdriver_tb/FourDigitLEDdriver_inst/clean_reset/button_clean was not found in the design.
source FourDigitLEDdriver_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourDigitLEDdriver_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2204.984 ; gain = 0.000
run 10 us
run 100 us
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriver_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FourDigitLEDdriver_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.LEDdecoder
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.clean_button_module
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2204.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2204.984 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2204.984 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2204.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_2'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriver_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim/FourDigitLEDdriver_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/synth/timing/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot FourDigitLEDdriver_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "FourDigitLEDdriver_tb_time_synth.sdf", for root module "FourDigitLEDdriver_tb/FourDigitLEDdriver_inst".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.LEDdecoder
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.clean_button_module
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2204.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2204.984 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2204.984 ; gain = 0.000
run 1000 us
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_2'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim/FourDigitLEDdriver_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim/FourDigitLEDdriver_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriver_tb' in fileset 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriver_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim/FourDigitLEDdriver_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_2/new/FourDigitLEDdriver_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_2/impl/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot FourDigitLEDdriver_tb_func_impl xil_defaultlib.FourDigitLEDdriver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.LEDdecoder
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.clean_button_module
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.FourDigitLEDdriver
Compiling module xil_defaultlib.FourDigitLEDdriver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriver_tb_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2204.984 ; gain = 0.000
run 1000 ns
run 1000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2204.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
create_fileset -simset sim_3
current_fileset -simset [ get_filesets sim_3 ]
set_property SOURCE_SET sources_1 [get_filesets sim_3]
file mkdir C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new
close [ open C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/temp.v w ]
add_files -fileset sim_3 C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/temp.v
update_compile_order -fileset sim_3
set_property SOURCE_SET sources_1 [get_filesets sim_3]
add_files -fileset sim_3 -norecurse C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v
update_compile_order -fileset sim_3
set_property top FourDigitLEDdriver_tb [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
update_compile_order -fileset sim_3
export_ip_user_files -of_objects  [get_files C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/temp.v] -no_script -reset -force -quiet
remove_files  -fileset sim_3 C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/temp.v
file delete -force C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/temp.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_2
update_compile_order -fileset sim_3
set_property top FourDigitLEDdriver_tb [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sim_2
set_property top FourDigitLEDdriverText_tb [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
update_compile_order -fileset sim_3
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim/xsim.dir/FourDigitLEDdriverText_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  6 23:20:27 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2204.984 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourDigitLEDdriverText_tb_behav -key {Behavioral:sim_3:Functional:FourDigitLEDdriverText_tb} -tclbatch {FourDigitLEDdriverText_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FourDigitLEDdriverText_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourDigitLEDdriverText_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2204.984 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2204.984 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2204.984 ; gain = 0.000
save_wave_config {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg}
add_files -fileset sim_3 -norecurse C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg
set_property xsim.view C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg [get_filesets sim_3]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.051 ; gain = 0.051
save_wave_config {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.051 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} 95
run 1000 us
Stopped at time : 0 fs : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 95
step
Stopped at time : 0 fs : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" Line 7
step
Stopped at time : 0 fs : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 91
step
Stopped at time : 0 fs : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 125
add_bp {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} 96
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.051 ; gain = 0.000
remove_bps -file {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} -line 95
remove_bps -file {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} -line 96
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.051 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.051 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2466.051 ; gain = 0.000
save_wave_config {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg}
save_wave_config {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2466.051 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.051 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
ERROR: [VRFC 10-1412] syntax error near end [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:89]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:89]
ERROR: [VRFC 10-2865] module 'FourDigitLEDdriverText' ignored due to previous errors [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:3]
INFO: [VRFC 10-311] analyzing module clean_button_module
ERROR: [VRFC 10-2865] module 'clean_button_module' ignored due to previous errors [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:132]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourDigitLEDdriverText_tb_behav -key {Behavioral:sim_3:Functional:FourDigitLEDdriverText_tb} -tclbatch {FourDigitLEDdriverText_tb.tcl} -view {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg
source FourDigitLEDdriverText_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourDigitLEDdriverText_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.051 ; gain = 0.000
add_bp {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} 87
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
Stopped at time : 5 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
step
Stopped at time : 5 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 82
step
Stopped at time : 5 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 138
step
Stopped at time : 5 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 137
step
Stopped at time : 5 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 142
run 1000 us
Stopped at time : 15 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 25 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 35 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 45 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 55 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 65 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 75 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 85 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 95 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 105 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 115 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 125 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 135 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 145 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 155 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 165 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 175 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run all
Stopped at time : 185 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run all
Stopped at time : 195 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run all
Stopped at time : 205 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
remove_bps -file {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} -line 87
run 1000 us
add_bp {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} 87
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FourDigitLEDdriverText_tb_behav -key {Behavioral:sim_3:Functional:FourDigitLEDdriverText_tb} -tclbatch {FourDigitLEDdriverText_tb.tcl} -view {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/FourDigitLEDdriverText_tb_func_impl.wcfg
source FourDigitLEDdriverText_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FourDigitLEDdriverText_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
Stopped at time : 15 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 25 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 35 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 45 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 55 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 65 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 75 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 85 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 95 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 105 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 115 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 125 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 135 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 145 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 155 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 165 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 175 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 185 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 195 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 205 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 215 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 225 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 235 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 245 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 255 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 265 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
add_bp {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} 99
run 1000 us
Stopped at time : 275 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
run 1000 us
Stopped at time : 285 ns : File "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" Line 87
remove_bps -file {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} -line 87
remove_bps -file {C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v} -line 99
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'FourDigitLEDdriverText_tb' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj FourDigitLEDdriverText_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:56]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:65]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:66]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:69]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:71]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:75]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:76]
INFO: [VRFC 10-311] analyzing module clean_button_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sim_3/new/part3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriverText_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.sim/sim_3/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 323bd428817a4db2bd28e6e44e0ee689 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourDigitLEDdriverText_tb_behav xil_defaultlib.FourDigitLEDdriverText_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=6.0,C...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=6.0,...
Compiling module xil_defaultlib.LEDdecoder
Compiling module xil_defaultlib.clean_button_module
Compiling module xil_defaultlib.FourDigitLEDdriverText
Compiling module xil_defaultlib.FourDigitLEDdriverText_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourDigitLEDdriverText_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2466.051 ; gain = 0.000
run 1000 us
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'clean_button_module' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:132]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'clean_button_module()' found in library 'xil_defaultlib'
Duplicate found at line 119 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v
	(Active) Duplicate found at line 132 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v
[Mon Nov  6 23:49:27 2023] Launched synth_2...
Run output will be captured here: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 6
WARNING: [HDL 9-3756] overwriting previous definition of module 'clean_button_module' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:132]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'clean_button_module()' found in library 'xil_defaultlib'
Duplicate found at line 119 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v
	(Active) Duplicate found at line 132 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v
[Mon Nov  6 23:55:19 2023] Launched synth_2...
Run output will be captured here: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 3
WARNING: [HDL 9-3756] overwriting previous definition of module 'clean_button_module' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:132]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'clean_button_module()' found in library 'xil_defaultlib'
Duplicate found at line 119 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v
	(Active) Duplicate found at line 132 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v
[Mon Nov  6 23:59:31 2023] Launched synth_2...
Run output will be captured here: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2/runme.log
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2

launch_runs synth_2 -jobs 3
WARNING: [HDL 9-3756] overwriting previous definition of module 'clean_button_module' [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v:132]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'clean_button_module()' found in library 'xil_defaultlib'
Duplicate found at line 119 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part2.v
	(Active) Duplicate found at line 132 of file C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.srcs/sources_1/new/part3.v
[Tue Nov  7 00:01:06 2023] Launched synth_2...
Run output will be captured here: C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_1/project_1.runs/synth_2/runme.log
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 00:04:26 2023...
