

================================================================
== Vivado HLS Report for 'cal'
================================================================
* Date:           Fri Mar 24 16:52:37 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Assignment4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.170|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    155|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     239|    160|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        0|      -|     321|     96|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     560|    584|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+-----------------------+---------+-------+-----+-----+
    |cal_sdiv_9s_8s_9_13_1_U1  |cal_sdiv_9s_8s_9_13_1  |        0|      0|  239|  160|
    +--------------------------+-----------------------+---------+-------+-----+-----+
    |Total                     |                       |        0|      0|  239|  160|
    +--------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ret_V_2_fu_129_p2                 |     *    |      0|  0|  41|           8|           8|
    |ret_V_fu_159_p2                   |     +    |      0|  0|  15|           9|           9|
    |ret_V_1_fu_142_p2                 |     -    |      0|  0|  15|           9|           9|
    |a_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |a_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |b_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |b_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |c_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |c_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |d_V_1_load_A                      |    and   |      0|  0|   2|           1|           1|
    |d_V_1_load_B                      |    and   |      0|  0|   2|           1|           1|
    |ret_V_4_fu_109_p2                 |    and   |      0|  0|   8|           8|           8|
    |a_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |b_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |c_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |d_V_1_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io               |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ret_V_5_fu_100_p2                 |    or    |      0|  0|   8|           8|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ret_V_6_fu_91_p2                  |    xor   |      0|  0|   8|           8|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 155|          72|          69|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |a_V_0_data_out   |   9|          2|    8|         16|
    |a_V_0_state      |  15|          3|    2|          6|
    |a_V_TDATA_blk_n  |   9|          2|    1|          2|
    |b_V_0_data_out   |   9|          2|    8|         16|
    |b_V_0_state      |  15|          3|    2|          6|
    |b_V_TDATA_blk_n  |   9|          2|    1|          2|
    |c_V_0_data_out   |   9|          2|    8|         16|
    |c_V_0_state      |  15|          3|    2|          6|
    |c_V_TDATA_blk_n  |   9|          2|    1|          2|
    |d_V_1_data_in    |  41|          8|   16|        128|
    |d_V_1_data_out   |   9|          2|   16|         32|
    |d_V_1_state      |  15|          3|    2|          6|
    |d_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 173|         36|   68|        240|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_V_0_payload_A           |   8|   0|    8|          0|
    |a_V_0_payload_B           |   8|   0|    8|          0|
    |a_V_0_sel_rd              |   1|   0|    1|          0|
    |a_V_0_sel_wr              |   1|   0|    1|          0|
    |a_V_0_state               |   2|   0|    2|          0|
    |a_V_read_reg_180          |   8|   0|    8|          0|
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |b_V_0_payload_A           |   8|   0|    8|          0|
    |b_V_0_payload_B           |   8|   0|    8|          0|
    |b_V_0_sel_rd              |   1|   0|    1|          0|
    |b_V_0_sel_wr              |   1|   0|    1|          0|
    |b_V_0_state               |   2|   0|    2|          0|
    |b_V_read_reg_170          |   8|   0|    8|          0|
    |c_V_0_payload_A           |   8|   0|    8|          0|
    |c_V_0_payload_B           |   8|   0|    8|          0|
    |c_V_0_sel_rd              |   1|   0|    1|          0|
    |c_V_0_sel_wr              |   1|   0|    1|          0|
    |c_V_0_state               |   2|   0|    2|          0|
    |d_V_1_payload_A           |  16|   0|   16|          0|
    |d_V_1_payload_B           |  16|   0|   16|          0|
    |d_V_1_sel_rd              |   1|   0|    1|          0|
    |d_V_1_sel_wr              |   1|   0|    1|          0|
    |d_V_1_state               |   2|   0|    2|          0|
    |tmp_reg_190               |   3|   0|    3|          0|
    |a_V_read_reg_180          |  64|  32|    8|          0|
    |b_V_read_reg_170          |  64|  32|    8|          0|
    |tmp_reg_190               |  64|  32|    3|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 321|  96|  148|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      cal     | return value |
|ap_rst_n    |  in |    1| ap_ctrl_hs |      cal     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      cal     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      cal     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      cal     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      cal     | return value |
|d_V_TREADY  |  in |    1|    axis    |      d_V     |    pointer   |
|d_V_TDATA   | out |   16|    axis    |      d_V     |    pointer   |
|d_V_TVALID  | out |    1|    axis    |      d_V     |    pointer   |
|a_V_TDATA   |  in |    8|    axis    |      a_V     |    scalar    |
|a_V_TVALID  |  in |    1|    axis    |      a_V     |    scalar    |
|a_V_TREADY  | out |    1|    axis    |      a_V     |    scalar    |
|b_V_TDATA   |  in |    8|    axis    |      b_V     |    scalar    |
|b_V_TVALID  |  in |    1|    axis    |      b_V     |    scalar    |
|b_V_TREADY  | out |    1|    axis    |      b_V     |    scalar    |
|c_V_TDATA   |  in |    8|    axis    |      c_V     |    scalar    |
|c_V_TVALID  |  in |    1|    axis    |      c_V     |    scalar    |
|c_V_TREADY  | out |    1|    axis    |      c_V     |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_V_read = call i8 @_ssdm_op_Read.axis.i8(i8 %c_V)" [a4.cpp:3]   --->   Operation 15 'read' 'c_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_V_read = call i8 @_ssdm_op_Read.axis.i8(i8 %b_V)" [a4.cpp:3]   --->   Operation 16 'read' 'b_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_V_read = call i8 @_ssdm_op_Read.axis.i8(i8 %a_V)" [a4.cpp:3]   --->   Operation 17 'read' 'a_V_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %c_V_read to i3" [a4.cpp:3]   --->   Operation 18 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.36ns)   --->   "switch i3 %tmp, label %._crit_edge [
    i3 0, label %1
    i3 1, label %2
    i3 2, label %3
    i3 3, label %4
    i3 -4, label %5
    i3 -3, label %6
    i3 -2, label %7
  ]" [a4.cpp:11]   --->   Operation 19 'switch' <Predicate = true> <Delay = 1.36>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7_tr = sext i8 %a_V_read to i9" [a4.cpp:15]   --->   Operation 20 'sext' 'tmp_7_tr' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_8_tr = sext i8 %b_V_read to i9" [a4.cpp:15]   --->   Operation 21 'sext' 'tmp_8_tr' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_1 : Operation 22 [13/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 22 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 23 [12/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 23 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 24 [11/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 24 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.74>
ST_4 : Operation 25 [10/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 25 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 26 [9/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 26 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 27 [8/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 27 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.74>
ST_7 : Operation 28 [7/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 28 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 29 [6/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 29 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.74>
ST_9 : Operation 30 [5/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 30 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.74>
ST_10 : Operation 31 [4/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 31 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.74>
ST_11 : Operation 32 [3/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 32 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.74>
ST_12 : Operation 33 [2/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 33 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.17>
ST_13 : Operation 34 [1/1] (0.99ns)   --->   "%ret_V_6 = xor i8 %b_V_read, %a_V_read" [a4.cpp:18]   --->   Operation 34 'xor' 'ret_V_6' <Predicate = (tmp == 6)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 35 [1/1] (0.00ns)   --->   "%p_5 = sext i8 %ret_V_6 to i16" [a4.cpp:18]   --->   Operation 35 'sext' 'p_5' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_13 : Operation 36 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_5)" [a4.cpp:18]   --->   Operation 36 'write' <Predicate = (tmp == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "br label %._crit_edge" [a4.cpp:18]   --->   Operation 37 'br' <Predicate = (tmp == 6)> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.99ns)   --->   "%ret_V_5 = or i8 %b_V_read, %a_V_read" [a4.cpp:17]   --->   Operation 38 'or' 'ret_V_5' <Predicate = (tmp == 5)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 39 [1/1] (0.00ns)   --->   "%p_4 = sext i8 %ret_V_5 to i16" [a4.cpp:17]   --->   Operation 39 'sext' 'p_4' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_13 : Operation 40 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_4)" [a4.cpp:17]   --->   Operation 40 'write' <Predicate = (tmp == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "br label %._crit_edge" [a4.cpp:17]   --->   Operation 41 'br' <Predicate = (tmp == 5)> <Delay = 0.00>
ST_13 : Operation 42 [1/1] (0.99ns)   --->   "%ret_V_4 = and i8 %b_V_read, %a_V_read" [a4.cpp:16]   --->   Operation 42 'and' 'ret_V_4' <Predicate = (tmp == 4)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 43 [1/1] (0.00ns)   --->   "%p_3 = sext i8 %ret_V_4 to i16" [a4.cpp:16]   --->   Operation 43 'sext' 'p_3' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_13 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_3)" [a4.cpp:16]   --->   Operation 44 'write' <Predicate = (tmp == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge" [a4.cpp:16]   --->   Operation 45 'br' <Predicate = (tmp == 4)> <Delay = 0.00>
ST_13 : Operation 46 [1/13] (3.74ns)   --->   "%ret_V_3 = sdiv i9 %tmp_7_tr, %tmp_8_tr" [a4.cpp:15]   --->   Operation 46 'sdiv' 'ret_V_3' <Predicate = (tmp == 3)> <Delay = 3.74> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 12> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%p_2 = sext i9 %ret_V_3 to i16" [a4.cpp:15]   --->   Operation 47 'sext' 'p_2' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_2)" [a4.cpp:15]   --->   Operation 48 'write' <Predicate = (tmp == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "br label %._crit_edge" [a4.cpp:15]   --->   Operation 49 'br' <Predicate = (tmp == 3)> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i8 %a_V_read to i16" [a4.cpp:14]   --->   Operation 50 'sext' 'lhs_V_2' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i8 %b_V_read to i16" [a4.cpp:14]   --->   Operation 51 'sext' 'rhs_V_2' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (4.17ns)   --->   "%ret_V_2 = mul i16 %rhs_V_2, %lhs_V_2" [a4.cpp:14]   --->   Operation 52 'mul' 'ret_V_2' <Predicate = (tmp == 2)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 53 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %ret_V_2)" [a4.cpp:14]   --->   Operation 53 'write' <Predicate = (tmp == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge" [a4.cpp:14]   --->   Operation 54 'br' <Predicate = (tmp == 2)> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i8 %a_V_read to i9" [a4.cpp:13]   --->   Operation 55 'sext' 'lhs_V_1' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i8 %b_V_read to i9" [a4.cpp:13]   --->   Operation 56 'sext' 'rhs_V_1' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (1.91ns)   --->   "%ret_V_1 = sub i9 %lhs_V_1, %rhs_V_1" [a4.cpp:13]   --->   Operation 57 'sub' 'ret_V_1' <Predicate = (tmp == 1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%p_1 = sext i9 %ret_V_1 to i16" [a4.cpp:13]   --->   Operation 58 'sext' 'p_1' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_13 : Operation 59 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_1)" [a4.cpp:13]   --->   Operation 59 'write' <Predicate = (tmp == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge" [a4.cpp:13]   --->   Operation 60 'br' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%lhs_V = sext i8 %a_V_read to i9" [a4.cpp:12]   --->   Operation 61 'sext' 'lhs_V' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %b_V_read to i9" [a4.cpp:12]   --->   Operation 62 'sext' 'rhs_V' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (1.91ns)   --->   "%ret_V = add nsw i9 %rhs_V, %lhs_V" [a4.cpp:12]   --->   Operation 63 'add' 'ret_V' <Predicate = (tmp == 0)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%p_s = sext i9 %ret_V to i16" [a4.cpp:12]   --->   Operation 64 'sext' 'p_s' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_13 : Operation 65 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_s)" [a4.cpp:12]   --->   Operation 65 'write' <Predicate = (tmp == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge" [a4.cpp:12]   --->   Operation 66 'br' <Predicate = (tmp == 0)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %a_V), !map !43"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %b_V), !map !49"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_V), !map !53"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %d_V), !map !57"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cal_str) nounwind"   --->   Operation 71 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %a_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [a4.cpp:5]   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %b_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [a4.cpp:6]   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %c_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %d_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [a4.cpp:8]   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [a4.cpp:9]   --->   Operation 76 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_5)" [a4.cpp:18]   --->   Operation 77 'write' <Predicate = (tmp == 6)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 78 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_4)" [a4.cpp:17]   --->   Operation 78 'write' <Predicate = (tmp == 5)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 79 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_3)" [a4.cpp:16]   --->   Operation 79 'write' <Predicate = (tmp == 4)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 80 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_2)" [a4.cpp:15]   --->   Operation 80 'write' <Predicate = (tmp == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 81 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %ret_V_2)" [a4.cpp:14]   --->   Operation 81 'write' <Predicate = (tmp == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 82 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_1)" [a4.cpp:13]   --->   Operation 82 'write' <Predicate = (tmp == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 83 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i16P(i16* %d_V, i16 %p_s)" [a4.cpp:12]   --->   Operation 83 'write' <Predicate = (tmp == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [a4.cpp:22]   --->   Operation 84 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_V_read    (read         ) [ 000000000000000]
b_V_read    (read         ) [ 011111111111110]
a_V_read    (read         ) [ 011111111111110]
tmp         (trunc        ) [ 011111111111111]
StgValue_19 (switch       ) [ 000000000000000]
tmp_7_tr    (sext         ) [ 011111111111110]
tmp_8_tr    (sext         ) [ 011111111111110]
ret_V_6     (xor          ) [ 000000000000000]
p_5         (sext         ) [ 010000000000001]
StgValue_37 (br           ) [ 000000000000000]
ret_V_5     (or           ) [ 000000000000000]
p_4         (sext         ) [ 010000000000001]
StgValue_41 (br           ) [ 000000000000000]
ret_V_4     (and          ) [ 000000000000000]
p_3         (sext         ) [ 010000000000001]
StgValue_45 (br           ) [ 000000000000000]
ret_V_3     (sdiv         ) [ 000000000000000]
p_2         (sext         ) [ 010000000000001]
StgValue_49 (br           ) [ 000000000000000]
lhs_V_2     (sext         ) [ 000000000000000]
rhs_V_2     (sext         ) [ 000000000000000]
ret_V_2     (mul          ) [ 010000000000001]
StgValue_54 (br           ) [ 000000000000000]
lhs_V_1     (sext         ) [ 000000000000000]
rhs_V_1     (sext         ) [ 000000000000000]
ret_V_1     (sub          ) [ 000000000000000]
p_1         (sext         ) [ 010000000000001]
StgValue_60 (br           ) [ 000000000000000]
lhs_V       (sext         ) [ 000000000000000]
rhs_V       (sext         ) [ 000000000000000]
ret_V       (add          ) [ 000000000000000]
p_s         (sext         ) [ 010000000000001]
StgValue_66 (br           ) [ 000000000000000]
StgValue_67 (specbitsmap  ) [ 000000000000000]
StgValue_68 (specbitsmap  ) [ 000000000000000]
StgValue_69 (specbitsmap  ) [ 000000000000000]
StgValue_70 (specbitsmap  ) [ 000000000000000]
StgValue_71 (spectopmodule) [ 000000000000000]
StgValue_72 (specinterface) [ 000000000000000]
StgValue_73 (specinterface) [ 000000000000000]
StgValue_74 (specinterface) [ 000000000000000]
StgValue_75 (specinterface) [ 000000000000000]
StgValue_76 (specpipeline ) [ 000000000000000]
StgValue_77 (write        ) [ 000000000000000]
StgValue_78 (write        ) [ 000000000000000]
StgValue_79 (write        ) [ 000000000000000]
StgValue_80 (write        ) [ 000000000000000]
StgValue_81 (write        ) [ 000000000000000]
StgValue_82 (write        ) [ 000000000000000]
StgValue_83 (write        ) [ 000000000000000]
StgValue_84 (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="c_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="8" slack="0"/>
<pin id="51" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="b_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="a_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_36/13 StgValue_40/13 StgValue_44/13 StgValue_48/13 StgValue_53/13 StgValue_59/13 StgValue_65/13 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_7_tr_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_7_tr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_8_tr_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_tr/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="ret_V_6_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="12"/>
<pin id="93" dir="0" index="1" bw="8" slack="12"/>
<pin id="94" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_V_6/13 "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_5_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_5/13 "/>
</bind>
</comp>

<comp id="100" class="1004" name="ret_V_5_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="12"/>
<pin id="102" dir="0" index="1" bw="8" slack="12"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_5/13 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_4/13 "/>
</bind>
</comp>

<comp id="109" class="1004" name="ret_V_4_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="12"/>
<pin id="111" dir="0" index="1" bw="8" slack="12"/>
<pin id="112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_4/13 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_3_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_3/13 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_2/13 "/>
</bind>
</comp>

<comp id="123" class="1004" name="lhs_V_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="12"/>
<pin id="125" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/13 "/>
</bind>
</comp>

<comp id="126" class="1004" name="rhs_V_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="12"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/13 "/>
</bind>
</comp>

<comp id="129" class="1004" name="ret_V_2_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_2/13 "/>
</bind>
</comp>

<comp id="136" class="1004" name="lhs_V_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="12"/>
<pin id="138" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/13 "/>
</bind>
</comp>

<comp id="139" class="1004" name="rhs_V_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="12"/>
<pin id="141" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/13 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ret_V_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_1/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_1/13 "/>
</bind>
</comp>

<comp id="153" class="1004" name="lhs_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="12"/>
<pin id="155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/13 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rhs_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="12"/>
<pin id="158" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/13 "/>
</bind>
</comp>

<comp id="159" class="1004" name="ret_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/13 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_s_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_s/13 "/>
</bind>
</comp>

<comp id="170" class="1005" name="b_V_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="12"/>
<pin id="172" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="b_V_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="a_V_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="12"/>
<pin id="182" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="a_V_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="1"/>
<pin id="192" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_7_tr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="1"/>
<pin id="196" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_tr "/>
</bind>
</comp>

<comp id="199" class="1005" name="tmp_8_tr_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="1"/>
<pin id="201" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_tr "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_5_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="p_4_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="1"/>
<pin id="211" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="p_2_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="1"/>
<pin id="221" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="ret_V_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="1"/>
<pin id="226" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="p_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_s_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="60" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="54" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="77" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="81" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="98"><net_src comp="91" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="107"><net_src comp="100" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="116"><net_src comp="109" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="121"><net_src comp="85" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="123" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="66" pin=2"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="163"><net_src comp="156" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="153" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="173"><net_src comp="54" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="183"><net_src comp="60" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="193"><net_src comp="73" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="77" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="202"><net_src comp="81" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="207"><net_src comp="95" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="212"><net_src comp="104" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="217"><net_src comp="113" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="222"><net_src comp="118" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="227"><net_src comp="129" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="232"><net_src comp="148" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="237"><net_src comp="165" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="66" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_V | {14 }
 - Input state : 
	Port: cal : a_V | {1 }
	Port: cal : b_V | {1 }
	Port: cal : c_V | {1 }
  - Chain level:
	State 1
		StgValue_19 : 1
		ret_V_3 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		StgValue_36 : 1
		StgValue_40 : 1
		StgValue_44 : 1
		p_2 : 1
		StgValue_48 : 2
		ret_V_2 : 1
		StgValue_53 : 2
		ret_V_1 : 1
		p_1 : 2
		StgValue_59 : 3
		ret_V : 1
		p_s : 2
		StgValue_65 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   sdiv   |      grp_fu_85      |    0    |   239   |   160   |
|----------|---------------------|---------|---------|---------|
|    mul   |    ret_V_2_fu_129   |    0    |    0    |    41   |
|----------|---------------------|---------|---------|---------|
|    sub   |    ret_V_1_fu_142   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    add   |     ret_V_fu_159    |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    xor   |    ret_V_6_fu_91    |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    or    |    ret_V_5_fu_100   |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    and   |    ret_V_4_fu_109   |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|          | c_V_read_read_fu_48 |    0    |    0    |    0    |
|   read   | b_V_read_read_fu_54 |    0    |    0    |    0    |
|          | a_V_read_read_fu_60 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_66   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |      tmp_fu_73      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_7_tr_fu_77   |    0    |    0    |    0    |
|          |    tmp_8_tr_fu_81   |    0    |    0    |    0    |
|          |      p_5_fu_95      |    0    |    0    |    0    |
|          |      p_4_fu_104     |    0    |    0    |    0    |
|          |      p_3_fu_113     |    0    |    0    |    0    |
|          |      p_2_fu_118     |    0    |    0    |    0    |
|   sext   |    lhs_V_2_fu_123   |    0    |    0    |    0    |
|          |    rhs_V_2_fu_126   |    0    |    0    |    0    |
|          |    lhs_V_1_fu_136   |    0    |    0    |    0    |
|          |    rhs_V_1_fu_139   |    0    |    0    |    0    |
|          |      p_1_fu_148     |    0    |    0    |    0    |
|          |     lhs_V_fu_153    |    0    |    0    |    0    |
|          |     rhs_V_fu_156    |    0    |    0    |    0    |
|          |      p_s_fu_165     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |   239   |   255   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_V_read_reg_180|    8   |
|b_V_read_reg_170|    8   |
|   p_1_reg_229  |   16   |
|   p_2_reg_219  |   16   |
|   p_3_reg_214  |   16   |
|   p_4_reg_209  |   16   |
|   p_5_reg_204  |   16   |
|   p_s_reg_234  |   16   |
| ret_V_2_reg_224|   16   |
|tmp_7_tr_reg_194|    9   |
|tmp_8_tr_reg_199|    9   |
|   tmp_reg_190  |    3   |
+----------------+--------+
|      Total     |   149  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_66 |  p2  |  14  |  16  |   224  ||    59   |
|    grp_fu_85    |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_85    |  p1  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   258  ||  5.6876 ||    77   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   239  |   255  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   77   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   388  |   332  |
+-----------+--------+--------+--------+--------+
