[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[WARNING ORD-0011] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
[INFO IFP-0001] Added 857 rows of 210 site FreePDK45_38x28_10R_NP_162NW_34O.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0001] Number of available slots 8754
[INFO PPL-0002] Number of I/O             1
[INFO PPL-0003] Number of I/O w/sink      1
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 20.11 um.
[INFO GPL-0005] Execute conjugate gradient initial placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 1271990
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000008 HPWL: 85835
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000008 HPWL: 84410
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000009 HPWL: 84186
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000004 HPWL: 83749
Placement Analysis
---------------------------------
total displacement        115.6 u
average displacement        5.5 u
max displacement            7.9 u
original HPWL               4.6 u
legalized HPWL            111.7 u
delta HPWL                 2322 %

### Initial bc1 is buffer_chain ###
Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 0.000
 Total capacitance: 4.624-5.406
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (7, 600)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (4, 597)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (4, 603)
 ic1/u4/A input (INV_X1) 1.477-1.720 (7, 600)
 ic2/u4/A input (INV_X1) 1.477-1.720 (4, 603)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (4, 603)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (1, 596)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.266    0.266 v r1/Q (DFF_X1)
   0.111    0.377 v u1/Z (BUF_X1)
   0.088    0.465 v bc1/u2/Z (BUF_X1)
   0.086    0.551 v bc1/u3/Z (BUF_X1)
   0.000    0.551 v r2/D (DFF_X1)
            0.551   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.158    0.142   library setup time
            0.142   data required time
-----------------------------------------------------------
            0.142   data required time
           -0.551   data arrival time
-----------------------------------------------------------
           -0.409   slack (VIOLATED)


Equivalence check - pre
Repair timing output passed/skipped equivalence test
### swap bc1 to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         59.850 um^2
[INFO GPL-0019] Utilization:                     0.125 %
[INFO GPL-0020] Standard cells area:            59.850 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000012 HPWL: 2643860
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000012 HPWL: 268169
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000005 HPWL: 268351
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000004 HPWL: 268347
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000004 HPWL: 268342
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.850 um^2
[INFO GPL-0025] Ideal bin area:                  4.071 um^2
[INFO GPL-0026] Ideal bin count:                 11758
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.2459 |  5.035150e+01 |   +0.00% |  4.77e-14 |      
       10 |   0.2523 |  7.565000e+01 |  +50.24% |  7.02e-14 |      
       20 |   0.2440 |  8.584700e+01 |  +13.48% |  1.03e-13 |      
       30 |   0.2383 |  8.885450e+01 |   +3.50% |  1.52e-13 |      
       40 |   0.2350 |  9.048000e+01 |   +1.83% |  2.24e-13 |      
       50 |   0.2327 |  9.153050e+01 |   +1.16% |  3.31e-13 |      
       60 |   0.2311 |  9.225950e+01 |   +0.80% |  4.87e-13 |      
       70 |   0.2299 |  9.280300e+01 |   +0.59% |  7.18e-13 |      
       80 |   0.2289 |  9.322400e+01 |   +0.45% |  1.06e-12 |      
       90 |   0.2282 |  9.355550e+01 |   +0.36% |  1.56e-12 |      
      100 |   0.2276 |  9.382450e+01 |   +0.29% |  2.29e-12 |      
      110 |   0.2270 |  9.405450e+01 |   +0.25% |  3.38e-12 |      
      120 |   0.2266 |  9.424150e+01 |   +0.20% |  4.98e-12 |      
      130 |   0.2262 |  9.440750e+01 |   +0.18% |  7.33e-12 |      
      140 |   0.2259 |  9.455250e+01 |   +0.15% |  1.08e-11 |      
      150 |   0.2256 |  9.469550e+01 |   +0.15% |  1.59e-11 |      
      160 |   0.2252 |  9.484850e+01 |   +0.16% |  2.34e-11 |      
      170 |   0.2248 |  9.503950e+01 |   +0.20% |  3.45e-11 |      
      180 |   0.2241 |  9.533450e+01 |   +0.31% |  5.09e-11 |      
      190 |   0.2230 |  9.583950e+01 |   +0.53% |  7.50e-11 |      
      200 |   0.2210 |  9.677300e+01 |   +0.97% |  1.10e-10 |      
      210 |   0.2175 |  9.842600e+01 |   +1.71% |  1.63e-10 |      
      220 |   0.2115 |  1.011470e+02 |   +2.76% |  2.40e-10 |      
      230 |   0.2028 |  1.050385e+02 |   +3.85% |  3.53e-10 |      
      234 |   0.1989 |  1.068455e+02 |          |  4.28e-10 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 234
[INFO GPL-1002] Placed Cell Area               59.8500
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
Placement Analysis
---------------------------------
total displacement         28.6 u
average displacement        1.4 u
max displacement            5.4 u
original HPWL             106.8 u
legalized HPWL            113.8 u
delta HPWL                    6 %

Cell type report for bc1 (inv_chain_bc1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000-0.071
 Total capacitance: 5.265-6.213
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 601)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (6, 603)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (1, 597)
 ic1/u4/A input (INV_X1) 1.477-1.720 (2, 605)
 ic2/u4/A input (INV_X1) 1.477-1.720 (1, 597)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (1, 597)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 600)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.358    0.358 ^ r1/Q (DFF_X1)
   0.136    0.493 ^ u1/Z (BUF_X1)
   0.034    0.528 v bc1/u4/ZN (INV_X1)
   0.036    0.564 ^ bc1/u5/ZN (INV_X1)
   0.000    0.564 ^ r2/D (DFF_X1)
            0.564   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.073    0.227   library setup time
            0.227   data required time
-----------------------------------------------------------
            0.227   data required time
           -0.564   data arrival time
-----------------------------------------------------------
           -0.336   slack (VIOLATED)


Equivalence check - swap (buffer_chain -> inv_chain)
Repair timing output passed/skipped equivalence test
### swap bc1 back to buffer_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         60.382 um^2
[INFO GPL-0019] Utilization:                     0.126 %
[INFO GPL-0020] Standard cells area:            60.382 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000010 HPWL: 2647220
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000006 HPWL: 260073
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000006 HPWL: 259480
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000005 HPWL: 259463
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000003 HPWL: 259462
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.875 um^2
[INFO GPL-0025] Ideal bin area:                  4.108 um^2
[INFO GPL-0026] Ideal bin count:                 11654
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.1318 |  5.857550e+01 |   +0.00% |  5.13e-14 |      
        0 |   0.1318 |  5.857550e+01 |          |  5.33e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 0
[INFO GPL-1002] Placed Cell Area               60.3820
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 60.38 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 60.38 (+0.00%)
Placement Analysis
---------------------------------
total displacement         26.0 u
average displacement        1.2 u
max displacement            2.8 u
original HPWL              58.6 u
legalized HPWL             74.5 u
delta HPWL                   27 %

Cell type report for bc1 (buffer_chain)
Cell type report:                       Count       Area
  Buffer                                    2       1.60
  Total                                     2       1.60
Net u1z
 Pin capacitance: 4.624-5.406
 Wire capacitance: 1.658-1.753
 Total capacitance: 6.282-7.159
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 601)

Load pins
 bc1/u2/A input (BUF_X1) 0.835-0.983 (1, 600)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (3, 597)
 ic1/u4/A input (INV_X1) 1.477-1.720 (2, 604)
 ic2/u4/A input (INV_X1) 1.477-1.720 (3, 597)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u3/Z output (BUF_X1) (1, 600)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 600)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.266    0.266 v r1/Q (DFF_X1)
   0.111    0.376 v u1/Z (BUF_X1)
   0.086    0.462 v bc1/u2/Z (BUF_X1)
   0.082    0.544 v bc1/u3/Z (BUF_X1)
   0.000    0.544 v r2/D (DFF_X1)
            0.544   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.157    0.143   library setup time
            0.143   data required time
-----------------------------------------------------------
            0.143   data required time
           -0.544   data arrival time
-----------------------------------------------------------
           -0.401   slack (VIOLATED)


Equivalence check - swap for rollback (inv_chain -> buffer_chain)
Repair timing output passed/skipped equivalence test
### swap bc1 back to inv_chain ###
[INFO GPL-0006] Execute incremental mode global placement.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0006] Number of instances:                21
[INFO GPL-0007] Movable instances:                  21
[INFO GPL-0008] Fixed instances:                     0
[INFO GPL-0009] Dummy instances:                     0
[INFO GPL-0010] Number of nets:                     11
[INFO GPL-0011] Number of pins:                     38
[INFO GPL-0012] Die BBox:  (  0.000  0.000 ) ( 40.000 1200.000 ) um
[INFO GPL-0013] Core BBox: (  0.000  0.000 ) ( 39.900 1199.800 ) um
[INFO GPL-0016] Core area:                   47872.020 um^2
[INFO GPL-0017] Fixed instances area:            0.000 um^2
[INFO GPL-0018] Movable instances area:         59.850 um^2
[INFO GPL-0019] Utilization:                     0.125 %
[INFO GPL-0020] Standard cells area:            59.850 um^2
[INFO GPL-0021] Large instances area:            0.000 um^2
[INFO GPL-0132] Locked 19 instances
[INFO GPL-0005] Execute conjugate gradient initial placement.
[InitialPlace]  Iter: 1 conjugate gradient residual: 0.00000011 HPWL: 2603740
[InitialPlace]  Iter: 2 conjugate gradient residual: 0.00000007 HPWL: 216125
[InitialPlace]  Iter: 3 conjugate gradient residual: 0.00000003 HPWL: 216021
[InitialPlace]  Iter: 4 conjugate gradient residual: 0.00000003 HPWL: 216019
[InitialPlace]  Iter: 5 conjugate gradient residual: 0.00000003 HPWL: 216019
[INFO GPL-0023] Placement target density:       0.7000
[INFO GPL-0024] Movable insts average area:      2.850 um^2
[INFO GPL-0025] Ideal bin area:                  4.071 um^2
[INFO GPL-0026] Ideal bin count:                 11758
[INFO GPL-0027] Total bin area:              47872.020 um^2
[INFO GPL-0028] Bin count (X, Y):          16 ,    256
[INFO GPL-0029] Bin size (W * H):       2.494 *  4.687 um
[INFO GPL-0030] Number of bins:                   4096
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-0031] HPWL: Half-Perimeter Wirelength
Iteration | Overflow |     HPWL (um) |  HPWL(%) |   Penalty | Group
---------------------------------------------------------------
        0 |   0.1090 |  5.213450e+01 |   +0.00% |  4.42e-14 |      
        0 |   0.1090 |  5.213450e+01 |          |  4.60e-14 |      
---------------------------------------------------------------
[INFO GPL-1001] Global placement finished at iteration 0
[INFO GPL-1002] Placed Cell Area               59.8500
[INFO GPL-1003] Available Free Area         47872.0200
[INFO GPL-1004] Minimum Feasible Density        0.0100 (cell_area / free_area)
[INFO GPL-1006]   Suggested Target Densities:
[INFO GPL-1007]     - For 90% usage of free space: 0.0014
[INFO GPL-1008]     - For 80% usage of free space: 0.0016
[INFO GPL-1009]     - For 50% usage of free space: 0.0025
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
[INFO GPL-0133] Unlocked instances
[INFO GPL-0007] Execute nesterov global placement.
[INFO GPL-1014] Final placement area: 59.85 (+0.00%)
Placement Analysis
---------------------------------
total displacement         19.6 u
average displacement        0.9 u
max displacement            2.5 u
original HPWL              52.1 u
legalized HPWL             66.1 u
delta HPWL                   27 %

Cell type report for bc1 (inv_chain_bc1_1)
Cell type report:                       Count       Area
  Inverter                                  2       1.06
  Total                                     2       1.06
Net u1z
 Pin capacitance: 5.265-6.142
 Wire capacitance: 0.000-0.086
 Total capacitance: 5.265-6.228
 Number of drivers: 1
 Number of loads: 4
 Number of pins: 5

Driver pins
 u1/Z output (BUF_X1) (2, 603)

Load pins
 bc1/u4/A input (INV_X1) 1.477-1.720 (1, 600)
 bc2/u2/A input (BUF_X1) 0.835-0.983 (2, 597)
 ic1/u4/A input (INV_X1) 1.477-1.720 (2, 604)
 ic2/u4/A input (INV_X1) 1.477-1.720 (4, 599)

Net u3z
 Pin capacitance: 1.030-1.158
 Wire capacitance: 0.000
 Total capacitance: 1.030-1.158
 Number of drivers: 1
 Number of loads: 1
 Number of pins: 2

Driver pins
 bc1/u5/ZN output (INV_X1) (1, 600)

Load pins
 r2/D input (DFF_X1) 1.030-1.158 (2, 600)

Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: slow

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.360    0.360 ^ r1/Q (DFF_X1)
   0.135    0.495 ^ u1/Z (BUF_X1)
   0.029    0.524 v bc1/u4/ZN (INV_X1)
   0.034    0.558 ^ bc1/u5/ZN (INV_X1)
   0.000    0.558 ^ r2/D (DFF_X1)
            0.558   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.072    0.228   library setup time
            0.228   data required time
-----------------------------------------------------------
            0.228   data required time
           -0.558   data arrival time
-----------------------------------------------------------
           -0.330   slack (VIOLATED)


Equivalence check - redo swap (buffer_chain -> inv_chain)
Repair timing output passed/skipped equivalence test
