{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 18:22:23 2023 " "Info: Processing started: Tue Nov 07 18:22:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dff2 -c dff2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dff2 -c dff2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 4 -1 0 } } { "h:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "h:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "q~reg0 d clk -0.322 ns register " "Info: tsu for register \"q~reg0\" (data pin = \"d\", clock pin = \"clk\") is -0.322 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.829 ns + Longest pin register " "Info: + Longest pin to register delay is 1.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns d 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'd'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.149 ns) 1.745 ns q~reg0feeder 2 COMB LCCOMB_X47_Y50_N0 1 " "Info: 2: + IC(0.637 ns) + CELL(0.149 ns) = 1.745 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'q~reg0feeder'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.786 ns" { d q~reg0feeder } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.829 ns q~reg0 3 REG LCFF_X47_Y50_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.829 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { q~reg0feeder q~reg0 } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 65.17 % ) " "Info: Total cell delay = 1.192 ns ( 65.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.637 ns ( 34.83 % ) " "Info: Total interconnect delay = 0.637 ns ( 34.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.829 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.829 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 0.637ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.115 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns q~reg0 2 REG LCFF_X47_Y50_N1 1 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.156 ns" { clk q~reg0 } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.115 ns" { clk q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.115 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.829 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.829 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 0.637ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.115 ns" { clk q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.115 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q q~reg0 6.000 ns register " "Info: tco from clock \"clk\" to destination pin \"q\" through register \"q~reg0\" is 6.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.115 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns q~reg0 2 REG LCFF_X47_Y50_N1 1 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.156 ns" { clk q~reg0 } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.115 ns" { clk q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.115 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.635 ns + Longest register pin " "Info: + Longest register to pin delay is 3.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns q~reg0 1 REG LCFF_X47_Y50_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { q~reg0 } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(2.788 ns) 3.635 ns q 2 PIN PIN_B15 0 " "Info: 2: + IC(0.847 ns) + CELL(2.788 ns) = 3.635 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 'q'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.635 ns" { q~reg0 q } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 76.70 % ) " "Info: Total cell delay = 2.788 ns ( 76.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.847 ns ( 23.30 % ) " "Info: Total interconnect delay = 0.847 ns ( 23.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.635 ns" { q~reg0 q } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.635 ns" { q~reg0 {} q {} } { 0.000ns 0.847ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.115 ns" { clk q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.115 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.635 ns" { q~reg0 q } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "3.635 ns" { q~reg0 {} q {} } { 0.000ns 0.847ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "q~reg0 d clk 0.552 ns register " "Info: th for register \"q~reg0\" (data pin = \"d\", clock pin = \"clk\") is 0.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.115 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 1; CLK Node = 'clk'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.537 ns) 2.115 ns q~reg0 2 REG LCFF_X47_Y50_N1 1 " "Info: 2: + IC(0.619 ns) + CELL(0.537 ns) = 2.115 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.156 ns" { clk q~reg0 } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 70.73 % ) " "Info: Total cell delay = 1.496 ns ( 70.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.619 ns ( 29.27 % ) " "Info: Total interconnect delay = 0.619 ns ( 29.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.115 ns" { clk q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.115 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.829 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns d 1 PIN PIN_G15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 1; PIN Node = 'd'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.149 ns) 1.745 ns q~reg0feeder 2 COMB LCCOMB_X47_Y50_N0 1 " "Info: 2: + IC(0.637 ns) + CELL(0.149 ns) = 1.745 ns; Loc. = LCCOMB_X47_Y50_N0; Fanout = 1; COMB Node = 'q~reg0feeder'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.786 ns" { d q~reg0feeder } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.829 ns q~reg0 3 REG LCFF_X47_Y50_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.829 ns; Loc. = LCFF_X47_Y50_N1; Fanout = 1; REG Node = 'q~reg0'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { q~reg0feeder q~reg0 } "NODE_NAME" } } { "dff2.vhd" "" { Text "E:/VHDL_Project/dff2/dff2.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 65.17 % ) " "Info: Total cell delay = 1.192 ns ( 65.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.637 ns ( 34.83 % ) " "Info: Total interconnect delay = 0.637 ns ( 34.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.829 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.829 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 0.637ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.115 ns" { clk q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "2.115 ns" { clk {} clk~combout {} q~reg0 {} } { 0.000ns 0.000ns 0.619ns } { 0.000ns 0.959ns 0.537ns } "" } } { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.829 ns" { d q~reg0feeder q~reg0 } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "1.829 ns" { d {} d~combout {} q~reg0feeder {} q~reg0 {} } { 0.000ns 0.000ns 0.637ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 18:22:23 2023 " "Info: Processing ended: Tue Nov 07 18:22:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
