{
  "module_name": "midway.h",
  "hash_id": "289f21cce213161a8f8bd514e6823400aab7755b229ed3188aaf18c3e3826c89",
  "original_prompt": "Ingested from linux-6.6.14/drivers/atm/midway.h",
  "human_readable_source": " \n \n \n \n \n\n#ifndef DRIVERS_ATM_MIDWAY_H\n#define DRIVERS_ATM_MIDWAY_H\n\n\n#define NR_VCI\t\t1024\t\t \n#define NR_VCI_LD\t10\t\t \n#define NR_DMA_RX\t512\t\t \n#define NR_DMA_TX\t512\t\t \n#define NR_SERVICE\tNR_VCI\t\t \n#define NR_CHAN\t\t8\t\t \n#define TS_CLOCK\t25000000\t \n\n#define MAP_MAX_SIZE\t0x00400000\t \n#define EPROM_SIZE\t0x00010000\n#define\tMEM_VALID\t0xffc00000\t \n#define PHY_BASE\t0x00020000\t \n#define REG_BASE\t0x00040000\t \n#define RAM_BASE\t0x00200000\t \n#define RAM_INCREMENT\t0x00020000\t \n\n#define MID_VCI_BASE\tRAM_BASE\n#define MID_DMA_RX_BASE\t(MID_VCI_BASE+NR_VCI*16)\n#define MID_DMA_TX_BASE\t(MID_DMA_RX_BASE+NR_DMA_RX*8)\n#define MID_SERVICE_BASE (MID_DMA_TX_BASE+NR_DMA_TX*8)\n#define MID_FREE_BASE\t(MID_SERVICE_BASE+NR_SERVICE*4)\n\n#define MAC_LEN 6  \n\n#define MID_MIN_BUF_SIZE (1024)\t\t \n#define MID_MAX_BUF_SIZE (128*1024)\t \n\n#define RX_DESCR_SIZE\t1\t\t \n#define TX_DESCR_SIZE\t2\t\t \n#define AAL5_TRAILER\t(ATM_AAL5_TRAILER/4)  \n\n#define TX_GAP\t\t8\t\t \n\n \n\n#define MID_RES_ID_MCON\t0x00\t\t \n\n#define MID_ID\t\t0xf0000000\t \n#define MID_SHIFT\t24\n#define MID_MOTHER_ID\t0x00000700\t \n#define MID_MOTHER_SHIFT 8\n#define MID_CON_TI\t0x00000080\t \n#define MID_CON_SUNI\t0x00000040\t \n#define MID_CON_V6\t0x00000020\t \n#define DAUGHTER_ID\t0x0000001f\t \n\n \n\n#define MID_ISA\t\t0x01\t\t \n#define MID_IS\t\t0x02\t\t \n#define MID_IE\t\t0x03\t\t \n\n#define MID_TX_COMPLETE_7 0x00010000\t \n#define MID_TX_COMPLETE_6 0x00008000\t \n#define MID_TX_COMPLETE_5 0x00004000\n#define MID_TX_COMPLETE_4 0x00002000\n#define MID_TX_COMPLETE_3 0x00001000\n#define MID_TX_COMPLETE_2 0x00000800\n#define MID_TX_COMPLETE_1 0x00000400\n#define MID_TX_COMPLETE_0 0x00000200\n#define MID_TX_COMPLETE\t0x0001fe00\t \n#define MID_TX_DMA_OVFL\t0x00000100\t \n#define MID_TX_IDENT_MISM 0x00000080\t \n#define MID_DMA_LERR_ACK 0x00000040\t \n#define MID_DMA_ERR_ACK\t0x00000020\t \n#define\tMID_RX_DMA_COMPLETE 0x00000010\t \n#define MID_TX_DMA_COMPLETE 0x00000008\t \n#define MID_SERVICE\t0x00000004\t \n#define MID_SUNI_INT\t0x00000002\t \n#define MID_STAT_OVFL\t0x00000001\t \n\n \n\n#define MID_MC_S\t0x04\n\n#define MID_INT_SELECT\t0x000001C0\t \n#define MID_INT_SEL_SHIFT 6\n#define\tMID_TX_LOCK_MODE 0x00000020\t \n#define MID_DMA_ENABLE\t0x00000010\t \n#define MID_TX_ENABLE\t0x00000008\t \n#define MID_RX_ENABLE\t0x00000004\t \n#define MID_WAIT_1MS\t0x00000002\t \n#define MID_WAIT_500US\t0x00000001\t \n\n \n\n#define MID_STAT\t\t0x05\n\n#define MID_VCI_TRASH\t0xFFFF0000\t \n#define MID_VCI_TRASH_SHIFT 16\n#define MID_OVFL_TRASH\t0x0000FFFF\t \n\n \n\n#define MID_SERV_WRITE\t0x06\t \n#define MID_DMA_ADDR\t0x07\t \n#define MID_DMA_WR_RX\t0x08\t \n#define MID_DMA_RD_RX\t0x09\n#define MID_DMA_WR_TX\t0x0A\n#define MID_DMA_RD_TX\t0x0B\n\n \n\n#define MID_TX_PLACE(c)\t(0x10+4*(c))\n\n#define MID_SIZE\t0x00003800\t \n#define MID_SIZE_SHIFT\t11\n#define MID_LOCATION\t0x000007FF\t \n\n#define MID_LOC_SKIP\t8\t\t \n\n \n\n#define MID_TX_RDPTR(c)\t(0x11+4*(c))\n\n#define MID_READ_PTR\t0x00007FFF\t \n\n \n\n#define MID_TX_DESCRSTART(c) (0x12+4*(c))\n\n#define MID_DESCR_START\t0x00007FFF\t \n\n#define ENI155_MAGIC\t0xa54b872d\n\nstruct midway_eprom {\n\tunsigned char mac[MAC_LEN],inv_mac[MAC_LEN];\n\tunsigned char pad[36];\n\tu32 serial,inv_serial;\n\tu32 magic,inv_magic;\n};\n\n\n \n\n#define MID_VCI_IN_SERVICE\t0x00000001\t \n#define MID_VCI_SIZE\t\t0x00038000\t \n#define MID_VCI_SIZE_SHIFT\t15\n#define MID_VCI_LOCATION\t0x1ffc0000\t \n#define MID_VCI_LOCATION_SHIFT\t18\n#define MID_VCI_PTI_MODE\t0x20000000\t \n#define MID_VCI_MODE\t\t0xc0000000\n#define MID_VCI_MODE_SHIFT\t30\n#define MID_VCI_READ\t\t0x00007fff\n#define MID_VCI_READ_SHIFT\t0\n#define MID_VCI_DESCR\t\t0x7fff0000\n#define MID_VCI_DESCR_SHIFT\t16\n#define MID_VCI_COUNT\t\t0x000007ff\n#define MID_VCI_COUNT_SHIFT\t0\n#define MID_VCI_STATE\t\t0x0000c000\n#define MID_VCI_STATE_SHIFT\t14\n#define MID_VCI_WRITE\t\t0x7fff0000\n#define MID_VCI_WRITE_SHIFT\t16\n\n#define MID_MODE_TRASH\t0\n#define MID_MODE_RAW\t1\n#define MID_MODE_AAL5\t2\n\n \n\n#define MID_RED_COUNT\t\t0x000007ff\n#define MID_RED_CRC_ERR\t\t0x00000800\n#define MID_RED_T\t\t0x00001000\n#define MID_RED_CE\t\t0x00010000\n#define MID_RED_CLP\t\t0x01000000\n#define MID_RED_IDEN\t\t0xfe000000\n#define MID_RED_SHIFT\t\t25\n\n#define MID_RED_RX_ID\t\t0x1b\t\t \n\n \n\n#define MID_SEG_COUNT\t\tMID_RED_COUNT\n#define MID_SEG_RATE\t\t0x01f80000\n#define MID_SEG_RATE_SHIFT\t19\n#define MID_SEG_PR\t\t0x06000000\n#define MID_SEG_PR_SHIFT\t25\n#define MID_SEG_AAL5\t\t0x08000000\n#define MID_SEG_ID\t\t0xf0000000\n#define MID_SEG_ID_SHIFT\t28\n#define MID_SEG_MAX_RATE\t63\n\n#define MID_SEG_CLP\t\t0x00000001\n#define MID_SEG_PTI\t\t0x0000000e\n#define MID_SEG_PTI_SHIFT\t1\n#define MID_SEG_VCI\t\t0x00003ff0\n#define MID_SEG_VCI_SHIFT\t4\n\n#define MID_SEG_TX_ID\t\t0xb\t\t \n\n \n\n#define MID_DMA_COUNT\t\t0xffff0000\n#define MID_DMA_COUNT_SHIFT\t16\n#define MID_DMA_END\t\t0x00000020\n#define MID_DMA_TYPE\t\t0x0000000f\n\n#define MID_DT_JK\t0x3\n#define MID_DT_WORD\t0x0\n#define MID_DT_2W\t0x7\n#define MID_DT_4W\t0x4\n#define MID_DT_8W\t0x5\n#define MID_DT_16W\t0x6\n#define MID_DT_2WM\t0xf\n#define MID_DT_4WM\t0xc\n#define MID_DT_8WM\t0xd\n#define MID_DT_16WM\t0xe\n\n \n#define MID_DMA_VCI\t\t0x0000ffc0\n#define\tMID_DMA_VCI_SHIFT\t6\n\n \n#define MID_DMA_CHAN\t\t0x000001c0\n#define MID_DMA_CHAN_SHIFT\t6\n\n#define MID_DT_BYTE\t0x1\n#define MID_DT_HWORD\t0x2\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}