{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1524458005576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1524458005579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexhexd.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexhexd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexHEXd " "Found entity 1: HexHEXd" {  } { { "HexHEXd.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexHEXd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524458018123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524458018123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdtodec.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdtodec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDtoDec " "Found entity 1: HexDtoDec" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexDtoDec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524458018124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524458018124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.sv 1 1 " "Found 1 design units, including 1 entities, in source file part2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part2 " "Found entity 1: Part2" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524458018126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1524458018126 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s Part2.sv(14) " "Verilog HDL Implicit Net warning at Part2.sv(14): created implicit net for \"s\"" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1524458018126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part2 " "Elaborating entity \"Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1524458018164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 Part2.sv(14) " "Verilog HDL assignment warning at Part2.sv(14): truncated value with size 4 to match size of target (1)" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524458018165 "|Part2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tennum Part2.sv(20) " "Verilog HDL Always Construct warning at Part2.sv(20): variable \"tennum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part2.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1524458018165 "|Part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDtoDec HexDtoDec:firstThingFirst " "Elaborating entity \"HexDtoDec\" for hierarchy \"HexDtoDec:firstThingFirst\"" {  } { { "Part2.sv" "firstThingFirst" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524458018188 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 HexDtoDec.sv(16) " "Verilog HDL assignment warning at HexDtoDec.sv(16): truncated value with size 5 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexDtoDec.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524458018188 "|Part2|HexDtoDec:firstThingFirst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 HexDtoDec.sv(21) " "Verilog HDL assignment warning at HexDtoDec.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "HexDtoDec.sv" "" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/HexDtoDec.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1524458018188 "|Part2|HexDtoDec:firstThingFirst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHEXd HexHEXd:onesnumber " "Elaborating entity \"HexHEXd\" for hierarchy \"HexHEXd:onesnumber\"" {  } { { "Part2.sv" "onesnumber" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1524458018213 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[0\] " "Net \"tens\[0\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[0\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524458018288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[1\] " "Net \"tens\[1\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[1\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524458018288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[2\] " "Net \"tens\[2\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[2\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524458018288 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "tens\[3\] " "Net \"tens\[3\]\" is missing source, defaulting to GND" {  } { { "Part2.sv" "tens\[3\]" { Text "C:/Users/eedqs/Google Drive/Documents for School/spring 12018/TCES 330/HW2/Part4/Part2.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524458018288 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524458018288 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1524458018390 ""}
