// Seed: 3707103565
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    output tri1 id_4,
    output wand id_5,
    input wor id_6,
    input tri0 id_7,
    output tri id_8,
    input supply0 id_9,
    output uwire id_10,
    output tri id_11,
    input supply0 id_12,
    output wire id_13,
    input supply0 id_14,
    input wand id_15,
    input wire id_16,
    input uwire id_17
);
  wire id_19 = id_16;
  logic [7:0] id_20;
  assign module_1.id_3 = 0;
  assign id_8 = -1 ? 1 : 1;
  assign id_20[-1] = id_12 ? 1 : id_17;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    output tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    output wand id_6,
    output wire id_7
    , id_29,
    output supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    input supply0 id_11,
    input wor id_12,
    output wire id_13,
    input supply0 id_14,
    output wor id_15,
    input tri0 id_16,
    input tri1 id_17,
    input wor id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri1 id_21,
    input uwire id_22
    , id_30,
    output tri id_23,
    output tri0 id_24,
    input tri id_25,
    output wire id_26,
    input tri0 id_27
);
  wire id_31, id_32;
  assign id_26 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_10,
      id_6,
      id_3,
      id_5,
      id_20,
      id_19,
      id_7,
      id_12,
      id_10,
      id_10,
      id_25,
      id_5,
      id_4,
      id_20,
      id_4,
      id_27
  );
  wire id_33;
  wire id_34;
endmodule
