Reading design: TOP_LEVEL.prj

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/GateFlow/7142_sig/xc4vsx55/fifo_d8k_w64_r32.vhd" in Library work.
Entity <fifo_d8k_w64_r32> compiled.
Entity <fifo_d8k_w64_r32> (Architecture <fifo_d8k_w64_r32_a>) compiled.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/user_block.vhd" in Library work.
Architecture behavior of Entity user_block is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/data_router.vhd" in Library work.
Architecture behavior of Entity data_router is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/d_intrfc.vhd" in Library work.
Architecture behavior of Entity d_intrfc is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/adc_data_router.vhd" in Library work.
Architecture behavior of Entity adc_data_router is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/xc4vsx55/fifo_d2k_w32_r64.vhd" in Library work.
Entity <fifo_d2k_w32_r64> compiled.
Entity <fifo_d2k_w32_r64> (Architecture <fifo_d2k_w32_r64_a>) compiled.
Compiling vhdl file "C:/GateFlow/7142_sig/xc4vsx55/fifo_d1k_w64_r64.vhd" in Library work.
Entity <fifo_d1k_w64_r64> compiled.
Entity <fifo_d1k_w64_r64> (Architecture <fifo_d1k_w64_r64_a>) compiled.
Compiling vhdl file "C:/GateFlow/7142_sig/xc4vsx55/fifo_d1k_w64_r32.vhd" in Library work.
Entity <fifo_d1k_w64_r32> compiled.
Entity <fifo_d1k_w64_r32> (Architecture <fifo_d1k_w64_r32_a>) compiled.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" in Library work.
Architecture behavioral of Entity sdram_sys_clk_dcm is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" in Library work.
Architecture structure of Entity memory_app is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/clk_gen.vhd" in Library work.
Architecture behavior of Entity clk_gen is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/cntrl_reg.vhd" in Library work.
Architecture rtl of Entity cntrlreg is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/syncgate.vhd" in Library work.
Architecture behavior of Entity syncgate_gen is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/fifo_en_gen.vhd" in Library work.
Architecture behavior of Entity fifo_en_gen is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd" in Library work.
Architecture structure of Entity adc_data_path is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/datapath.vhd" in Library work.
Architecture structure of Entity dac_data_path is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" in Library work.
Architecture behavioral of Entity clk_dcm is up to date.
Compiling vhdl file "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" in Library work.
Architecture structure of Entity top_level is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP_LEVEL> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <SDRAM_SYS_CLK_DCM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MEMORY_APP> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <CLK_GEN> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <CNTRLREG> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <SYNCGATE_GEN> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <FIFO_EN_GEN> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ADC_DATA_PATH> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <DAC_DATA_PATH> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <CLK_DCM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D_INTRFC> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <ADC_DATA_ROUTER> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <USER_BLOCK> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <DATA_ROUTER> in library <work> (architecture <behavior>).

INFO:Xst:2555 - '-hierarchy_separator' switch is being deprecated in a future release.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP_LEVEL> in library <work> (Architecture <structure>).
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1885: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1892: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1901: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1908: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1921: Instantiating black box module <IBUFGDS_LVPECL_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1929: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1939: Instantiating black box module <IBUFGDS_LVPECL_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1974: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 1987: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2000: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2013: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2026: Instantiating black box module <FDDRRSE>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2039: Instantiating black box module <FDDRRSE>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2558: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2558: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2558: Instantiating black box module <fifo_d1k_w64_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2601: Unconnected output port 'Ddr0_Dm' of component 'MEMORY_APP'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2601: Unconnected output port 'Ddr1_Dm' of component 'MEMORY_APP'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2601: Unconnected output port 'Ddr2_Dm' of component 'MEMORY_APP'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2742: Instantiating black box module <SRL16>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2779: Instantiating black box module <IDELAYCTRL>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2828: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2828: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2828: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2817: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2828: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2842: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2858: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2869: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2858: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2869: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2858: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2869: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2858: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2869: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2883: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2910: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2910: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2910: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2899: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2910: Instantiating black box module <OBUFT>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2940: Instantiating black box module <IBUFGDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2948: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2955: Instantiating black box module <IBUFGDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2963: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2970: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2978: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2986: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 2994: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3010: Instantiating black box module <BUFIO>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3025: Instantiating black box module <BUFIO>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3032: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3040: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3048: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3065: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3075: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3085: Instantiating black box module <OBUFDS_LVDS_25>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3160: Unconnected output port 'Test_Mode' of component 'CNTRLREG'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3455: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3471: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3488: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3504: Unconnected output port 'SyncGateGo_Rs' of component 'SYNCGATE_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3655: Unconnected output port 'Pre_Count_H' of component 'FIFO_EN_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3655: Unconnected output port 'Pre_Count_L' of component 'FIFO_EN_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3655: Unconnected output port 'Trig_Reached' of component 'FIFO_EN_GEN'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3699: Unconnected output port 'Wr_En_B' of component 'ADC_DATA_PATH'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3753: Unconnected output port 'Wr_En_B' of component 'ADC_DATA_PATH'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3833: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3840: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3867: Instantiating black box module <BUFGCTRL>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3881: Instantiating black box module <BUFGCTRL>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd" line 3895: Instantiating black box module <BUFGCTRL>.
INFO:Xst:2679 - Register <LDREQ_N<4>> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LDREQ_N<5>> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <LDREQ_N<7>> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lads_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lbe0_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lbe4_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lblast_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lrw_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lspare_out> in unit <TOP_LEVEL> has a constant value of 11111 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <lwait_n_out> in unit <TOP_LEVEL> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<10>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<9>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<8>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<7>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<6>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<5>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<4>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<3>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<2>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<1>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <px_io_data_in<0>> in unit <TOP_LEVEL> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <TOP_LEVEL> analyzed. Unit <TOP_LEVEL> generated.

Analyzing Entity <SDRAM_SYS_CLK_DCM> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Do' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clk2x' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clk2x180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clk90' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clkfx' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Clkfx180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Drdy' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Unconnected output port 'Psdone' of component 'DCM_ADV'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 169: Instantiating black box module <DCM_ADV>.
    Set user-defined property "Clk_Feedback =  1X" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkdv_Divide =  4.0000000000000000" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkfx_Divide =  1" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkfx_Multiply =  4" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkin_Divide_By_2 =  FALSE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkin_Period =  5.0000000000000000" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Clkout_Phase_Shift =  NONE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dcm_Autocalibration =  TRUE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dcm_Performance_Mode =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Deskew_Adjust =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dfs_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Dll_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Duty_Cycle_Correction =  TRUE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Factory_Jf =  F0F0" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Phase_Shift =  0" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
    Set user-defined property "Startup_Wait =  FALSE" for instance <DCM_ADV_INST> in unit <SDRAM_SYS_CLK_DCM>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 218: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 227: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 234: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd" line 241: Instantiating black box module <BUFG>.
Entity <SDRAM_SYS_CLK_DCM> analyzed. Unit <SDRAM_SYS_CLK_DCM> generated.

Analyzing Entity <MEMORY_APP> in library <work> (Architecture <structure>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 720: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 720: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 720: Instantiating black box module <fifo_d1k_w64_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 783: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 783: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 783: Instantiating black box module <fifo_d1k_w64_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 823: Unconnected output port 'Prog_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 823: Instantiating black box module <fifo_d2k_w32_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 925: Unconnected output port 'L_D_Req' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 925: Unconnected output port 'L_Ref_Ack' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 925: Instantiating black box module <SDRAM_DDR2_LB>.
    Set user-defined property "Nibble_Devices =  0" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
    Set user-defined property "Dsize =  64" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
    Set user-defined property "Num_Clk_Outs =  2" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
    Set user-defined property "Num_Rd_Vld =  2" for instance <SDRAM_DDR2_LB_0> in unit <MEMORY_APP>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1054: Unconnected output port 'Prog_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1054: Instantiating black box module <fifo_d2k_w32_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1155: Unconnected output port 'L_D_Req' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1155: Unconnected output port 'L_Ref_Ack' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1155: Instantiating black box module <SDRAM_DDR2_LB>.
    Set user-defined property "Nibble_Devices =  0" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
    Set user-defined property "Dsize =  64" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
    Set user-defined property "Num_Clk_Outs =  2" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
    Set user-defined property "Num_Rd_Vld =  2" for instance <SDRAM_DDR2_LB_1> in unit <MEMORY_APP>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Almost_Empty' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Almost_Full' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Empty' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Full' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1284: Unconnected output port 'Prog_Empty' of component 'fifo_d1k_w64_r32'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1284: Instantiating black box module <fifo_d1k_w64_r32>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1310: Unconnected output port 'L_D_Req' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1310: Unconnected output port 'L_Ref_Ack' of component 'SDRAM_DDR2_LB'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd" line 1310: Instantiating black box module <SDRAM_DDR2_LB>.
    Set user-defined property "Nibble_Devices =  0" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
    Set user-defined property "Dsize =  64" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
    Set user-defined property "Num_Clk_Outs =  2" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
    Set user-defined property "Num_Rd_Vld =  2" for instance <SDRAM_DDR2_LB_2> in unit <MEMORY_APP>.
Entity <MEMORY_APP> analyzed. Unit <MEMORY_APP> generated.

Analyzing Entity <CLK_GEN> in library <work> (Architecture <behavior>).
Entity <CLK_GEN> analyzed. Unit <CLK_GEN> generated.

Analyzing Entity <CNTRLREG> in library <work> (Architecture <rtl>).
INFO:Xst:2679 - Register <reg<143><14>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<143><13>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <CNTRLREG> analyzed. Unit <CNTRLREG> generated.

Analyzing Entity <SYNCGATE_GEN> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "C:/GateFlow/7142_sig/VHDL_Source/syncgate.vhd" line 145: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/GateFlow/7142_sig/VHDL_Source/syncgate.vhd" line 158: Mux is complete : default of case is discarded
Entity <SYNCGATE_GEN> analyzed. Unit <SYNCGATE_GEN> generated.

Analyzing Entity <FIFO_EN_GEN> in library <work> (Architecture <behavior>).
INFO:Xst:1561 - "C:/GateFlow/7142_sig/VHDL_Source/fifo_en_gen.vhd" line 240: Mux is complete : default of case is discarded
Entity <FIFO_EN_GEN> analyzed. Unit <FIFO_EN_GEN> generated.

Analyzing Entity <ADC_DATA_PATH> in library <work> (Architecture <structure>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd" line 315: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd" line 315: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd" line 315: Instantiating black box module <fifo_d2k_w32_r64>.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd" line 338: Unconnected output port 'Almost_Empty' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd" line 338: Unconnected output port 'Almost_Full' of component 'fifo_d2k_w32_r64'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd" line 338: Instantiating black box module <fifo_d2k_w32_r64>.
Entity <ADC_DATA_PATH> analyzed. Unit <ADC_DATA_PATH> generated.

Analyzing Entity <D_INTRFC> in library <work> (Architecture <behavior>).
Entity <D_INTRFC> analyzed. Unit <D_INTRFC> generated.

Analyzing Entity <ADC_DATA_ROUTER> in library <work> (Architecture <behavior>).
Entity <ADC_DATA_ROUTER> analyzed. Unit <ADC_DATA_ROUTER> generated.

Analyzing Entity <USER_BLOCK> in library <work> (Architecture <behavior>).
Entity <USER_BLOCK> analyzed. Unit <USER_BLOCK> generated.

Analyzing Entity <DAC_DATA_PATH> in library <work> (Architecture <structure>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/datapath.vhd" line 207: Unconnected output port 'Almost_Empty' of component 'fifo_d8k_w64_r32'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/datapath.vhd" line 207: Unconnected output port 'Almost_Full' of component 'fifo_d8k_w64_r32'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/datapath.vhd" line 207: Instantiating black box module <fifo_d8k_w64_r32>.
Entity <DAC_DATA_PATH> analyzed. Unit <DAC_DATA_PATH> generated.

Analyzing Entity <DATA_ROUTER> in library <work> (Architecture <behavior>).
Entity <DATA_ROUTER> analyzed. Unit <DATA_ROUTER> generated.

Analyzing Entity <CLK_DCM> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Do' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk270' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk2x' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk2x180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clk90' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clkdv' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clkfx' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Clkfx180' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Drdy' of component 'DCM_ADV'.
WARNING:Xst:753 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Unconnected output port 'Psdone' of component 'DCM_ADV'.
WARNING:Xst:2211 - "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd" line 161: Instantiating black box module <DCM_ADV>.
    Set user-defined property "Clk_Feedback =  1X" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkdv_Divide =  4.0000000000000000" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkfx_Divide =  1" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkfx_Multiply =  4" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkin_Divide_By_2 =  FALSE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkin_Period =  5.0000000000000000" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Clkout_Phase_Shift =  NONE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dcm_Autocalibration =  TRUE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dcm_Performance_Mode =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Deskew_Adjust =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dfs_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Dll_Frequency_Mode =  HIGH" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Duty_Cycle_Correction =  TRUE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Factory_Jf =  F0F0" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Phase_Shift =  0" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
    Set user-defined property "Startup_Wait =  FALSE" for instance <DCM_ADV_INST> in unit <CLK_DCM>.
Entity <CLK_DCM> analyzed. Unit <CLK_DCM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <reg<45><10>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<45><11>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><10>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><8>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><11>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<46><9>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><10>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><11>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<45><8>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<45><9>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<39><4>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<39><5>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<39><7>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><8>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <reg<48><9>> in unit <CNTRLREG> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <CLK_GEN>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/clk_gen.vhd".
    Found 1-bit register for signal <sclk>.
    Found 8-bit up counter for signal <scount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <CLK_GEN> synthesized.


Synthesizing Unit <CNTRLREG>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/cntrl_reg.vhd".
WARNING:Xst:653 - Signal <int_vctr0<15:7>> is used but never assigned. Tied to value 000000000.
WARNING:Xst:1780 - Signal <fifo_flags<10><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<10><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<9><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<9><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<8><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<8><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<7><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<7><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<6><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<6><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<5><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<5><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<4><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<4><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<3><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<3><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<2><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<2><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<1><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<1><7:0>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<0><15:12>> is never used or assigned.
WARNING:Xst:1780 - Signal <fifo_flags<0><7:0>> is never used or assigned.
WARNING:Xst:1781 - Signal <reg<511:439>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<383:296>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<287:269>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<255:144>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<141:138>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<127:52>> is used but never assigned. Tied to default value.
WARNING:Xst:653 - Signal <reg<51><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<51><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<50><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<50><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<49><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<49><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<48><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<48><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<47><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<47><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<46><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<46><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<45><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<45><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<44><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<44><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<43><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<43><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<42><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<42><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<41><15:12>> is used but never assigned. Tied to value 0000.
WARNING:Xst:653 - Signal <reg<41><7:0>> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <reg<33><15:7>> is used but never assigned. Tied to value 000000000.
WARNING:Xst:1781 - Signal <reg<31:24>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <reg<15:9>> is used but never assigned. Tied to default value.
    Found 1-bit tristate buffer for signal <IIC_DAT>.
    Found 1-bit register for signal <DAC_SDEN_N>.
    Found 16-bit register for signal <DAT_OUT>.
    Found 1-bit tristate buffer for signal <DAC_SDIO>.
    Found 16-bit 512-to-1 multiplexer for signal <DAT_OUT_15_1$varindex0000> created at line 765.
    Found 9-bit comparator greatequal for signal <DAT_OUT_5$cmp_ge0000>.
    Found 9-bit comparator lessequal for signal <DAT_OUT_5$cmp_le0000>.
    Found 5-bit register for signal <i>.
    Found 5-bit subtractor for signal <i$addsub0000> created at line 616.
    Found 1-bit register for signal <Mtridata_DAC_SDIO> created at line 620.
    Found 1-bit register for signal <Mtrien_DAC_SDIO> created at line 620.
    Found 5-bit comparator less for signal <Mtrien_DAC_SDIO$cmp_lt0000> created at line 619.
    Found 880-bit register for signal <reg<438:384>>.
    Found 128-bit register for signal <reg<295:288>>.
    Found 208-bit register for signal <reg<268:256>>.
    Found 160-bit register for signal <reg<137:128>>.
    Found 16-bit register for signal <reg<40>>.
    Found 80-bit register for signal <reg<38:34>>.
    Found 16-bit register for signal <reg<32>>.
    Found 32-bit register for signal <reg<23:22>>.
    Found 16-bit register for signal <reg<19>>.
    Found 16-bit register for signal <reg<16>>.
    Found 144-bit register for signal <reg<8:0>>.
    Found 1-bit register for signal <shift_en>.
    Found 1-bit register for signal <sreg_wepls>.
    Found 1-bit register for signal <sreg_wepls_q1>.
    Found 1-bit register for signal <sreg_write>.
INFO:Xst:738 - HDL ADVISOR - 1842 flip-flops were inferred for signal <reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 1865 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  16 Multiplexer(s).
	inferred   2 Tristate(s).
Unit <CNTRLREG> synthesized.


Synthesizing Unit <SYNCGATE_GEN>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/syncgate.vhd".
    Found 1-bit register for signal <SYNCGATEGO_RS>.
    Found 1-bit register for signal <SYNCGATE_N_OUT>.
    Found 1-bit register for signal <LVDS_SYNCGATE_OUT_N>.
    Found 1-bit register for signal <ext_syncgate>.
    Found 1-bit register for signal <lvds_syncgate_n_rs>.
    Found 1-bit xor2 for signal <pol_syncgate>.
    Found 1-bit register for signal <syncgate_pol_q>.
    Found 1-bit register for signal <syncgate_src_q>.
    Found 1-bit register for signal <syncgatego_n>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SYNCGATE_GEN> synthesized.


Synthesizing Unit <FIFO_EN_GEN>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/fifo_en_gen.vhd".
WARNING:Xst:647 - Input <POST_LENGTH_H<15:14>> is never used.
WARNING:Xst:647 - Input <TRIG_LENGTH_H<15:14>> is never used.
    Found 1-bit register for signal <FIFO_EN>.
    Found 1-bit register for signal <arm_d>.
    Found 1-bit register for signal <arm_d2>.
    Found 1-bit register for signal <cntr_ce>.
    Found 1-bit register for signal <gate_n>.
    Found 1-bit register for signal <gate_n_d>.
    Found 30-bit register for signal <len_cntr>.
    Found 30-bit subtractor for signal <len_cntr$addsub0000> created at line 216.
    Found 1-bit register for signal <postcntr_ce>.
    Found 1-bit register for signal <postcntr_ce_d>.
    Found 30-bit register for signal <postlen_cntr>.
    Found 30-bit adder for signal <postlen_cntr$addsub0000> created at line 182.
    Found 30-bit comparator equal for signal <postlen_cntr$cmp_eq0000> created at line 170.
    Found 1-bit register for signal <trig_clear_d>.
    Found 1-bit register for signal <trig_stat_out>.
    Found 1-bit register for signal <trig_tc_d>.
    Summary:
	inferred  71 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <FIFO_EN_GEN> synthesized.


Synthesizing Unit <D_INTRFC>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/d_intrfc.vhd".
    Found 16-bit register for signal <AD_OUT>.
    Found 16-bit register for signal <BD_OUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <D_INTRFC> synthesized.


Synthesizing Unit <ADC_DATA_ROUTER>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/adc_data_router.vhd".
WARNING:Xst:647 - Input <DECDIV<15:12>> is never used.
WARNING:Xst:647 - Input <DAT_MODE<1>> is never used.
    Found 12-bit register for signal <dec_counter>.
    Found 12-bit adder for signal <dec_counter$addsub0000> created at line 100.
    Found 12-bit comparator equal for signal <dec_counter$cmp_eq0000> created at line 101.
    Found 1-bit register for signal <fen>.
    Found 32-bit register for signal <fifo_data>.
    Found 1-bit register for signal <toggler>.
    Found 12-bit comparator not equal for signal <toggler$cmp_ne0000> created at line 126.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ADC_DATA_ROUTER> synthesized.


Synthesizing Unit <USER_BLOCK>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/user_block.vhd".
WARNING:Xst:647 - Input <CLK> is never used.
Unit <USER_BLOCK> synthesized.


Synthesizing Unit <DATA_ROUTER>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/data_router.vhd".
    Found 16-bit register for signal <AD>.
    Found 16-bit register for signal <BD>.
    Found 1-bit register for signal <fen_a>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <DATA_ROUTER> synthesized.


Synthesizing Unit <SDRAM_SYS_CLK_DCM>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/sdram_sys_clk_dcm.vhd".
Unit <SDRAM_SYS_CLK_DCM> synthesized.


Synthesizing Unit <MEMORY_APP>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/dram_dtl.vhd".
WARNING:Xst:647 - Input <MEM0_DEPTH_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM0_DEPTH_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM0_START_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM0_START_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM1_DEPTH_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM1_DEPTH_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM1_START_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM1_START_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM2_DEPTH_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM2_DEPTH_REG_L<2:0>> is never used.
WARNING:Xst:647 - Input <MEM2_START_REG_H<15>> is never used.
WARNING:Xst:647 - Input <MEM2_START_REG_L<2:0>> is never used.
WARNING:Xst:646 - Signal <ddr0_vodt<7:1>> is assigned but never used.
WARNING:Xst:653 - Signal <two_in_2_bits> is used but never assigned. Tied to value 10.
WARNING:Xst:653 - Signal <five_in_3_bits> is used but never assigned. Tied to value 101.
WARNING:Xst:653 - Signal <eighteen_in_5_bits> is used but never assigned. Tied to value 10010.
WARNING:Xst:653 - Signal <thirty_three_h_in_8_bits> is used but never assigned. Tied to value 00110011.
WARNING:Xst:653 - Signal <zero_in_8_bits> is used but never assigned. Tied to value 00000000.
WARNING:Xst:653 - Signal <two_fifty_five_in_8_bits> is used but never assigned. Tied to value 11111111.
WARNING:Xst:653 - Signal <thirty_seven_h_in_8_bits> is used but never assigned. Tied to value 00110111.
WARNING:Xst:653 - Signal <zero_in_18_bits> is used but never assigned. Tied to value 000000000000000000.
WARNING:Xst:653 - Signal <one_hundred_h_in_10_bits> is used but never assigned. Tied to value 0100000000.
WARNING:Xst:646 - Signal <ddr1_vodt<7:1>> is assigned but never used.
WARNING:Xst:653 - Signal <three_in_18_bits> is used but never assigned. Tied to value 000000000000000011.
WARNING:Xst:653 - Signal <two_in_3_bits> is used but never assigned. Tied to value 010.
WARNING:Xst:653 - Signal <hi> is used but never assigned. Tied to value 1.
WARNING:Xst:653 - Signal <one_in_2_bits> is used but never assigned. Tied to value 01.
WARNING:Xst:653 - Signal <thirteen_in_5_bits> is used but never assigned. Tied to value 01101.
WARNING:Xst:653 - Signal <seven_in_18_bits> is used but never assigned. Tied to value 000000000000000111.
WARNING:Xst:653 - Signal <lo> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <twelve_in_18_bits> is used but never assigned. Tied to value 000000000000001100.
WARNING:Xst:646 - Signal <ddr2_vodt<7:1>> is assigned but never used.
WARNING:Xst:653 - Signal <six_hundred_h_in_11_bits> is used but never assigned. Tied to value 11000000000.
WARNING:Xst:653 - Signal <three_in_3_bits> is used but never assigned. Tied to value 011.
WARNING:Xst:653 - Signal <c_thousand_h_in_17_bits> is used but never assigned. Tied to value 01100000000000000.
WARNING:Xst:653 - Signal <four_in_3_bits> is used but never assigned. Tied to value 100.
WARNING:Xst:653 - Signal <zero_in_16_bits> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:653 - Signal <four_hundred_h_in_16_bits> is used but never assigned. Tied to value 0000010000000000.
WARNING:Xst:653 - Signal <nine_in_5_bits> is used but never assigned. Tied to value 01001.
WARNING:Xst:653 - Signal <three_hundred_h_in_10_bits> is used but never assigned. Tied to value 1100000000.
WARNING:Xst:653 - Signal <eight_in_18_bits> is used but never assigned. Tied to value 000000000000001000.
WARNING:Xst:646 - Signal <mem_ctrl_reg_q<15:3>> is assigned but never used.
WARNING:Xst:653 - Signal <two_hundred_h_in_11_bits> is used but never assigned. Tied to value 01000000000.
WARNING:Xst:653 - Signal <four_in_4_bits> is used but never assigned. Tied to value 0100.
    Found 1-bit register for signal <FIFO_MEMR_REQ>.
    Found 1-bit register for signal <FIFO_MEMW_REQ>.
    Found 33-bit adder for signal <add0000$add0000> created at line 862.
    Found 33-bit adder for signal <add0001$add0000> created at line 894.
    Found 33-bit adder for signal <add0002$add0000> created at line 1093.
    Found 33-bit adder for signal <add0003$add0000> created at line 1125.
    Found 33-bit adder for signal <add0004$add0000> created at line 1445.
    Found 33-bit register for signal <mem_adca_addr>.
    Found 33-bit comparator equal for signal <mem_adca_addr$cmp_eq0000> created at line 862.
    Found 33-bit 4-to-1 multiplexer for signal <mem_adca_addr$mux0001>.
    Found 1-bit register for signal <mem_adca_run>.
    Found 33-bit register for signal <mem_adcb_addr>.
    Found 33-bit comparator equal for signal <mem_adcb_addr$cmp_eq0000> created at line 1093.
    Found 33-bit 4-to-1 multiplexer for signal <mem_adcb_addr$mux0001>.
    Found 1-bit register for signal <mem_adcb_run>.
    Found 16-bit register for signal <mem_ctrl_reg_q>.
    Found 33-bit register for signal <mem_dac_addr>.
    Found 33-bit comparator equal for signal <mem_dac_addr$cmp_eq0000> created at line 1445.
    Found 33-bit 4-to-1 multiplexer for signal <mem_dac_addr$mux0001>.
    Found 1-bit register for signal <mem_dac_run>.
    Found 64-bit 4-to-1 multiplexer for signal <mem_dout>.
    Found 33-bit register for signal <trig_adca_addr>.
    Found 33-bit adder for signal <trig_adca_addr$addsub0000> created at line 894.
    Found 33-bit comparator equal for signal <trig_adca_addr$cmp_eq0000> created at line 894.
    Found 1-bit register for signal <trig_adca_reached>.
    Found 33-bit register for signal <trig_adcb_addr>.
    Found 33-bit adder for signal <trig_adcb_addr$addsub0000> created at line 1125.
    Found 33-bit comparator equal for signal <trig_adcb_addr$cmp_eq0000> created at line 1125.
    Found 1-bit register for signal <trig_adcb_reached>.
    Summary:
	inferred 188 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred 163 Multiplexer(s).
Unit <MEMORY_APP> synthesized.


Synthesizing Unit <ADC_DATA_PATH>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/adcdata.vhd".
    Found 1-bit register for signal <REQA>.
    Found 1-bit register for signal <REQB>.
    Found 1-bit register for signal <faeq1_a>.
    Found 1-bit register for signal <faeq1_b>.
    Found 1-bit register for signal <faeq2_a>.
    Found 1-bit register for signal <faeq2_b>.
    Found 1-bit register for signal <fafq1_a>.
    Found 1-bit register for signal <fafq1_b>.
    Found 1-bit register for signal <fafq2_a>.
    Found 1-bit register for signal <fafq2_b>.
    Found 1-bit register for signal <sm_gatea_ntemp>.
    Found 1-bit register for signal <sm_gateb_ntemp>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <ADC_DATA_PATH> synthesized.


Synthesizing Unit <DAC_DATA_PATH>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/datapath.vhd".
WARNING:Xst:647 - Input <MEM_CTRL_REG<15:11>> is never used.
WARNING:Xst:647 - Input <MEM_CTRL_REG<9:0>> is never used.
    Found 1-bit register for signal <REQA>.
    Found 1-bit register for signal <faeq1_a>.
    Found 1-bit register for signal <faeq2_a>.
    Found 1-bit register for signal <fafq1_a>.
    Found 1-bit register for signal <fafq2_a>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <DAC_DATA_PATH> synthesized.


Synthesizing Unit <CLK_DCM>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/clk_dcm.vhd".
Unit <CLK_DCM> synthesized.


Synthesizing Unit <TOP_LEVEL>.
    Related source file is "C:/GateFlow/7142_sig/VHDL_Source/top_level.vhd".
WARNING:Xst:646 - Signal <ddr0_vaddress<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_daca_count_ae<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_daca_count_af<15:13>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr0_vcke<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <lrst_in_n> is assigned but never used.
WARNING:Xst:646 - Signal <laddr<63:32>> is assigned but never used.
WARNING:Xst:646 - Signal <laddr<27:12>> is assigned but never used.
WARNING:Xst:646 - Signal <laddr<2:0>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr1_vcke<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr1_vcs_n<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr2_vcke<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcd_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcd_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memr_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memr_count_af<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <lads_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <adcb_packed_data<31:16>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memw_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_memw_count_af<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcc_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcc_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <extd_addr> is assigned but never used.
WARNING:Xst:646 - Signal <adcd_packed_data<31:16>> is assigned but never used.
WARNING:Xst:646 - Signal <ddr2_vcs_n<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcb_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adcb_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <lbe0_n_out> is assigned but never used.
WARNING:Xst:1780 - Signal <lready_in_n> is never used or assigned.
WARNING:Xst:646 - Signal <ddr2_vaddress<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <lspare_in> is assigned but never used.
WARNING:Xst:646 - Signal <lblast_in_n> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adca_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_adca_count_af<15:11>> is assigned but never used.
WARNING:Xst:646 - Signal <lrw_out> is assigned but never used.
WARNING:Xst:646 - Signal <ddr0_vcs_n<7:1>> is assigned but never used.
WARNING:Xst:646 - Signal <lspare_out> is assigned but never used.
WARNING:Xst:646 - Signal <ddr1_vaddress<15:14>> is assigned but never used.
WARNING:Xst:646 - Signal <lwait_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <lbe4_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <lblast_n_out> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_test_count_ae<15:10>> is assigned but never used.
WARNING:Xst:646 - Signal <fifo_test_count_af<15:10>> is assigned but never used.
    Found 1-bit register for signal <DAC_PHSTR>.
    Found 1-bit register for signal <FLASH_RP_N>.
    Found 1-bit tristate buffer for signal <LREADY_N>.
    Found 64-bit tristate buffer for signal <LAD>.
    Found 4-bit register for signal <LDREQ_N<11:8>>.
    Found 1-bit register for signal <LDREQ_N<6>>.
    Found 4-bit register for signal <LDREQ_N<3:0>>.
    Found 4-bit register for signal <LIRQ_N>.
    Found 1-bit register for signal <LHOLDA>.
    Found 1-bit register for signal <adca_sel>.
    Found 1-bit register for signal <adcb_sel>.
    Found 1-bit register for signal <adcc_sel>.
    Found 1-bit register for signal <adcd_sel>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count$addsub0000> created at line 2205.
    Found 32-bit 4-to-1 multiplexer for signal <count$mux0000>.
    Found 16-bit register for signal <ctlreg_dq>.
    Found 1-bit register for signal <daca_sel>.
    Found 1-bit register for signal <dat_en>.
    Found 64-bit register for signal <fifo_adca_dq>.
    Found 1-bit register for signal <fifo_adca_firstread>.
    Found 64-bit register for signal <fifo_adcb_dq>.
    Found 1-bit register for signal <fifo_adcb_firstread>.
    Found 64-bit register for signal <fifo_adcc_dq>.
    Found 1-bit register for signal <fifo_adcc_firstread>.
    Found 64-bit register for signal <fifo_adcd_dq>.
    Found 1-bit register for signal <fifo_adcd_firstread>.
    Found 64-bit register for signal <fifo_daca_dq>.
    Found 64-bit register for signal <fifo_memr_dq>.
    Found 1-bit register for signal <fifo_memr_firstread>.
    Found 64-bit register for signal <fifo_memw_dq>.
    Found 64-bit register for signal <fifo_testr_dq>.
    Found 1-bit register for signal <fifo_testr_firstread>.
    Found 1-bit register for signal <fifo_testr_req>.
    Found 64-bit register for signal <fifo_testw_dq>.
    Found 1-bit register for signal <fifo_testw_req>.
    Found 64-bit register for signal <lad_in>.
    Found 64-bit register for signal <lad_out>.
    Found 64-bit register for signal <laddr_held>.
    Found 1-bit register for signal <lads_in_n>.
    Found 1-bit register for signal <lbe0_in_n>.
    Found 1-bit register for signal <lbe4_in_n>.
    Found 1-bit register for signal <lhold_in>.
    Found 1-bit register for signal <lready_n_out>.
    Found 32-bit comparator greatequal for signal <lready_n_out$cmp_ge0000> created at line 2209.
    Found 32-bit comparator greatequal for signal <lready_n_out$cmp_ge0001> created at line 2218.
    Found 1-bit register for signal <lready_n_shadow>.
    Found 1-bit register for signal <lrw_in>.
    Found 1-bit register for signal <lvds1_ctl>.
    Found 16-bit register for signal <lvds1_out>.
    Found 1-bit register for signal <lvds1_rc_out>.
    Found 1-bit register for signal <lvds2_ctl>.
    Found 16-bit register for signal <lvds2_out>.
    Found 1-bit register for signal <lvds2_rc_out>.
    Found 1-bit register for signal <lvds3_ctl>.
    Found 16-bit register for signal <lvds3_out>.
    Found 1-bit register for signal <lwait_in_n>.
    Found 1-bit register for signal <memr_sel>.
    Found 1-bit register for signal <memw_sel>.
    Found 5-bit register for signal <px_io_data_in<15:11>>.
    Found 1-bit register for signal <rd_sel>.
    Found 1-bit register for signal <reg_sel>.
    Found 1-bit register for signal <testr_sel>.
    Found 1-bit register for signal <testw_sel>.
    Found 1-bit register for signal <toggle_mem>.
    Found 1-bit register for signal <wr_sel>.
    Found 1-bit register for signal <wr_sel_dlyd>.
    Found 1-bit register for signal <xfer>.
    Summary:
	inferred 922 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  65 Tristate(s).
Unit <TOP_LEVEL> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 12-bit adder                                          : 4
 30-bit adder                                          : 5
 30-bit subtractor                                     : 5
 32-bit adder                                          : 1
 33-bit adder                                          : 7
 5-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 907
 1-bit register                                        : 760
 12-bit register                                       : 4
 16-bit register                                       : 118
 30-bit register                                       : 10
 32-bit register                                       : 1
 33-bit register                                       : 5
 5-bit register                                        : 1
 64-bit register                                       : 8
# Comparators                                          : 23
 12-bit comparator equal                               : 4
 12-bit comparator not equal                           : 4
 30-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 2
 33-bit comparator equal                               : 5
 5-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 4-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 3
 64-bit 4-to-1 multiplexer                             : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 3
 64-bit tristate buffer                                : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '4vsx55.nph' in environment C:\Xilinx.
Launcher: The source netlist for "SDRAM_DDR2_LB.ngo" was not found; the current NGO file will be used and no new NGO description will be compiled.  This probably means that the source netlist was moved or deleted.
Loading core <SDRAM_DDR2_LB> for timing and area information for instance <SDRAM_DDR2_LB_0>.
Loading core <SDRAM_DDR2_LB> for timing and area information for instance <SDRAM_DDR2_LB_1>.
Loading core <SDRAM_DDR2_LB> for timing and area information for instance <SDRAM_DDR2_LB_2>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_3> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_4> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_5> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_6> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_7> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_8> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_9> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_10> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_11> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_12> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_13> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_14> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_ctrl_reg_q_15> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <laddr_held_0> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_2> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_12> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_13> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_14> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_15> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_16> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_18> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_19> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_20> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_21> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_22> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_23> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_24> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_25> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_26> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_32> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_33> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_34> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_35> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_36> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_37> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_38> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_39> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_40> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_41> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_42> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_43> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_44> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_45> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_46> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_47> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_48> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_49> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_50> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_51> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_52> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_53> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_54> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_55> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_56> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_57> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_58> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_59> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_60> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_61> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_62> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <laddr_held_63> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <arm_d> (without init value) has a constant value of 0 in block <GATE_DACA>.
WARNING:Xst:1710 - FF/Latch  <AD_OUT_1> (without init value) has a constant value of 0 in block <D_INTRFC2>.
WARNING:Xst:1710 - FF/Latch  <BD_OUT_1> (without init value) has a constant value of 0 in block <D_INTRFC2>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_17> (without init value) has a constant value of 0 in block <DAT_RTRA>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_1> (without init value) has a constant value of 0 in block <DAT_RTRA>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_17> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_1> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1710 - FF/Latch  <AD_OUT_1> (without init value) has a constant value of 0 in block <D_INTRFC2>.
WARNING:Xst:1710 - FF/Latch  <BD_OUT_1> (without init value) has a constant value of 0 in block <D_INTRFC2>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_17> (without init value) has a constant value of 0 in block <DAT_RTRA>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_1> (without init value) has a constant value of 0 in block <DAT_RTRA>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_17> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1710 - FF/Latch  <fifo_data_1> (without init value) has a constant value of 0 in block <DAT_RTRB>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <arm_d2> (without init value) has a constant value of 0 in block <GATE_DACA>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <GATEA_GEN>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <GATEB_GEN>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <SYNCA_GEN>.
WARNING:Xst:2677 - Node <SYNCGATEGO_RS> of sequential type is unconnected in block <SYNCB_GEN>.
WARNING:Xst:2677 - Node <arm_d> of sequential type is unconnected in block <GATE_DACA>.
WARNING:Xst:2677 - Node <arm_d2> of sequential type is unconnected in block <GATE_DACA>.
WARNING:Xst:2677 - Node <AD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <BD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRB>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRB>.
WARNING:Xst:2677 - Node <AD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <BD_OUT_1> of sequential type is unconnected in block <D_INTRFC2>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRA>.
WARNING:Xst:2677 - Node <fifo_data_17> of sequential type is unconnected in block <DAT_RTRB>.
WARNING:Xst:2677 - Node <fifo_data_1> of sequential type is unconnected in block <DAT_RTRB>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 12-bit adder                                          : 4
 30-bit adder                                          : 5
 30-bit subtractor                                     : 5
 32-bit adder                                          : 1
 33-bit adder                                          : 7
 5-bit subtractor                                      : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 3647
 Flip-Flops                                            : 3647
# Comparators                                          : 23
 12-bit comparator equal                               : 4
 12-bit comparator not equal                           : 4
 30-bit comparator equal                               : 5
 32-bit comparator greatequal                          : 2
 33-bit comparator equal                               : 5
 5-bit comparator less                                 : 1
 9-bit comparator greatequal                           : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 6
 16-bit 512-to-1 multiplexer                           : 1
 32-bit 4-to-1 multiplexer                             : 1
 33-bit 4-to-1 multiplexer                             : 3
 64-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <SYNCB_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <SYNCA_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATEB_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATEA_GEN_SYNCGATEGO_RS> of sequential type is unconnected in block <TOP_LEVEL>.

Optimizing unit <TOP_LEVEL> ...

Optimizing unit <FIFO_EN_GEN> ...

Optimizing unit <D_INTRFC> ...

Optimizing unit <ADC_DATA_ROUTER> ...

Optimizing unit <DATA_ROUTER> ...

Optimizing unit <MEMORY_APP> ...
WARNING:Xst:1710 - FF/Latch  <mem_adca_addr_0> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adca_addr_1> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adca_addr_2> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adcb_addr_0> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adcb_addr_1> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_adcb_addr_2> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_dac_addr_0> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_dac_addr_1> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <mem_dac_addr_2> (without init value) has a constant value of 0 in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adca_addr_0> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adca_addr_1> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adca_addr_2> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adcb_addr_0> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adcb_addr_1> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_adcb_addr_2> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_dac_addr_0> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_dac_addr_1> of sequential type is unconnected in block <MEMORY_APP>.
WARNING:Xst:2677 - Node <mem_dac_addr_2> of sequential type is unconnected in block <MEMORY_APP>.

Optimizing unit <ADC_DATA_PATH> ...

Optimizing unit <DAC_DATA_PATH> ...
WARNING:Xst:1710 - FF/Latch  <GATE_DACA_arm_d> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <ADCDAT2_D_INTRFC2_AD_OUT_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <ADCDAT2_D_INTRFC2_BD_OUT_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <ADCDAT_D_INTRFC2_AD_OUT_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1710 - FF/Latch  <ADCDAT_D_INTRFC2_BD_OUT_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <GATE_DACA_arm_d2> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRA_fifo_data_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRA_fifo_data_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRB_fifo_data_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT2_DAT_RTRB_fifo_data_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT_DAT_RTRA_fifo_data_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT_DAT_RTRA_fifo_data_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT_DAT_RTRB_fifo_data_17> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <ADCDAT_DAT_RTRB_fifo_data_1> (without init value) has a constant value of 0 in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATE_DACA_arm_d2> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <GATE_DACA_arm_d> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRA_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRA_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRB_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_DAT_RTRB_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_D_INTRFC2_AD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT2_D_INTRFC2_BD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRA_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRA_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRB_fifo_data_17> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_DAT_RTRB_fifo_data_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_D_INTRFC2_AD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.
WARNING:Xst:2677 - Node <ADCDAT_D_INTRFC2_BD_OUT_1> of sequential type is unconnected in block <TOP_LEVEL>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP_LEVEL, actual ratio is 39.
INFO:Xst:2260 - The FF/Latch <lvds2_rc_out> in Unit <TOP_LEVEL> is equivalent to the following FF/Latch : <lvds2_ctl> 
INFO:Xst:2260 - The FF/Latch <lvds1_ctl> in Unit <TOP_LEVEL> is equivalent to the following FF/Latch : <lvds1_rc_out> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_2> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_1> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_0> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_2> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_1> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 
INFO:Xst:2260 - The FF/Latch <sd_rd_vld_out[0]> in Unit <MEMAPP_SDRAM_DDR2_LB_0> is equivalent to the following FF/Latch : <sd_rd_vld_out[1]> 
INFO:Xst:2260 - The FF/Latch <doxsr[0]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <doxsr[2]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[2]> 
INFO:Xst:2260 - The FF/Latch <doxsr[4]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[4]> 
INFO:Xst:2260 - The FF/Latch <doxsr[6]> in Unit <fastinit> is equivalent to the following FF/Latch : <doxsr_fast[6]> 
INFO:Xst:2260 - The FF/Latch <mode> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <mode_fast> <mode_rep1> <mode_rep2> 
INFO:Xst:2260 - The FF/Latch <precharge> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <precharge_fast> <precharge_rep1> 
INFO:Xst:2260 - The FF/Latch <qm_active_sel[1]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <qm_active_sel_fast[1]> <qm_active_sel_1_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[3]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[3]> <goact_3_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[3]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[3]> 
INFO:Xst:2260 - The FF/Latch <dorw[1]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[1]> 
INFO:Xst:2260 - The FF/Latch <dorw[2]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[2]> 
INFO:Xst:2260 - The FF/Latch <act> in Unit <fastsdram> is equivalent to the following 3 FFs/Latches : <act_fast> <act_rep1> <act_rep2> 
INFO:Xst:2260 - The FF/Latch <refresh> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <refresh_fast> <refresh_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[0]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[0]> <goact_0_rep1> 
INFO:Xst:2260 - The FF/Latch <goact[2]> in Unit <fastsdram> is equivalent to the following 2 FFs/Latches : <goact_fast[2]> <goact_2_rep1> 
INFO:Xst:2260 - The FF/Latch <dorw[0]> in Unit <fastsdram> is equivalent to the following FF/Latch : <dorw_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_0> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_1> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_2> is equivalent to the following FF/Latch : <actable_ctr_fast[0]> 
INFO:Xst:2260 - The FF/Latch <actable_ctr[0]> in Unit <openbank_gen_1_3.openbank_3> is equivalent to the following 2 FFs/Latches : <actable_ctr_fast[0]> <actable_ctr_0_rep1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3628
 Flip-Flops                                            : 3628

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
Clock Signal                                                                                                | Clock buffer(FF name)                                | Load  |
------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
LCLKI                                                                                                       | IBUFG+BUFG                                           | 2694  |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLK0             | 4485  |
LVDS4_RC_IN_P                                                                                               | IBUFDS_LVDS_25+BUFIO                                 | 5     |
DAC_PLLLOCK                                                                                                 | IBUFG+BUFGCTRL+BUFGCTRL                              | 149   |
LVDS1_GCFB_P                                                                                                | IBUFGDS_LVDS_25+BUFG                                 | 18    |
LVDS3_RC_IN_P                                                                                               | IBUFDS_LVDS_25+BUFIO                                 | 17    |
LVDS2_GCFB_P                                                                                                | IBUFGDS_LVDS_25+BUFG                                 | 18    |
ADC_CLKI                                                                                                    | IBUFG+BUFG                                           | 538   |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLK180           | 6     |
CLKGEN_sclk1                                                                                                | BUFG                                                 | 25    |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLK270           | 225   |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe27_i(MEMAPP_SDRAM_DDR2_LB_2/_l0.un1_rd_vld_mappings_fe27_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_re[0])| 2     |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe60_i(MEMAPP_SDRAM_DDR2_LB_2/_l1.un1_rd_vld_mappings_fe60_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[1])| 2     |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe93_i(MEMAPP_SDRAM_DDR2_LB_2/_l2.un1_rd_vld_mappings_fe93_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_re[2])| 2     |
MEMAPP_SDRAM_DDR2_LB_2/un1_rd_vld_mappings_fe126_i(MEMAPP_SDRAM_DDR2_LB_2/_l3.un1_rd_vld_mappings_fe126_i:O)| NONE(*)(MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[3])| 2     |
MEM_CLK_P                                                                                                   | SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST:CLKDV            | 996   |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe27_i(MEMAPP_SDRAM_DDR2_LB_1/_l0.un1_rd_vld_mappings_fe27_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[0])| 2     |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe60_i(MEMAPP_SDRAM_DDR2_LB_1/_l1.un1_rd_vld_mappings_fe60_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[1])| 2     |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe93_i(MEMAPP_SDRAM_DDR2_LB_1/_l2.un1_rd_vld_mappings_fe93_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[2])| 2     |
MEMAPP_SDRAM_DDR2_LB_1/un1_rd_vld_mappings_fe126_i(MEMAPP_SDRAM_DDR2_LB_1/_l3.un1_rd_vld_mappings_fe126_i:O)| NONE(*)(MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[3])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe27_i(MEMAPP_SDRAM_DDR2_LB_0/_l0.un1_rd_vld_mappings_fe27_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[0])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe60_i(MEMAPP_SDRAM_DDR2_LB_0/_l1.un1_rd_vld_mappings_fe60_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[1])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe93_i(MEMAPP_SDRAM_DDR2_LB_0/_l2.un1_rd_vld_mappings_fe93_i:O)  | NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_re[2])| 2     |
MEMAPP_SDRAM_DDR2_LB_0/un1_rd_vld_mappings_fe126_i(MEMAPP_SDRAM_DDR2_LB_0/_l3.un1_rd_vld_mappings_fe126_i:O)| NONE(*)(MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_re[3])| 2     |
------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                | Buffer(FF name)                                                                      | Load  |
--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------+
rst1_INV_0_1(rst1_INV_0_1:O)                                                                                  | NONE(CONTROL_reg_426_12)                                                             | 466   |
rst(rst1_INV_0:O)                                                                                             | NONE(CONTROL_reg_257_9)                                                              | 467   |
rst1_INV_0_2(rst1_INV_0_2:O)                                                                                  | NONE(CONTROL_reg_396_10)                                                             | 466   |
rst1_INV_0_3(rst1_INV_0_3:O)                                                                                  | NONE(CONTROL_reg_293_3)                                                              | 467   |
fifo_adcd_rst(CONTROL_FIFO_ADCD_RST1:O)                                                                       | NONE(ADCDAT2_REQB)                                                                   | 79    |
ADC_OVRB                                                                                                      | IBUF                                                                                 | 1     |
fifo_adcd_e(ADCDAT2_FIFO_ADCB:Empty)                                                                          | NONE(CONTROL_reg<44>_8)                                                              | 1     |
fifo_memw_af(MEMAPP_FIFO_MEMW:Prog_Full)                                                                      | NONE(CONTROL_reg<50>_10)                                                             | 1     |
fifo_test_af(FIFO_TEST:Prog_Full)                                                                             | NONE(CONTROL_reg<51>_10)                                                             | 1     |
fifo_adcc_ae(ADCDAT2_FIFO_ADCA:Prog_Empty)                                                                    | NONE(CONTROL_reg<43>_9)                                                              | 1     |
CONTROL_int_vctr1<11>(CONTROL_int_vctr1_11_not00001_INV_0:O)                                                  | NONE(CONTROL_reg<39>_11)                                                             | 1     |
fifo_memr_af(MEMAPP_FIFO_MEMR:Prog_Full)                                                                      | NONE(CONTROL_reg<49>_10)                                                             | 1     |
fifo_adcb_ae(ADCDAT_FIFO_ADCB:Prog_Empty)                                                                     | NONE(CONTROL_reg<42>_9)                                                              | 1     |
fifo_adcb_f(ADCDAT_FIFO_ADCB:Full)                                                                            | NONE(CONTROL_reg<42>_11)                                                             | 1     |
CONTROL_int_vctr0<2>(CONTROL_int_vctr0_2_not00001_INV_0:O)                                                    | NONE(CONTROL_reg<33>_2)                                                              | 1     |
fifo_memw_ae(MEMAPP_FIFO_MEMW:Prog_Empty)                                                                     | NONE(CONTROL_reg<50>_9)                                                              | 1     |
fifo_adcc_e(ADCDAT2_FIFO_ADCA:Empty)                                                                          | NONE(CONTROL_reg<43>_8)                                                              | 1     |
CONTROL_int_vctr1<15>(CONTROL_int_vctr1_15_or000028:O)                                                        | NONE(CONTROL_reg<39>_15)                                                             | 1     |
fifo_memr_ae(MEMAPP_FIFO_MEMR:Prog_Empty)                                                                     | NONE(CONTROL_reg<49>_9)                                                              | 1     |
fifo_memw_e(MEMAPP_FIFO_MEMW:Empty)                                                                           | NONE(CONTROL_reg<50>_8)                                                              | 1     |
fifo_adca_f(ADCDAT_FIFO_ADCA:Full)                                                                            | NONE(CONTROL_reg<41>_11)                                                             | 1     |
fifo_adcb_e(ADCDAT_FIFO_ADCB:Empty)                                                                           | NONE(CONTROL_reg<42>_8)                                                              | 1     |
tmp_vlt_int1(tmp_vlt_int11_INV_0:O)                                                                           | NONE(CONTROL_reg<33>_4)                                                              | 1     |
fifo_adcd_af(ADCDAT2_FIFO_ADCB:Prog_Full)                                                                     | NONE(CONTROL_reg<44>_10)                                                             | 1     |
CONTROL_int_vctr1<8>(CONTROL_int_vctr1_8_or000010:O)                                                          | NONE(CONTROL_reg<39>_8)                                                              | 1     |
CONTROL_int_vctr1<14>(CONTROL_int_vctr1_14_not00001_INV_0:O)                                                  | NONE(CONTROL_reg<39>_14)                                                             | 1     |
CONTROL_int_vctr1<0>(CONTROL_int_vctr1_0_or000010:O)                                                          | NONE(CONTROL_reg<39>_0)                                                              | 1     |
fifo_test_f(FIFO_TEST:Full)                                                                                   | NONE(CONTROL_reg<51>_11)                                                             | 1     |
fifo_adca_e(ADCDAT_FIFO_ADCA:Empty)                                                                           | NONE(CONTROL_reg<41>_8)                                                              | 1     |
CONTROL_int_vctr1<6>(CONTROL_int_vctr1_6_or000010:O)                                                          | NONE(CONTROL_reg<39>_6)                                                              | 1     |
fifo_adcc_rst(CONTROL_FIFO_ADCC_RST1:O)                                                                       | NONE(ADCDAT2_REQA)                                                                   | 79    |
fifo_adca_ae(ADCDAT_FIFO_ADCA:Prog_Empty)                                                                     | NONE(CONTROL_reg<41>_9)                                                              | 1     |
CONTROL_int_vctr1<1>(CONTROL_int_vctr1_1_or000010:O)                                                          | NONE(CONTROL_reg<39>_1)                                                              | 1     |
CONTROL_int_vctr1<2>(CONTROL_int_vctr1_2_or000010:O)                                                          | NONE(CONTROL_reg<39>_2)                                                              | 1     |
fifo_test_e(FIFO_TEST:Empty)                                                                                  | NONE(CONTROL_reg<51>_8)                                                              | 1     |
fifo_memw_f(MEMAPP_FIFO_MEMW:Full)                                                                            | NONE(CONTROL_reg<50>_11)                                                             | 1     |
fifo_adcb_af(ADCDAT_FIFO_ADCB:Prog_Full)                                                                      | NONE(CONTROL_reg<42>_10)                                                             | 1     |
fifo_test_ae(FIFO_TEST:Prog_Empty)                                                                            | NONE(CONTROL_reg<51>_9)                                                              | 1     |
fifo_daca_af(DACDAT_FIFO_A:Prog_Full)                                                                         | NONE(CONTROL_reg<47>_10)                                                             | 1     |
ADC_OVRC                                                                                                      | IBUF                                                                                 | 1     |
CONTROL_int_vctr1<13>(CONTROL_int_vctr1_13_not00001_INV_0:O)                                                  | NONE(CONTROL_reg<39>_13)                                                             | 1     |
CONTROL_int_vctr1<3>(CONTROL_int_vctr1_3_or000010:O)                                                          | NONE(CONTROL_reg<39>_3)                                                              | 1     |
fifo_memr_f(MEMAPP_FIFO_MEMR:Full)                                                                            | NONE(CONTROL_reg<49>_11)                                                             | 1     |
fifo_adcc_f(ADCDAT2_FIFO_ADCA:Full)                                                                           | NONE(CONTROL_reg<43>_11)                                                             | 1     |
CONTROL_int_vctr1<9>(CONTROL_int_vctr1_9_or000010:O)                                                          | NONE(CONTROL_reg<39>_9)                                                              | 1     |
fifo_adcb_rst(CONTROL_FIFO_ADCB_RST1:O)                                                                       | NONE(ADCDAT_REQB)                                                                    | 79    |
fifo_adca_rst(CONTROL_FIFO_ADCA_RST1:O)                                                                       | NONE(ADCDAT_REQA)                                                                    | 79    |
fifo_memr_e(MEMAPP_FIFO_MEMR:Empty)                                                                           | NONE(CONTROL_reg<49>_8)                                                              | 1     |
fifo_adcc_af(ADCDAT2_FIFO_ADCA:Prog_Full)                                                                     | NONE(CONTROL_reg<43>_10)                                                             | 1     |
MEMAPP_rst(int_reset1_INV_0:O)                                                                                | NONE(MEMAPP_FIFO_MEMR_REQ)                                                           | 4     |
ADC_OVRA                                                                                                      | IBUF                                                                                 | 1     |
CONTROL_int_vctr0<3>(CONTROL_int_vctr0_3_not00001_INV_0:O)                                                    | NONE(CONTROL_reg<33>_3)                                                              | 1     |
fifo_adcd_ae(ADCDAT2_FIFO_ADCB:Prog_Empty)                                                                    | NONE(CONTROL_reg<44>_9)                                                              | 1     |
fifo_daca_e(DACDAT_FIFO_A:Empty)                                                                              | NONE(CONTROL_reg<47>_8)                                                              | 1     |
fifo_daca_ae(DACDAT_FIFO_A:Prog_Empty)                                                                        | NONE(CONTROL_reg<47>_9)                                                              | 1     |
fifo_adca_af(ADCDAT_FIFO_ADCA:Prog_Full)                                                                      | NONE(CONTROL_reg<41>_10)                                                             | 1     |
fifo_daca_f(DACDAT_FIFO_A:Full)                                                                               | NONE(CONTROL_reg<47>_11)                                                             | 1     |
ADC_OVRD                                                                                                      | IBUF                                                                                 | 1     |
CONTROL_int_vctr1<10>(CONTROL_int_vctr1_10_or000017:O)                                                        | NONE(CONTROL_reg<39>_10)                                                             | 1     |
fifo_daca_rst(CONTROL_FIFO_DACA_RST1:O)                                                                       | NONE(DACDAT_REQA)                                                                    | 67    |
CONTROL_int_vctr1<12>(CONTROL_int_vctr1_12_not00001_INV_0:O)                                                  | NONE(CONTROL_reg<39>_12)                                                             | 1     |
fifo_adcd_f(ADCDAT2_FIFO_ADCB:Full)                                                                           | NONE(CONTROL_reg<44>_11)                                                             | 1     |
MEMAPP_SDRAM_DDR2_LB_1/I_937_1(MEMAPP_SDRAM_DDR2_LB_1/I_937_1:O)                                              | NONE(MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_in_pipe_l[3]) | 224   |
MEMAPP_SDRAM_DDR2_LB_1/reset_n_i(MEMAPP_SDRAM_DDR2_LB_1/I_937:O)                                              | NONE(MEMAPP_SDRAM_DDR2_LB_1/fastinit/l_self_refresh_d[4])                            | 304   |
MEMAPP_SDRAM_DDR2_LB_1/fastinit/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_1/fastinit/reset_n_i_1:O)                    | NONE(MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/sd_odt_chipaddr[0])                   | 451   |
MEMAPP_SDRAM_DDR2_LB_2/fastinit/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_2/fastinit/reset_n_i_1:O)                    | NONE(MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/wshift[1])                            | 451   |
MEMAPP_SDRAM_DDR2_LB_0/fastinit/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_0/fastinit/reset_n_i_1:O)                    | NONE(MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_sh_4[0])                    | 451   |
MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/reset_n_i_1:O)| NONE(MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/rc_ctr[0])                 | 452   |
MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/reset_n_i_1:O)| NONE(MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/ras_ctr[0])                | 452   |
MEMAPP_SDRAM_DDR2_LB_2/I_937_1(MEMAPP_SDRAM_DDR2_LB_2/I_937_1:O)                                              | NONE(MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l[0])  | 224   |
MEMAPP_SDRAM_DDR2_LB_0/reset_n_i(MEMAPP_SDRAM_DDR2_LB_0/I_937:O)                                              | NONE(MEMAPP_SDRAM_DDR2_LB_0/sd_odt_i_r2[5])                                          | 304   |
MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/reset_n_i_1(MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/reset_n_i_1:O)| NONE(MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/LINE[6])                   | 452   |
MEMAPP_SDRAM_DDR2_LB_2/reset_n_i(MEMAPP_SDRAM_DDR2_LB_2/I_937:O)                                              | NONE(MEMAPP_SDRAM_DDR2_LB_2/sd_odt_i_r[5])                                           | 304   |
MEMAPP_SDRAM_DDR2_LB_0/I_937_1(MEMAPP_SDRAM_DDR2_LB_0/I_937_1:O)                                              | NONE(MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_wr_data_r_h[7])| 224   |
--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 9.087ns (Maximum Frequency: 110.043MHz)
   Minimum input arrival time before clock: 6.047ns
   Maximum output required time after clock: 6.150ns
   Maximum combinational path delay: 7.366ns

=========================================================================
WARNING:Xst:616 - Invalid property "Nibble_Devices 0": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Dsize 64": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Num_Clk_Outs 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Num_Rd_Vld 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_2.
WARNING:Xst:616 - Invalid property "Nibble_Devices 0": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Dsize 64": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Num_Clk_Outs 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Num_Rd_Vld 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_1.
WARNING:Xst:616 - Invalid property "Nibble_Devices 0": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.
WARNING:Xst:616 - Invalid property "Dsize 64": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.
WARNING:Xst:616 - Invalid property "Num_Clk_Outs 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.
WARNING:Xst:616 - Invalid property "Num_Rd_Vld 2": Did not attach to MEMAPP_SDRAM_DDR2_LB_0.

Process "Synthesize" completed successfully