// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hmac_injectData18 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        input_r_TDATA,
        input_r_TVALID,
        input_r_TREADY,
        msg_key_strm167_din,
        msg_key_strm167_num_data_valid,
        msg_key_strm167_fifo_cap,
        msg_key_strm167_full_n,
        msg_key_strm167_write,
        len_strm168_din,
        len_strm168_num_data_valid,
        len_strm168_fifo_cap,
        len_strm168_full_n,
        len_strm168_write,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [583:0] input_r_TDATA;
input   input_r_TVALID;
output   input_r_TREADY;
output  [511:0] msg_key_strm167_din;
input  [5:0] msg_key_strm167_num_data_valid;
input  [5:0] msg_key_strm167_fifo_cap;
input   msg_key_strm167_full_n;
output   msg_key_strm167_write;
output  [39:0] len_strm168_din;
input  [5:0] len_strm168_num_data_valid;
input  [5:0] len_strm168_fifo_cap;
input   len_strm168_full_n;
output   len_strm168_write;
output  [63:0] ap_return_0;
output  [5:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg start_write;
reg input_r_TREADY;
reg[511:0] msg_key_strm167_din;
reg msg_key_strm167_write;
reg[39:0] len_strm168_din;
reg len_strm168_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    input_r_TDATA_blk_n;
reg    msg_key_strm167_blk_n;
wire    ap_CS_fsm_state4;
reg   [0:0] tmp_tlast_V_reg_186;
wire   [0:0] tmp_tlast_V_fu_131_p3;
reg    len_strm168_blk_n;
wire   [511:0] tmp_tdata_V_fu_127_p1;
reg   [511:0] tmp_tdata_V_reg_181;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_done;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_idle;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_ready;
wire   [39:0] grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_len_strm168_din;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_len_strm168_write;
wire   [511:0] grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_msg_key_strm167_din;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_msg_key_strm167_write;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_input_r_TREADY;
wire   [511:0] grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_p_Result_3_out;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_p_Result_3_out_ap_vld;
wire   [5:0] grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_out;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_out_ap_vld;
wire   [63:0] grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_1_out;
wire    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_1_out_ap_vld;
reg   [5:0] ap_phi_mux_id_out_0_phi_fu_95_p4;
reg   [5:0] id_out_0_reg_91;
reg    ap_block_state4;
reg   [63:0] ap_phi_mux_keep_out_0_phi_fu_106_p4;
reg   [63:0] keep_out_0_reg_102;
reg    grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start_reg;
reg   [3:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [511:0] p_Result_3_loc_fu_64;
reg   [5:0] select_ln51_loc_fu_60;
reg   [63:0] select_ln51_1_loc_fu_56;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start_reg = 1'b0;
end

hmac_injectData18_Pipeline_VITIS_LOOP_35_1 grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start),
    .ap_done(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_done),
    .ap_idle(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_idle),
    .ap_ready(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_ready),
    .len_strm168_din(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_len_strm168_din),
    .len_strm168_num_data_valid(6'd0),
    .len_strm168_fifo_cap(6'd0),
    .len_strm168_full_n(len_strm168_full_n),
    .len_strm168_write(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_len_strm168_write),
    .msg_key_strm167_din(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_msg_key_strm167_din),
    .msg_key_strm167_num_data_valid(6'd0),
    .msg_key_strm167_fifo_cap(6'd0),
    .msg_key_strm167_full_n(msg_key_strm167_full_n),
    .msg_key_strm167_write(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_msg_key_strm167_write),
    .input_r_TVALID(input_r_TVALID),
    .tmp_tdata_V(tmp_tdata_V_reg_181),
    .input_r_TDATA(input_r_TDATA),
    .input_r_TREADY(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_input_r_TREADY),
    .p_Result_3_out(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_p_Result_3_out),
    .p_Result_3_out_ap_vld(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_p_Result_3_out_ap_vld),
    .select_ln51_out(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_out),
    .select_ln51_out_ap_vld(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_out_ap_vld),
    .select_ln51_1_out(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_1_out),
    .select_ln51_1_out_ap_vld(grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_1_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_NS_fsm_state2))) begin
            grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_ready == 1'b1)) begin
            grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        id_out_0_reg_91 <= select_ln51_loc_fu_60;
        keep_out_0_reg_102 <= select_ln51_1_loc_fu_56;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_p_Result_3_out_ap_vld == 1'b1))) begin
        p_Result_3_loc_fu_64 <= grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_p_Result_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_1_out_ap_vld == 1'b1))) begin
        select_ln51_1_loc_fu_56 <= grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_out_ap_vld == 1'b1))) begin
        select_ln51_loc_fu_60 <= grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_select_ln51_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_tdata_V_reg_181 <= tmp_tdata_V_fu_127_p1;
        tmp_tlast_V_reg_186 <= input_r_TDATA[32'd582];
    end
end

always @ (*) begin
    if (((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0)))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0)))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_id_out_0_phi_fu_95_p4 = select_ln51_loc_fu_60;
    end else begin
        ap_phi_mux_id_out_0_phi_fu_95_p4 = id_out_0_reg_91;
    end
end

always @ (*) begin
    if (((tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_phi_mux_keep_out_0_phi_fu_106_p4 = select_ln51_1_loc_fu_56;
    end else begin
        ap_phi_mux_keep_out_0_phi_fu_106_p4 = keep_out_0_reg_102;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        input_r_TDATA_blk_n = input_r_TVALID;
    end else begin
        input_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        input_r_TREADY = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_r_TREADY = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_input_r_TREADY;
    end else begin
        input_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state4))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (tmp_tlast_V_fu_131_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        len_strm168_blk_n = len_strm168_full_n;
    end else begin
        len_strm168_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        len_strm168_din = 40'd284281807112;
    end else if ((~((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_fu_131_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        len_strm168_din = 40'd17993834760;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        len_strm168_din = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_len_strm168_din;
    end else begin
        len_strm168_din = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_len_strm168_din;
    end
end

always @ (*) begin
    if (((~((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_fu_131_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        len_strm168_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        len_strm168_write = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_len_strm168_write;
    end else begin
        len_strm168_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (tmp_tlast_V_fu_131_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1)))) begin
        msg_key_strm167_blk_n = msg_key_strm167_full_n;
    end else begin
        msg_key_strm167_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        msg_key_strm167_din = p_Result_3_loc_fu_64;
    end else if ((~((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_fu_131_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        msg_key_strm167_din = 512'd7417454176856052595732528208455057933732391674849899234074968927796770744934402596314045918309813378249885381637687;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        msg_key_strm167_din = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_msg_key_strm167_din;
    end else begin
        msg_key_strm167_din = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_msg_key_strm167_din;
    end
end

always @ (*) begin
    if (((~((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_fu_131_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_reg_186 == 1'd0) & (1'b1 == ap_CS_fsm_state4)))) begin
        msg_key_strm167_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        msg_key_strm167_write = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_msg_key_strm167_write;
    end else begin
        msg_key_strm167_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_fu_131_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0))) & (tmp_tlast_V_fu_131_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~(((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0))) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

always @ (*) begin
    ap_block_state1 = ((input_r_TVALID == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_fu_131_p3 == 1'd1) & (len_strm168_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state4 = (((tmp_tlast_V_reg_186 == 1'd0) & (msg_key_strm167_full_n == 1'b0)) | ((tmp_tlast_V_reg_186 == 1'd0) & (len_strm168_full_n == 1'b0)));
end

assign ap_ready = internal_ap_ready;

assign ap_return_0 = ap_phi_mux_keep_out_0_phi_fu_106_p4;

assign ap_return_1 = ap_phi_mux_id_out_0_phi_fu_95_p4;

assign grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start = grp_injectData18_Pipeline_VITIS_LOOP_35_1_fu_113_ap_start_reg;

assign start_out = real_start;

assign tmp_tdata_V_fu_127_p1 = input_r_TDATA[511:0];

assign tmp_tlast_V_fu_131_p3 = input_r_TDATA[32'd582];

endmodule //hmac_injectData18
