###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          369   # Number of WRITE/WRITEP commands
num_reads_done                 =      1426744   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1159316   # Number of read row buffer hits
num_read_cmds                  =      1426734   # Number of READ/READP commands
num_writes_done                =          376   # Number of read requests issued
num_write_row_hits             =          282   # Number of write row buffer hits
num_act_cmds                   =       268683   # Number of ACT commands
num_pre_cmds                   =       268667   # Number of PRE commands
num_ondemand_pres              =       255623   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9478792   # Cyles of rank active rank.0
rank_active_cycles.1           =      9271555   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       521208   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       728445   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1321766   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        40623   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15394   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9028   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        10078   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5696   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2321   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1612   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1370   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          828   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18492   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            4   # Write cmd latency (cycles)
write_latency[140-159]         =            6   # Write cmd latency (cycles)
write_latency[160-179]         =           11   # Write cmd latency (cycles)
write_latency[180-199]         =           15   # Write cmd latency (cycles)
write_latency[200-]            =          331   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           16   # Read request latency (cycles)
read_latency[20-39]            =       377694   # Read request latency (cycles)
read_latency[40-59]            =       150603   # Read request latency (cycles)
read_latency[60-79]            =       148242   # Read request latency (cycles)
read_latency[80-99]            =        92422   # Read request latency (cycles)
read_latency[100-119]          =        78954   # Read request latency (cycles)
read_latency[120-139]          =        72504   # Read request latency (cycles)
read_latency[140-159]          =        57267   # Read request latency (cycles)
read_latency[160-179]          =        47948   # Read request latency (cycles)
read_latency[180-199]          =        40724   # Read request latency (cycles)
read_latency[200-]             =       360370   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.84205e+06   # Write energy
read_energy                    =  5.75259e+09   # Read energy
act_energy                     =  7.35117e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.5018e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49654e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91477e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78545e+09   # Active standby energy rank.1
average_read_latency           =      181.707   # Average read request latency (cycles)
average_interarrival           =      7.00667   # Average request interarrival latency (cycles)
total_energy                   =  1.94942e+10   # Total energy (pJ)
average_power                  =      1949.42   # Average power (mW)
average_bandwidth              =      12.1781   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =          499   # Number of WRITE/WRITEP commands
num_reads_done                 =      1452316   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1285505   # Number of read row buffer hits
num_read_cmds                  =      1452311   # Number of READ/READP commands
num_writes_done                =          503   # Number of read requests issued
num_write_row_hits             =          400   # Number of write row buffer hits
num_act_cmds                   =       167626   # Number of ACT commands
num_pre_cmds                   =       167613   # Number of PRE commands
num_ondemand_pres              =       151782   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9361849   # Cyles of rank active rank.0
rank_active_cycles.1           =      9352821   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       638151   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       647179   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1345177   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        42374   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15659   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         9170   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9967   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5603   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2548   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1776   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1399   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          898   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18322   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            3   # Write cmd latency (cycles)
write_latency[160-179]         =            5   # Write cmd latency (cycles)
write_latency[180-199]         =            3   # Write cmd latency (cycles)
write_latency[200-]            =          486   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       466438   # Read request latency (cycles)
read_latency[40-59]            =       177740   # Read request latency (cycles)
read_latency[60-79]            =       135301   # Read request latency (cycles)
read_latency[80-99]            =        87331   # Read request latency (cycles)
read_latency[100-119]          =        71357   # Read request latency (cycles)
read_latency[120-139]          =        63160   # Read request latency (cycles)
read_latency[140-159]          =        50182   # Read request latency (cycles)
read_latency[160-179]          =        41633   # Read request latency (cycles)
read_latency[180-199]          =        34763   # Read request latency (cycles)
read_latency[200-]             =       324400   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.49101e+06   # Write energy
read_energy                    =  5.85572e+09   # Read energy
act_energy                     =  4.58625e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.06312e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.10646e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84179e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83616e+09   # Active standby energy rank.1
average_read_latency           =      176.117   # Average read request latency (cycles)
average_interarrival           =       6.8828   # Average request interarrival latency (cycles)
total_energy                   =  1.93164e+10   # Total energy (pJ)
average_power                  =      1931.64   # Average power (mW)
average_bandwidth              =      12.3974   # Average bandwidth
