<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBCPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TBCPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TBCPU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBCPU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cacheController.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cacheController_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603500905" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1603500905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604009587" xil_pn:in_ck="4568272100047639236" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1604009587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="Project.vhd"/>
      <outfile xil_pn:name="SDRAMController.vhd"/>
      <outfile xil_pn:name="TBCPU.vhd"/>
      <outfile xil_pn:name="TBCacheController.vhd"/>
      <outfile xil_pn:name="TBProject.vhd"/>
      <outfile xil_pn:name="TB_SDRAMController.vhd"/>
      <outfile xil_pn:name="cacheController.vhd"/>
      <outfile xil_pn:name="demux2to1.vhd"/>
      <outfile xil_pn:name="mux2to1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1604009591" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7406915933353126900" xil_pn:start_ts="1604009591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1604009591" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4838162133571924234" xil_pn:start_ts="1604009591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603500911" xil_pn:in_ck="3481697759307600174" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9015537188513358900" xil_pn:start_ts="1603500911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/CacheSRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/CacheSRAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1604009591" xil_pn:in_ck="4568272100047639236" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1604009591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU.vhd"/>
      <outfile xil_pn:name="Project.vhd"/>
      <outfile xil_pn:name="SDRAMController.vhd"/>
      <outfile xil_pn:name="TBCPU.vhd"/>
      <outfile xil_pn:name="TBCacheController.vhd"/>
      <outfile xil_pn:name="TBProject.vhd"/>
      <outfile xil_pn:name="TB_SDRAMController.vhd"/>
      <outfile xil_pn:name="cacheController.vhd"/>
      <outfile xil_pn:name="demux2to1.vhd"/>
      <outfile xil_pn:name="mux2to1.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1604702159" xil_pn:in_ck="2385901961021481034" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5706646814484229322" xil_pn:start_ts="1604702155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TBCPU_beh.prj"/>
      <outfile xil_pn:name="TBCPU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1604702159" xil_pn:in_ck="-922908084461770803" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4263430120707825335" xil_pn:start_ts="1604702159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TBCPU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
