

================================================================
== Vivado HLS Report for 'fexpand'
================================================================
* Date:           Wed May 31 17:58:38 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   32|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     402|    -|
|Register         |        -|      -|      84|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      84|     402|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  153|         34|    1|         34|
    |input_r_address0   |  149|         33|    5|        165|
    |output_r_address0  |   50|         11|    4|         44|
    |output_r_d0        |   50|         11|   26|        286|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  402|         89|   36|        529|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  33|   0|   33|          0|
    |reg_528          |   8|   0|    8|          0|
    |reg_532          |   8|   0|    8|          0|
    |reg_536          |   8|   0|    8|          0|
    |reg_540          |   5|   0|    5|          0|
    |reg_544          |   2|   0|    2|          0|
    |tmp_585_reg_795  |   6|   0|    6|          0|
    |tmp_587_reg_830  |   3|   0|    3|          0|
    |tmp_589_reg_885  |   7|   0|    7|          0|
    |tmp_591_reg_920  |   4|   0|    4|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  84|   0|   84|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    fexpand   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    fexpand   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    fexpand   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    fexpand   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    fexpand   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    fexpand   | return value |
|output_r_address0  | out |    4|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   26|  ap_memory |   output_r   |     array    |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |    8|  ap_memory |    input_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

