{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 14 23:45:30 2014 " "Info: Processing started: Fri Mar 14 23:45:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_d -c vga_d " "Info: Command: quartus_sta vga_d -c vga_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[0\]\|combout " "Warning: Node \"dis\|addr_res\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[1\]\|combout " "Warning: Node \"dis\|addr_res\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[2\]\|combout " "Warning: Node \"dis\|addr_res\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[3\]\|combout " "Warning: Node \"dis\|addr_res\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[4\]\|combout " "Warning: Node \"dis\|addr_res\[4\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[5\]\|combout " "Warning: Node \"dis\|addr_res\[5\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[6\]\|combout " "Warning: Node \"dis\|addr_res\[6\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[7\]\|combout " "Warning: Node \"dis\|addr_res\[7\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[8\]\|combout " "Warning: Node \"dis\|addr_res\[8\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[9\]\|combout " "Warning: Node \"dis\|addr_res\[9\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[10\]\|combout " "Warning: Node \"dis\|addr_res\[10\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[11\]\|combout " "Warning: Node \"dis\|addr_res\[11\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[12\]\|combout " "Warning: Node \"dis\|addr_res\[12\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[13\]\|combout " "Warning: Node \"dis\|addr_res\[13\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[15\]\|combout " "Warning: Node \"dis\|addr_res\[15\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|addr_res\[14\]\|combout " "Warning: Node \"dis\|addr_res\[14\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[3\]\|combout " "Warning: Node \"dis\|level_a\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[0\]\|combout " "Warning: Node \"dis\|level_a\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[0\]\|combout " "Warning: Node \"dis\|level_b\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[1\]\|combout " "Warning: Node \"dis\|level_a\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[3\]\|combout " "Warning: Node \"dis\|level_b\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_a\[2\]\|combout " "Warning: Node \"dis\|level_a\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[0\]\|combout " "Warning: Node \"dis\|score_a\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[1\]\|combout " "Warning: Node \"dis\|level_b\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[3\]\|combout " "Warning: Node \"dis\|score_a\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[1\]\|combout " "Warning: Node \"dis\|score_a\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|level_b\[2\]\|combout " "Warning: Node \"dis\|level_b\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1043 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_a\[2\]\|combout " "Warning: Node \"dis\|score_a\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[0\]\|combout " "Warning: Node \"dis\|score_b\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[3\]\|combout " "Warning: Node \"dis\|score_b\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[1\]\|combout " "Warning: Node \"dis\|score_b\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|score_b\[2\]\|combout " "Warning: Node \"dis\|score_b\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1049 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[0\]\|combout " "Warning: Node \"dis\|j\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[1\]\|combout " "Warning: Node \"dis\|j\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[2\]\|combout " "Warning: Node \"dis\|j\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|j\[3\]\|combout " "Warning: Node \"dis\|j\[3\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 2027 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB0\[0\]\|combout " "Warning: Node \"dis\|RGB0\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB_top\[0\]\|combout " "Warning: Node \"dis\|RGB_top\[0\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB_top\[1\]\|combout " "Warning: Node \"dis\|RGB_top\[1\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dis\|RGB_top\[2\]\|combout " "Warning: Node \"dis\|RGB_top\[2\]\|combout\" is a latch" {  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 72 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_d.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'vga_d.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "Info: create_clock -period 1.000 -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "Info: create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25M clk_25M " "Info: create_clock -period 1.000 -name clk_25M clk_25M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|clk_25M_res VGA_display:dis\|clk_25M_res " "Info: create_clock -period 1.000 -name VGA_display:dis\|clk_25M_res VGA_display:dis\|clk_25M_res" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|a VGA_display:dis\|a " "Info: create_clock -period 1.000 -name VGA_display:dis\|a VGA_display:dis\|a" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|ly_dir3 VGA_display:dis\|ly_dir3 " "Info: create_clock -period 1.000 -name VGA_display:dis\|ly_dir3 VGA_display:dis\|ly_dir3" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|VGA_sm:u1\|i\[2\] VGA_display:dis\|VGA_sm:u1\|i\[2\] " "Info: create_clock -period 1.000 -name VGA_display:dis\|VGA_sm:u1\|i\[2\] VGA_display:dis\|VGA_sm:u1\|i\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|n\[2\] VGA_display:dis\|n\[2\] " "Info: create_clock -period 1.000 -name VGA_display:dis\|n\[2\] VGA_display:dis\|n\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|m\[2\] VGA_display:dis\|m\[2\] " "Info: create_clock -period 1.000 -name VGA_display:dis\|m\[2\] VGA_display:dis\|m\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|lgs.01 VGA_display:dis\|lgs.01 " "Info: create_clock -period 1.000 -name VGA_display:dis\|lgs.01 VGA_display:dis\|lgs.01" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_display:dis\|lblock1_x\[23\] VGA_display:dis\|lblock1_x\[23\] " "Info: create_clock -period 1.000 -name VGA_display:dis\|lblock1_x\[23\] VGA_display:dis\|lblock1_x\[23\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]\|combout " "Warning: Node \"dis\|RGB0\[2\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]~26\|datab " "Warning: Node \"dis\|RGB0\[2\]~26\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]~26\|combout " "Warning: Node \"dis\|RGB0\[2\]~26\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[2\]\|dataa " "Warning: Node \"dis\|RGB0\[2\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Warning: Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]\|combout " "Warning: Node \"dis\|RGB0\[1\]\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]~25\|datac " "Warning: Node \"dis\|RGB0\[1\]~25\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]~25\|combout " "Warning: Node \"dis\|RGB0\[1\]~25\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "dis\|RGB0\[1\]\|dataa " "Warning: Node \"dis\|RGB0\[1\]\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "VGA_display.v" "" { Text "C:/Users/Chen yue/Desktop/zuihouheji/VGA_display.v" 1733 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|RGB_top\[0\]~56  from: dataa  to: combout " "Info: Cell: dis\|RGB_top\[0\]~56  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|always9~8  from: datad  to: combout " "Info: Cell: dis\|always9~8  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.077 " "Info: Worst-case setup slack is -20.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.077     -1585.418 CLK  " "Info:   -20.077     -1585.418 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.590       -68.768 VGA_display:dis\|lgs.01  " "Info:   -19.590       -68.768 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.415       -89.122 VGA_display:dis\|n\[2\]  " "Info:   -15.415       -89.122 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.673      -116.187 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -8.673      -116.187 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.449       -52.368 VGA_display:dis\|m\[2\]  " "Info:    -8.449       -52.368 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.247      -397.733 VGA_display:dis\|clk_25M_res  " "Info:    -8.247      -397.733 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.183        -8.183 VGA_display:dis\|lblock1_x\[23\]  " "Info:    -8.183        -8.183 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.177      -157.644 clk_25M  " "Info:    -4.177      -157.644 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042      -122.999 clk_in  " "Info:    -3.042      -122.999 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317        -5.662 VGA_display:dis\|a  " "Info:    -1.317        -5.662 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964        -5.654 VGA_display:dis\|ly_dir3  " "Info:    -0.964        -5.654 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.157 " "Info: Worst-case hold slack is -2.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.157       -22.726 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -2.157       -22.726 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.122        -7.282 VGA_display:dis\|lgs.01  " "Info:    -2.122        -7.282 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724        -1.724 VGA_display:dis\|lblock1_x\[23\]  " "Info:    -1.724        -1.724 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.151       -14.886 CLK  " "Info:    -1.151       -14.886 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965        -2.737 VGA_display:dis\|n\[2\]  " "Info:    -0.965        -2.737 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061        -0.061 clk_in  " "Info:    -0.061        -0.061 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040        -0.078 VGA_display:dis\|a  " "Info:    -0.040        -0.078 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075         0.000 VGA_display:dis\|clk_25M_res  " "Info:     0.075         0.000 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 clk_25M  " "Info:     0.179         0.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 VGA_display:dis\|ly_dir3  " "Info:     0.342         0.000 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470         0.000 VGA_display:dis\|m\[2\]  " "Info:     0.470         0.000 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -12.105 " "Info: Worst-case recovery slack is -12.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.105       -12.105 VGA_display:dis\|lblock1_x\[23\]  " "Info:   -12.105       -12.105 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.663 " "Info: Worst-case removal slack is 1.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.663         0.000 VGA_display:dis\|lblock1_x\[23\]  " "Info:     1.663         0.000 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.000 clk_in  " "Info:    -3.000       -63.000 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -174.352 VGA_display:dis\|clk_25M_res  " "Info:    -2.174      -174.352 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -234.000 CLK  " "Info:    -1.000      -234.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clk_25M  " "Info:    -1.000       -66.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -9.000 VGA_display:dis\|ly_dir3  " "Info:    -1.000        -9.000 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 VGA_display:dis\|a  " "Info:    -1.000        -7.000 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247        -8.890 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -0.247        -8.890 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 VGA_display:dis\|m\[2\]  " "Info:     0.303         0.000 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.323         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390         0.000 VGA_display:dis\|lgs.01  " "Info:     0.390         0.000 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 VGA_display:dis\|lblock1_x\[23\]  " "Info:     0.407         0.000 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|RGB_top\[0\]~56  from: dataa  to: combout " "Info: Cell: dis\|RGB_top\[0\]~56  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|always9~8  from: datad  to: combout " "Info: Cell: dis\|always9~8  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.707 " "Info: Worst-case setup slack is -17.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.707     -1403.761 CLK  " "Info:   -17.707     -1403.761 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.470       -61.304 VGA_display:dis\|lgs.01  " "Info:   -17.470       -61.304 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.849       -78.945 VGA_display:dis\|n\[2\]  " "Info:   -13.849       -78.945 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.839      -105.015 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -7.839      -105.015 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.501       -46.119 VGA_display:dis\|m\[2\]  " "Info:    -7.501       -46.119 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.313        -7.313 VGA_display:dis\|lblock1_x\[23\]  " "Info:    -7.313        -7.313 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.309      -345.633 VGA_display:dis\|clk_25M_res  " "Info:    -7.309      -345.633 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.701      -135.841 clk_25M  " "Info:    -3.701      -135.841 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.679      -105.765 clk_in  " "Info:    -2.679      -105.765 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076        -4.347 VGA_display:dis\|a  " "Info:    -1.076        -4.347 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751        -4.160 VGA_display:dis\|ly_dir3  " "Info:    -0.751        -4.160 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.832 " "Info: Worst-case hold slack is -1.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832        -6.230 VGA_display:dis\|lgs.01  " "Info:    -1.832        -6.230 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.749       -17.822 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -1.749       -17.822 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525        -1.525 VGA_display:dis\|lblock1_x\[23\]  " "Info:    -1.525        -1.525 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.049       -12.911 CLK  " "Info:    -1.049       -12.911 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805        -2.222 VGA_display:dis\|n\[2\]  " "Info:    -0.805        -2.222 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114        -0.154 clk_in  " "Info:    -0.114        -0.154 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054        -0.101 VGA_display:dis\|a  " "Info:    -0.054        -0.101 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060         0.000 VGA_display:dis\|clk_25M_res  " "Info:     0.060         0.000 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 clk_25M  " "Info:     0.170         0.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 VGA_display:dis\|ly_dir3  " "Info:     0.301         0.000 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437         0.000 VGA_display:dis\|m\[2\]  " "Info:     0.437         0.000 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.700 " "Info: Worst-case recovery slack is -10.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.700       -10.700 VGA_display:dis\|lblock1_x\[23\]  " "Info:   -10.700       -10.700 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.615 " "Info: Worst-case removal slack is 1.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.615         0.000 VGA_display:dis\|lblock1_x\[23\]  " "Info:     1.615         0.000 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -63.000 clk_in  " "Info:    -3.000       -63.000 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174      -174.352 VGA_display:dis\|clk_25M_res  " "Info:    -2.174      -174.352 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -234.000 CLK  " "Info:    -1.000      -234.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clk_25M  " "Info:    -1.000       -66.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -9.000 VGA_display:dis\|ly_dir3  " "Info:    -1.000        -9.000 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 VGA_display:dis\|a  " "Info:    -1.000        -7.000 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.416 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -0.020        -0.416 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.407         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 VGA_display:dis\|m\[2\]  " "Info:     0.424         0.000 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429         0.000 VGA_display:dis\|lgs.01  " "Info:     0.429         0.000 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 VGA_display:dis\|lblock1_x\[23\]  " "Info:     0.432         0.000 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|RGB_top\[0\]~56  from: dataa  to: combout " "Info: Cell: dis\|RGB_top\[0\]~56  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dis\|always9~8  from: datad  to: combout " "Info: Cell: dis\|always9~8  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|a\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lgs.01\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|clk_25M_res\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{VGA_display:dis\|a\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.010" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -rise_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25M\}\] -fall_to \[get_clocks \{clk_25M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|VGA_sm:u1\|i\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|n\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|m\[2\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|ly_dir3\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lgs.01\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{VGA_display:dis\|lblock1_x\[23\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.164 " "Info: Worst-case setup slack is -11.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.164      -830.161 CLK  " "Info:   -11.164      -830.161 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.695       -37.593 VGA_display:dis\|lgs.01  " "Info:   -10.695       -37.593 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.481       -46.157 VGA_display:dis\|n\[2\]  " "Info:    -8.481       -46.157 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.709      -184.643 VGA_display:dis\|clk_25M_res  " "Info:    -4.709      -184.643 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.667       -63.425 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -4.667       -63.425 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.472        -4.472 VGA_display:dis\|lblock1_x\[23\]  " "Info:    -4.472        -4.472 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.296       -26.213 VGA_display:dis\|m\[2\]  " "Info:    -4.296       -26.213 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982       -62.551 clk_25M  " "Info:    -1.982       -62.551 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.252       -43.425 clk_in  " "Info:    -1.252       -43.425 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366        -0.803 VGA_display:dis\|a  " "Info:    -0.366        -0.803 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088        -0.165 VGA_display:dis\|ly_dir3  " "Info:    -0.088        -0.165 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.399 " "Info: Worst-case hold slack is -1.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.399       -15.637 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -1.399       -15.637 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348        -4.783 VGA_display:dis\|lgs.01  " "Info:    -1.348        -4.783 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144        -1.144 VGA_display:dis\|lblock1_x\[23\]  " "Info:    -1.144        -1.144 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773        -2.225 VGA_display:dis\|n\[2\]  " "Info:    -0.773        -2.225 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746       -10.646 CLK  " "Info:    -0.746       -10.646 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.123 clk_in  " "Info:    -0.091        -0.123 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080        -0.263 VGA_display:dis\|clk_25M_res  " "Info:    -0.080        -0.263 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033        -0.063 VGA_display:dis\|a  " "Info:    -0.033        -0.063 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028         0.000 clk_25M  " "Info:     0.028         0.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173         0.000 VGA_display:dis\|ly_dir3  " "Info:     0.173         0.000 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244         0.000 VGA_display:dis\|m\[2\]  " "Info:     0.244         0.000 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.661 " "Info: Worst-case recovery slack is -6.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.661        -6.661 VGA_display:dis\|lblock1_x\[23\]  " "Info:    -6.661        -6.661 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.774 " "Info: Worst-case removal slack is 0.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774         0.000 VGA_display:dis\|lblock1_x\[23\]  " "Info:     0.774         0.000 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -66.374 clk_in  " "Info:    -3.000       -66.374 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -234.000 CLK  " "Info:    -1.000      -234.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -118.000 VGA_display:dis\|clk_25M_res  " "Info:    -1.000      -118.000 VGA_display:dis\|clk_25M_res " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -66.000 clk_25M  " "Info:    -1.000       -66.000 clk_25M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -9.000 VGA_display:dis\|ly_dir3  " "Info:    -1.000        -9.000 VGA_display:dis\|ly_dir3 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -7.000 VGA_display:dis\|a  " "Info:    -1.000        -7.000 VGA_display:dis\|a " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234        -7.822 VGA_display:dis\|VGA_sm:u1\|i\[2\]  " "Info:    -0.234        -7.822 VGA_display:dis\|VGA_sm:u1\|i\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247         0.000 VGA_display:dis\|n\[2\]  " "Info:     0.247         0.000 VGA_display:dis\|n\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 VGA_display:dis\|m\[2\]  " "Info:     0.266         0.000 VGA_display:dis\|m\[2\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326         0.000 VGA_display:dis\|lgs.01  " "Info:     0.326         0.000 VGA_display:dis\|lgs.01 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347         0.000 VGA_display:dis\|lblock1_x\[23\]  " "Info:     0.347         0.000 VGA_display:dis\|lblock1_x\[23\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 55 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 14 23:46:08 2014 " "Info: Processing ended: Fri Mar 14 23:46:08 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Info: Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Info: Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
