FILE_LIST:=\
	decode/decode.sv \
	../common/branch_compare/branch_compare.v \
	../common/csr/csr.sv \
	../common/exec_unit/exec_unit.sv \
	../common/fetch/fetch.v \
	../common/imm_gen/imm_gen.sv \
	../common/mem/mem.v \
	../common/reg_file/reg_file.v \
	../common/write_back/write_back.v \
	core.sv

INCLUDE_DIRS:=\
	-I. \
	-I../common/branch_compare \
	-I../common/csr \
	-I../common/exec_unit \
	-I../common/fetch \
	-I../common/imm_gen \
	-I../common/mem \
	-I../common/reg_file \
	-I../common/write_back

OUTPUT_NAME:=core
TOPMODULE:=core

include ../Makefile

