Qflow synthesis logfile created on qua jan 17 21:09:23 -02 2018
Running yosys for verilog parsing and synthesis
yosys  -s NRISC_ULA.ys

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `NRISC_ULA.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v' to AST representation.
Generating RTLIL representation for module `\NRISC_ULA'.
Generating RTLIL representation for module `\somaUla'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     \somaUla

3.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\somaUla'.
Parameter \TAM = 16
Generating RTLIL representation for module `$paramod\somaUla\TAM=16'.

3.1.3. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=16

3.1.4. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=16
Removing unused module `\somaUla'.
Removed 1 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$101 in module NRISC_ULA.
Removed a total of 1 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$101'.
     1/2: $1$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:99$5_DATA[15:0]$103
     2/2: $0$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:99$5_DATA[15:0]$102
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
     1/7: $0\OUT[7][15:0]
     2/7: $0\OUT[6][15:0]
     3/7: $0\OUT[5][15:0]
     4/7: $0\OUT[4][15:0]
     5/7: $0\OUT[3][15:0]
     6/7: $0\OUT[2][15:0]
     7/7: $0\OUT[1][15:0]
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$87'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$4[15:0]$88
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$85'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$3[15:0]$86
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$83'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$2[15:0]$84
Creating decoders for process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$81'.
     1/1: $0$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$1[15:0]$82

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\NRISC_ULA.$mem2reg_rd$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:99$5_DATA' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$101'.
No latch inferred for signal `\NRISC_ULA.\OUT[1]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[2]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[3]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[4]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[5]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[6]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
No latch inferred for signal `\NRISC_ULA.\OUT[7]' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$4' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$87'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$3' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$85'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$2' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$83'.
No latch inferred for signal `\NRISC_ULA.$mem2bits$\OUT$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$1' from process `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$81'.

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$101'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$101'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:21$89'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$87'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$85'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$83'.
Removing empty process `NRISC_ULA.$proc$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$81'.
Cleaned up 1 empty switch.

3.3. Executing OPT_EXPR pass (perform const folding).
Replacing $eq cell `$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$43' in module `NRISC_ULA' with $logic_not.
Replacing $eq cell `$procmux$274_CMP0' in module `NRISC_ULA' with $logic_not.

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
  removing unused `$and' cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$261'.
  removing unused `$and' cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$263'.
  removing unused `$or' cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$265'.
Finding unused cells or wires in module \NRISC_ULA..

3.5. Executing CHECK pass (checking for obvious problems).
checking module $paramod\somaUla\TAM=16..
checking module NRISC_ULA..
Warning: Wire NRISC_ULA.\cmd is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [0] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [1] is used but has no driver.
Warning: Wire NRISC_ULA.\ctrla [2] is used but has no driver.
found and reported 4 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
  Cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$60' is identical to cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$50'.
    Redirecting output \Y: $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$60_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$50_Y
    Removing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$60' from module `\NRISC_ULA'.
  Cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$92' is identical to cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$90'.
    Redirecting output \Y: $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$92_Y = $and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$90_Y
    Removing $and cell `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$92' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$37' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$31'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$37_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$31_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$37' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$48' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$48_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$48' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$54' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$54_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$54' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$56' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$56_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$56' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$58' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$35'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$58_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$35_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$58' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$65' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$65_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$65' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$67' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$67_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$67' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$70' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$70_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$70' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$72' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$72_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$72' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$11' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$7'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$11_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$7_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$11' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$12' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$12_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$12' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$16' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$10'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$16_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$10_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$16' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$17' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$7'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$17_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$7_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$17' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$19' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$19_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$19' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$23' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$15'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$23_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$15_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$23' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$24' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$10'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$24_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$10_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$24' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$26' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$7'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$26_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$7_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$26' from module `\NRISC_ULA'.
  Cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$28' is identical to cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$8'.
    Redirecting output \Y: $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$28_Y = $not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$8_Y
    Removing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$28' from module `\NRISC_ULA'.
  Cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$62' is identical to cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$51'.
    Redirecting output \Y: $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$62_Y = $or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$51_Y
    Removing $or cell `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$62' from module `\NRISC_ULA'.
Removed a total of 21 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$44 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:109$79 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:67$6 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.6.8. Executing OPT_EXPR pass (perform const folding).

3.6.9. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 16) from wire $paramod\somaUla\TAM=16.coutinternal.
Removed top 7 bits (of 16) from wire $paramod\somaUla\TAM=16.w.
Removed top 1 bits (of 16) from wire $paramod\somaUla\TAM=16.x.
Removed top 1 bits (of 16) from wire $paramod\somaUla\TAM=16.y.
Removed top 2 bits (of 3) from port B of cell NRISC_ULA.$procmux$273_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell NRISC_ULA.$procmux$272_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell NRISC_ULA.$procmux$271_CMP0 ($eq).

3.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod\somaUla\TAM=16:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module NRISC_ULA:
  created 0 $alu and 0 $macc cells.

3.9. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module NRISC_ULA that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$269_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97 ($shr):
    Found 2 activation_patterns using ctrl signal { $procmux$267_CMP $procmux$270_CMP }.
    No candidates found.
  Analyzing resource sharing options for $shl$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:85$99 ($shl):
    Found 2 activation_patterns using ctrl signal { $procmux$267_CMP $procmux$268_CMP }.
    No candidates found.

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$44 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:109$79 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:67$6 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.10.8. Executing OPT_EXPR pass (perform const folding).

3.10.9. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.12.5. Finished fast OPT passes.

3.13. Executing MEMORY pass.

3.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Setting undriven signal in NRISC_ULA to undef: \ctrla [2:1]
Setting undriven signal in NRISC_ULA to undef: \ctrla [0]
Setting undriven signal in NRISC_ULA to undef: \cmd
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:67$6' (mux_bool) in module `\NRISC_ULA' with constant driver `\cin = \ULA_ctrl [0]'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$31' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$31_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$35' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$35_Y = 1'x'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$40_Y = 1'x'.
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$44' (mux_bool) in module `\NRISC_ULA' with constant driver `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$44_Y = $eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$43_Y'.
Replacing $not cell `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46' (1'x) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$46_Y = 1'x'.
Optimized away 1 select inputs of $pmux cell `$procmux$266' in module `NRISC_ULA'.
Replacing $mux cell `$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:109$79' in module `NRISC_ULA' with inverter.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..
  removing unused `$logic_not' cell `$procmux$274_CMP0'.
  removing unused non-port wire \cmd.
  removing unused non-port wire \ctrla.
  removed 2 unused temporary wires.

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
    Consolidated identical input bits for $mux cell $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96:
      Old ports: A=\ULA_B [4:0], B={ \aux_rotate [4:1] \ULA_B [0] }, Y=$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96_Y
      New ports: A=\ULA_B [4:1], B=\aux_rotate [4:1], Y=$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96_Y [4:1]
      New connections: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96_Y [0] = \ULA_B [0]
  Optimizing cells in module \NRISC_ULA.
Performed a total of 1 changes.

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.17.8. Executing OPT_EXPR pass (perform const folding).

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
    Root of a mux tree: $procmux$266 (pure)
    Root of a mux tree: $ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96 (pure)
  Analyzing evaluation results.
Removed 0 multiplexer ports.

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.17.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

3.17.15. Executing OPT_EXPR pass (perform const folding).

3.17.16. Finished OPT passes. (There is nothing left to do.)

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$7 ($not) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$8 ($not) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:91$9 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$10 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$13 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:92$14 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$15 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$18 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$20 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:93$21 ($xor) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$22 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$25 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$27 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$29 ($and) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:94$30 ($xor) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$32 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$33 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$34 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$36 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$38 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$39 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$41 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$42 ($and) with simplemap.
Mapping NRISC_ULA.$eq$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$43 ($logic_not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$45 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$47 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$49 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$50 ($and) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$51 ($or) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$52 ($and) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$53 ($or) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$55 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$57 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$59 ($and) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$61 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$63 ($and) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$64 ($or) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$66 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$68 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$69 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$71 ($and) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$73 ($and) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$74 ($not) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$75 ($and) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$76 ($or) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$77 ($or) with simplemap.
Mapping NRISC_ULA.$reduce_bool$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:109$78 ($reduce_bool) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:109$79 ($not) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:110$80 ($or) with simplemap.
Mapping NRISC_ULA.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$90 ($and) with simplemap.
Mapping NRISC_ULA.$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$91 ($not) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:72$93 ($mux) with simplemap.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:75$94 ($or) with simplemap.
Mapping NRISC_ULA.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:76$95 ($xor) with simplemap.
Mapping NRISC_ULA.$ternary$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$96 ($mux) with simplemap.

3.18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 16
Parameter \_TECHMAP_CELLTYPE_ = 611543154
Generating RTLIL representation for module `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.3. Executing PROC pass (convert processes to netlists).

3.18.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$498'.
Cleaned up 10 empty switches.

3.18.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.3.3. Executing PROC_INIT pass (extract init attributes).

3.18.3.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$498'.
     1/17: $15\buffer[15:0]
     2/17: $14\buffer[15:0]
     3/17: $13\buffer[15:0]
     4/17: $12\buffer[15:0]
     5/17: $11\buffer[15:0]
     6/17: $10\buffer[15:0]
     7/17: $9\buffer[15:0]
     8/17: $8\buffer[15:0]
     9/17: $7\buffer[15:0]
    10/17: $6\buffer[15:0]
    11/17: $5\buffer[15:0]
    12/17: $4\buffer[15:0]
    13/17: $3\buffer[15:0]
    14/17: $2\buffer[15:0]
    15/17: $1\buffer[15:0]
    16/17: $0\buffer[15:0]
    17/17: $0\overflow[0:0]

3.18.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$498'.
No latch inferred for signal `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$498'.

3.18.3.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$498'.
Removing empty process `$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$498'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$499 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$501 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$504 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$507 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$510 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$513 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$516 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$519 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$522 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$525 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$528 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$531 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$534 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$537 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$540 ($mux) with simplemap.
Recursively mapping $paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.$procmux$543 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.4. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.5. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$670' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$686' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$560' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$768' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$784' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$718' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$734' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$558' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$559' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$766' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$782' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$614' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$630' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$669' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$685' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$767' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$783' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$717' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$733' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$557' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$765' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$781' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$613' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$629' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$720' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$736' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$668' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$684' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$716' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$732' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$556' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$764' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$780' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$612' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$628' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$719' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$735' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$667' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$683' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$715' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$731' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$555' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$763' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$779' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$611' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$627' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$666' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$682' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$714' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$730' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$554' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$762' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$778' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$610' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$626' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$665' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$681' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$713' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$729' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$553' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$761' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$777' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$609' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$625' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$624' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$623' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$622' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$621' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$620' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$619' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$618' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$617' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$672' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$688' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$616' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$671' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$687' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$615' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$576' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$592' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$640' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$575' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$591' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$639' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$574' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$590' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$638' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$573' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$589' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$637' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$572' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$588' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$636' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$571' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$587' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$635' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$570' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$586' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$634' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$569' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$585' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$633' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$568' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$584' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$632' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$664' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$680' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$712' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$728' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$552' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$760' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$776' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$567' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$583' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$631' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$663' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$679' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$711' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$727' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$551' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$759' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$775' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$566' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$582' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$662' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$678' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$710' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$726' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$550' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$758' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$774' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$565' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$581' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$661' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$677' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$709' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$725' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$549' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$757' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$773' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$564' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$580' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$660' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$676' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$708' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$724' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$548' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$756' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$772' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$563' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$579' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$659' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$675' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$707' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$723' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$547' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$755' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$771' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$562' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$578' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$658' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$674' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$706' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$722' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$546' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$754' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$770' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$561' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$577' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$657' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$673' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$705' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$721' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$545' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$499_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$753' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$769' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [0] = \A [1]'.
Removed 0 unused cells and 13 unused wires.

3.18.6. Continuing TECHMAP pass.
Mapping NRISC_ULA.$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97 using $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0c5e8af2b0485fc2588fef55edeecee94e8afd16\_90_shift_ops_shr_shl_sshl_sshr.

3.18.7. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 16
Parameter \_TECHMAP_CELLTYPE_ = 40'0010010001110011011100110110100001110010
Generating RTLIL representation for module `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.8. Executing PROC pass (convert processes to netlists).

3.18.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$808'.
Cleaned up 10 empty switches.

3.18.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.8.3. Executing PROC_INIT pass (extract init attributes).

3.18.8.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.8.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$808'.
     1/17: $15\buffer[15:0]
     2/17: $14\buffer[15:0]
     3/17: $13\buffer[15:0]
     4/17: $12\buffer[15:0]
     5/17: $11\buffer[15:0]
     6/17: $10\buffer[15:0]
     7/17: $9\buffer[15:0]
     8/17: $8\buffer[15:0]
     9/17: $7\buffer[15:0]
    10/17: $6\buffer[15:0]
    11/17: $5\buffer[15:0]
    12/17: $4\buffer[15:0]
    13/17: $3\buffer[15:0]
    14/17: $2\buffer[15:0]
    15/17: $1\buffer[15:0]
    16/17: $0\buffer[15:0]
    17/17: $0\overflow[0:0]

3.18.8.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$808'.
No latch inferred for signal `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$808'.

3.18.8.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.8.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$808'.
Removing empty process `$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$808'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 35 unused wires.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$809 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$811 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$814 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$817 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$820 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$823 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$826 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$829 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$832 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$835 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$838 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$841 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$844 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$847 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$850 ($mux) with simplemap.
Recursively mapping $paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.$procmux$853 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.10. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$856' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$872' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$871' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$884' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$882' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$883' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$880' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$881' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$878' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$879' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$876' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$877' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$874' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$875' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$873' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$15\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$870' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$868' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$869' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$866' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$867' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$864' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$865' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$862' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$863' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$860' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$861' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$858' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$859' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$855' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$857' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$809_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$892' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$893' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$894' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$895' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$896' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$897' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$898' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$899' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$900' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$901' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$902' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$14\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1077' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1093' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [14] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1027' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1043' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [12] = $1\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1075' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1091' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [12] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$975' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$991' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [8] = $4\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1073' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1089' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [10] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1023' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1039' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [8] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1071' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1087' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [8] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$919' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$935' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [0] = $7\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1069' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1085' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [6] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1019' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1035' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [4] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1067' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1083' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [4] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$967' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$983' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [0] = $4\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1065' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1081' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [2] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1015' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1031' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [0] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1063' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1079' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [0] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1078' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1094' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1028' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1044' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [13] = $1\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1076' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1092' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [13] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$976' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$992' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [9] = $4\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1074' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1090' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [11] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1024' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1040' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [9] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1072' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1088' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [9] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$920' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$936' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [1] = $7\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1070' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1086' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [7] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1020' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1036' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [5] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1068' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1084' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [5] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$968' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$984' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [1] = $4\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1066' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1082' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [3] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1016' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1032' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [1] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1064' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$3\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1080' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [1] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1029' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1045' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$977' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$993' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [10] = $4\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1025' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1041' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [10] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$921' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$937' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [2] = $7\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1021' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1037' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [6] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$969' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$985' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [2] = $4\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1017' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1033' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [2] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1030' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1046' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$978' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$994' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [11] = $4\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1026' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1042' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [11] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$922' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$938' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [3] = $7\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1022' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1038' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [7] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$970' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$986' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [3] = $4\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1018' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1034' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$5\buffer[15:0] [3] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$979' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$995' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$923' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$939' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [4] = $7\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$971' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$987' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [4] = $4\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$980' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$996' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$924' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$940' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [5] = $7\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$972' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$988' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [5] = $4\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$981' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$997' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$925' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$941' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [6] = $7\buffer[15:0] [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$973' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$989' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [6] = $4\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$982' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$998' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$926' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$942' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [7] = $7\buffer[15:0] [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$974' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$9\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$990' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [7] = $4\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$927' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$943' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$928' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$944' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$929' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$945' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$930' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$946' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$931' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$947' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$932' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$948' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$933' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$949' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$934' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$12\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$950' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$11\buffer[15:0] [15] = 1'0'.
Removed 0 unused cells and 13 unused wires.

3.18.11. Continuing TECHMAP pass.
Mapping NRISC_ULA.$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98 using $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$e3a2417ed161c5a762e300e36af5709a088af58a\_90_shift_ops_shr_shl_sshl_sshr.

3.18.12. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 5
Parameter \Y_WIDTH = 16
Parameter \_TECHMAP_CELLTYPE_ = 611543148
Generating RTLIL representation for module `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.13. Executing PROC pass (convert processes to netlists).

3.18.13.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1118'.
Cleaned up 5 empty switches.

3.18.13.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.13.3. Executing PROC_INIT pass (extract init attributes).

3.18.13.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.13.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1118'.
     1/12: $10\buffer[15:0]
     2/12: $9\buffer[15:0]
     3/12: $8\buffer[15:0]
     4/12: $7\buffer[15:0]
     5/12: $6\buffer[15:0]
     6/12: $5\buffer[15:0]
     7/12: $4\buffer[15:0]
     8/12: $3\buffer[15:0]
     9/12: $2\buffer[15:0]
    10/12: $1\buffer[15:0]
    11/12: $0\buffer[15:0]
    12/12: $0\overflow[0:0]

3.18.13.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.\overflow' from process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1118'.
No latch inferred for signal `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.\buffer' from process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1118'.

3.18.13.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.13.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 5 empty switches in `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1118'.
Removing empty process `$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$proc$<techmap.v>:102$1118'.
Cleaned up 5 empty switches.
Removed 0 unused cells and 25 unused wires.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$ternary$<techmap.v>:104$1119 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1121 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1124 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1127 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1130 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1133 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1136 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1139 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1142 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1145 ($mux) with simplemap.
Recursively mapping $paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.$procmux$1148 ($mux) with simplemap.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr'.

3.18.14. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.18.15. Executing OPT_EXPR pass (perform const folding).
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1151' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [1] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1172' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1171' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1169' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1170' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1167' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1168' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1165' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [15] = \A [15]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1166' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1163' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [13] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1164' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [14] = \A [14]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1161' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [11] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1162' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [12] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1159' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [9] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1160' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [10] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1157' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [7] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1158' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [8] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1155' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [5] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1156' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [6] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1153' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [3] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1154' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [4] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1150' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [0] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1152' (?00) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$ternary$<techmap.v>:104$1119_Y [2] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1173' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1174' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [8] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1175' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [9] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1176' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [10] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1177' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [11] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1178' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [12] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1179' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [13] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1180' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [14] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1181' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$10\buffer[15:0] [15] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1198' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1230' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1262' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1294' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [0] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1199' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1231' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1263' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [1] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1295' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [1] = \A [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1200' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1232' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [2] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1264' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [2] = $1\buffer[15:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1296' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [2] = \A [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1201' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1233' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [3] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1265' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [3] = $1\buffer[15:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1297' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [3] = \A [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1202' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [4] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1234' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [4] = $3\buffer[15:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1266' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [4] = $1\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1298' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [4] = \A [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1203' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [5] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1235' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [5] = $3\buffer[15:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1267' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [5] = $1\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1299' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [5] = \A [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1204' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [6] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1236' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [6] = $3\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1268' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [6] = $1\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1300' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [6] = \A [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1205' (x0?) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [7] = 1'0'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1237' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [7] = $3\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1269' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [7] = $1\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1301' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [7] = \A [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1206' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [8] = $5\buffer[15:0] [0]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1238' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [8] = $3\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1270' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [8] = $1\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1302' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [8] = \A [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1207' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [9] = $5\buffer[15:0] [1]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1239' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [9] = $3\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1271' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [9] = $1\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1303' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [9] = \A [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1208' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [10] = $5\buffer[15:0] [2]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1240' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [10] = $3\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1272' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [10] = $1\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1304' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [10] = \A [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1209' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [11] = $5\buffer[15:0] [3]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1241' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [11] = $3\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1273' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [11] = $1\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1305' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [11] = \A [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1210' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [12] = $5\buffer[15:0] [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1242' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [12] = $3\buffer[15:0] [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1274' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [12] = $1\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1306' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [12] = \A [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1211' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [13] = $5\buffer[15:0] [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1243' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [13] = $3\buffer[15:0] [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1275' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [13] = $1\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1307' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [13] = \A [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1212' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [14] = $5\buffer[15:0] [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1244' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [14] = $3\buffer[15:0] [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1276' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [14] = $1\buffer[15:0] [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1308' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [14] = \A [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1213' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$8\buffer[15:0] [15] = $5\buffer[15:0] [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1245' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$6\buffer[15:0] [15] = $3\buffer[15:0] [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1277' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$4\buffer[15:0] [15] = $1\buffer[15:0] [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$1309' (x??) in module `$paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr' with constant driver `$2\buffer[15:0] [15] = \A [14]'.
Removed 0 unused cells and 9 unused wires.

3.18.16. Continuing TECHMAP pass.
Mapping NRISC_ULA.$shl$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:85$99 using $paramod$constmap:c90332f5a09302dfebb82e80baaa2c41fcb33085$paramod$0d4a803a3f99b8e3c9c0cac3ec7513b0ff5962f1\_90_shift_ops_shr_shl_sshl_sshr.
Mapping NRISC_ULA.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:96$100 ($or) with simplemap.
Mapping NRISC_ULA.$procmux$273_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$272_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$271_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$270_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$269_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$procmux$268_CMP0 ($eq) with simplemap.

3.18.17. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_pmux'.
Parameter \WIDTH = 16
Parameter \S_WIDTH = 7
Generating RTLIL representation for module `$paramod\_90_pmux\WIDTH=16\S_WIDTH=7'.

3.18.18. Continuing TECHMAP pass.
Mapping NRISC_ULA.$procmux$266 using $paramod\_90_pmux\WIDTH=16\S_WIDTH=7.
Mapping NRISC_ULA.$procmux$267_CMP0 ($eq) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1446 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1445 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1444 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1443 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1442 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1441 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1440 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1439 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1438 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1437 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1436 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1435 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1434 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1433 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1432 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:441$1431 ($reduce_or) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1430 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1429 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1428 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1427 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1426 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1425 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$and$<techmap.v>:434$1424 ($and) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$ternary$<techmap.v>:445$1423 ($mux) with simplemap.
Mapping NRISC_ULA.$techmap$procmux$266.$reduce_or$<techmap.v>:445$1422 ($reduce_or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:145$185 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:148$186 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:149$187 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:150$188 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:151$189 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:152$190 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$191 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$192 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$193 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$194 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$195 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$196 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$197 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$198 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$199 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$200 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$201 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$202 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$203 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$204 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$205 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$206 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$207 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$208 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$209 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$210 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$211 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$212 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$213 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$214 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$215 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$216 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$217 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$218 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$219 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$220 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$221 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$222 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$223 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$224 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$225 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$226 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$227 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$228 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$229 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$230 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$231 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$232 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$233 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$234 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$235 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$236 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$237 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$238 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$239 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$240 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$241 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$242 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$243 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$244 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$245 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$246 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$247 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$248 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$249 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$250 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$251 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$252 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$253 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$254 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$255 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:159$256 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$257 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:161$258 ($and) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$259 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:163$260 ($or) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:160$262 ($xor) with simplemap.
Mapping $paramod\somaUla\TAM=16.$xor$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:162$264 ($xor) with simplemap.
No more expansions possible.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1411' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1409 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1385' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1383 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1386' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1383 [1] = \ULA_ctrl [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1399' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1396 [1] = \ULA_ctrl [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1361' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1357 [2] = \ULA_ctrl [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1359' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1357 [0] = \ULA_ctrl [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1374' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1370 [2] = \ULA_ctrl [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1348' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1344 [2] = \ULA_ctrl [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1347' (?0) in module `\NRISC_ULA' with constant driver `$auto$simplemap.cc:250:simplemap_eqne$1344 [1] = \ULA_ctrl [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$379' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$66_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$380' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:107$68_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$381' (const_and) in module `\NRISC_ULA' with constant driver `\minsub = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$373' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$55_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$374' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:106$57_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$375' (const_and) in module `\NRISC_ULA' with constant driver `\minsom = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$408' (00) in module `\NRISC_ULA' with constant driver `\minus = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$366' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$45_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$367' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:104$47_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$368' (const_and) in module `\NRISC_ULA' with constant driver `\carrymin0 = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$384' (0) in module `\NRISC_ULA' with constant driver `$not$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$74_Y = 1'1'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$382' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$71_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$383' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$73_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$385' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$75_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$338' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$32_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$339' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$33_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$340' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:102$34_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$341' (const_and) in module `\NRISC_ULA' with constant driver `\carryl = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$386' (00) in module `\NRISC_ULA' with constant driver `$or$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:108$76_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$342' (?x) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$38_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$343' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$39_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$344' (const_and) in module `\NRISC_ULA' with constant driver `$and$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:103$41_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$345' (const_and) in module `\NRISC_ULA' with constant driver `\carryr = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$387' (00) in module `\NRISC_ULA' with constant driver `\carry = 1'0'.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1412' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1450'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1409 [1] = $auto$simplemap.cc:250:simplemap_eqne$1447 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1412' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1413' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1451'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1409 [2] = $auto$simplemap.cc:250:simplemap_eqne$1447 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1413' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1398' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1449'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1396 [0] = $auto$simplemap.cc:250:simplemap_eqne$1447 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1398' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1400' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1451'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1396 [2] = $auto$simplemap.cc:250:simplemap_eqne$1447 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1400' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1387' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1451'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1383 [2] = $auto$simplemap.cc:250:simplemap_eqne$1447 [2]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1387' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1373' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1450'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1370 [1] = $auto$simplemap.cc:250:simplemap_eqne$1447 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1373' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1372' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1449'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1370 [0] = $auto$simplemap.cc:250:simplemap_eqne$1447 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1372' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1360' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1450'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1357 [1] = $auto$simplemap.cc:250:simplemap_eqne$1447 [1]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1360' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:85:simplemap_bitop$1346' is identical to cell `$auto$simplemap.cc:85:simplemap_bitop$1449'.
    Redirecting output \Y: $auto$simplemap.cc:250:simplemap_eqne$1344 [0] = $auto$simplemap.cc:250:simplemap_eqne$1447 [0]
    Removing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$1346' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$799' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1109'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [14] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [14]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$799' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$798' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1108'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [13] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [13]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$798' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$797' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1107'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [12] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [12]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$797' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$796' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1106'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [11] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [11]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$796' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$795' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1105'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [10] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [10]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$795' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$794' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1104'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [9] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [9]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$794' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$793' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1103'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [8] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [8]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$793' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$792' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1102'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [7] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [7]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$792' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$791' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1101'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [6] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [6]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$791' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$790' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1100'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [5] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [5]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$790' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$789' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1099'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [4] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [4]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$789' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$788' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1098'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [3] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [3]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$788' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$787' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1097'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [2] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [2]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$787' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$786' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1096'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [1] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [1]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$786' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$785' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1095'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [0] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [0]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$785' from module `\NRISC_ULA'.
  Cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$800' is identical to cell `$techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$auto$simplemap.cc:277:simplemap_mux$1110'.
    Redirecting output \Y: $techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$1\buffer[15:0] [15] = $techmap$sshr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:82$98.$1\buffer[15:0] [15]
    Removing $_MUX_ cell `$techmap$shr$/home/jcscheunemann/Work/NRISC-Aurora/Hardware-design/Testes/Topo/source/NRISC_ULA.v:79$97.$auto$simplemap.cc:277:simplemap_mux$800' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1378' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1455'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1377 = $auto$simplemap.cc:127:simplemap_reduce$1454
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1378' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1365' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1417'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1364 = $auto$simplemap.cc:127:simplemap_reduce$1416
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1365' from module `\NRISC_ULA'.
  Cell `$auto$simplemap.cc:136:simplemap_reduce$1352' is identical to cell `$auto$simplemap.cc:136:simplemap_reduce$1404'.
    Redirecting output \Y: $auto$simplemap.cc:127:simplemap_reduce$1351 = $auto$simplemap.cc:127:simplemap_reduce$1403
    Removing $_OR_ cell `$auto$simplemap.cc:136:simplemap_reduce$1352' from module `\NRISC_ULA'.
Removed a total of 28 cells.

3.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$361'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$362'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$364'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:206:simplemap_lognot$365'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$378'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$377'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$376'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$372'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$371'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$370'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$369'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$358'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$357'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$356'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$354'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$353'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$352'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$351'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$350'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$349'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$348'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$347'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:177:logic_reduce$359'.
  removing unused non-port wire \carry.
  removing unused non-port wire \carryl.
  removing unused non-port wire \carrymin0.
  removing unused non-port wire \carryr.
  removing unused non-port wire \minsom.
  removing unused non-port wire \minsub.
  removing unused non-port wire \minus.
  removed 7 unused temporary wires.

3.19.5. Finished fast OPT passes.

3.20. Executing ABC pass (technology mapping using ABC).

3.20.1. Extracting gate netlist of module `$paramod\somaUla\TAM=16' to `<abc-temp-dir>/input.blif'..
Extracted 93 gates and 126 wires to a netlist network with 33 inputs and 17 outputs.

3.20.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:              AOI3 cells:        7
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:       11
ABC RESULTS:               NOT cells:       25
ABC RESULTS:              OAI3 cells:        7
ABC RESULTS:                OR cells:        4
ABC RESULTS:              XNOR cells:       16
ABC RESULTS:               XOR cells:       32
ABC RESULTS:        internal signals:       76
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       17
Removing temp directory.

3.20.2. Extracting gate netlist of module `\NRISC_ULA' to `<abc-temp-dir>/input.blif'..
Extracted 606 gates and 660 wires to a netlist network with 52 inputs and 17 outputs.

3.20.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      116
ABC RESULTS:              AOI3 cells:       30
ABC RESULTS:              AOI4 cells:       15
ABC RESULTS:               MUX cells:      152
ABC RESULTS:              NAND cells:       14
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:       76
ABC RESULTS:              OAI3 cells:       43
ABC RESULTS:              OAI4 cells:        1
ABC RESULTS:                OR cells:       27
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:       34
ABC RESULTS:        internal signals:      591
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       17
Removing temp directory.

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2005' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1986' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1962' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1972' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1993' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2111' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1989' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1979' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2108' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2222' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2225' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2076' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2078' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2051' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2073' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2047' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2045' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2070' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2197' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2199' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2145' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2143' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2248' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2250' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2114' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1975' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$1966' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2107' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2109' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2115' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2079' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2042' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2069' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2071' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2080' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2017' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2016' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2014' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2171' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2147' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2142' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2144' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2148' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2018' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2013' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2015' in module `NRISC_ULA'.
Optimizing away select inverter for $_MUX_ cell `$abc$1939$auto$blifparse.cc:286:parse_blif$2019' in module `NRISC_ULA'.

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

3.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
  removing unused non-port wire \Baux.
  removing unused non-port wire \w.
  removing unused non-port wire \x.
  removing unused non-port wire \y.
  removed 4 unused temporary wires.
Finding unused cells or wires in module \NRISC_ULA..
  removing unused non-port wire \OUT[1].
  removing unused non-port wire \OUT[2].
  removing unused non-port wire \OUT[3].
  removing unused non-port wire \OUT[4].
  removing unused non-port wire \OUT[5].
  removing unused non-port wire \OUT[6].
  removing unused non-port wire \OUT[7].
  removed 7 unused temporary wires.

3.21.5. Finished fast OPT passes.

3.22. Executing HIERARCHY pass (managing design hierarchy).

3.22.1. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=16

3.22.2. Analyzing design hierarchy..
Top module:  \NRISC_ULA
Used module:     $paramod\somaUla\TAM=16
Removed 0 unused modules.

3.23. Printing statistics.

=== $paramod\somaUla\TAM=16 ===

   Number of wires:                 94
   Number of wire bits:            168
   Number of public wires:           7
   Number of public wire bits:      81
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                104
     $_AND_                          1
     $_AOI3_                         7
     $_MUX_                          1
     $_NOR_                         11
     $_NOT_                         25
     $_OAI3_                         7
     $_OR_                           4
     $_XNOR_                        16
     $_XOR_                         32

=== NRISC_ULA ===

   Number of wires:                511
   Number of wire bits:            610
   Number of public wires:          12
   Number of public wire bits:     111
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                517
     $_AND_                        116
     $_AOI3_                        30
     $_AOI4_                        15
     $_MUX_                        152
     $_NAND_                        14
     $_NOR_                          6
     $_NOT_                         76
     $_OAI3_                        43
     $_OAI4_                         1
     $_OR_                          27
     $_XNOR_                         2
     $_XOR_                         34
     $paramod\somaUla\TAM=16         1

=== design hierarchy ===

   NRISC_ULA                         1
     $paramod\somaUla\TAM=16         1

   Number of wires:                605
   Number of wire bits:            778
   Number of public wires:          19
   Number of public wire bits:     192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                620
     $_AND_                        117
     $_AOI3_                        37
     $_AOI4_                        15
     $_MUX_                        153
     $_NAND_                        14
     $_NOR_                         17
     $_NOT_                        101
     $_OAI3_                        50
     $_OAI4_                         1
     $_OR_                          31
     $_XNOR_                        18
     $_XOR_                         66

3.24. Executing CHECK pass (checking for obvious problems).
checking module $paramod\somaUla\TAM=16..
checking module NRISC_ULA..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `$paramod\somaUla\TAM=16':
Mapping DFF cells in module `\NRISC_ULA':

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod\somaUla\TAM=16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod\somaUla\TAM=16.
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\somaUla\TAM=16'.
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\somaUla\TAM=16..
Finding unused cells or wires in module \NRISC_ULA..

5.8. Executing OPT_EXPR pass (perform const folding).

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `$paramod\somaUla\TAM=16' to `<abc-temp-dir>/input.blif'..
Extracted 104 gates and 137 wires to a netlist network with 33 inputs and 17 outputs.

6.1.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.01 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func).  Time =     0.01 sec
ABC: Memory =    0.38 MB. Time =     0.01 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       11
ABC RESULTS:           AOI21X1 cells:       14
ABC RESULTS:           AOI22X1 cells:        1
ABC RESULTS:             INVX1 cells:       34
ABC RESULTS:           NAND2X1 cells:       23
ABC RESULTS:           NAND3X1 cells:        3
ABC RESULTS:            NOR2X1 cells:       21
ABC RESULTS:            NOR3X1 cells:        1
ABC RESULTS:           OAI21X1 cells:       18
ABC RESULTS:             OR2X2 cells:        8
ABC RESULTS:           XNOR2X1 cells:       22
ABC RESULTS:            XOR2X1 cells:        1
ABC RESULTS:        internal signals:       87
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       17
Removing temp directory.

6.2. Extracting gate netlist of module `\NRISC_ULA' to `<abc-temp-dir>/input.blif'..
Extracted 516 gates and 568 wires to a netlist network with 52 inputs and 17 outputs.

6.2.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.2.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:        8
ABC RESULTS:           AOI21X1 cells:       48
ABC RESULTS:           AOI22X1 cells:       19
ABC RESULTS:             INVX1 cells:       82
ABC RESULTS:            MUX2X1 cells:       20
ABC RESULTS:           NAND2X1 cells:       98
ABC RESULTS:           NAND3X1 cells:       91
ABC RESULTS:            NOR2X1 cells:       42
ABC RESULTS:            NOR3X1 cells:        6
ABC RESULTS:           OAI21X1 cells:      109
ABC RESULTS:           OAI22X1 cells:       10
ABC RESULTS:             OR2X2 cells:       13
ABC RESULTS:           XNOR2X1 cells:        3
ABC RESULTS:            XOR2X1 cells:        7
ABC RESULTS:        internal signals:      499
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       17
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
Mapping NRISC_ULA.sumsub using $paramod\somaUla\TAM=16.
No more expansions possible.
Deleting now unused module $paramod\somaUla\TAM=16.
Removed 1 unused cells and 717 unused wires.

8. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port NRISC_ULA.ULA_A: Missing option -inpad.
Don't map input port NRISC_ULA.ULA_B: Missing option -inpad.
Mapping port NRISC_ULA.ULA_OUT using BUFX2.
Don't map input port NRISC_ULA.ULA_ctrl: Missing option -inpad.
Mapping port NRISC_ULA.ULA_flags using BUFX2.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NRISC_ULA..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NRISC_ULA.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NRISC_ULA'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NRISC_ULA..

9.8. Executing OPT_EXPR pass (perform const folding).

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing BLIF backend.

11. Printing statistics.

=== NRISC_ULA ===

   Number of wires:                687
   Number of wire bits:            767
   Number of public wires:         687
   Number of public wire bits:     767
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                731
     AND2X2                         19
     AOI21X1                        62
     AOI22X1                        20
     BUFX2                          19
     INVX1                         116
     MUX2X1                         20
     NAND2X1                       121
     NAND3X1                        94
     NOR2X1                         63
     NOR3X1                          7
     OAI21X1                       126
     OAI22X1                        10
     OR2X2                          21
     XNOR2X1                        25
     XOR2X1                          8

End of script. Logfile hash: 3839c5f8d2
CPU: user 0.83s system 0.02s, MEM: 41.46 MB total, 14.31 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 17% 19x opt_expr (0 sec), 12% 15x opt_merge (0 sec), ...
Cleaning up output syntax
ypostproc.tcl NRISC_ULA_mapped.blif NRISC_ULA /usr/local/share/qflow/tech/osu035/osu035.sh
