INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_projects/project_1/project_1.srcs/sources_1/new/project1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2458] undeclared symbol sum1, assumed default net type wire [D:/Vivado_projects/project_1/project_1.srcs/sources_1/new/project1.v:29]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [D:/Vivado_projects/project_1/project_1.srcs/sources_1/new/project1.v:29]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [D:/Vivado_projects/project_1/project_1.srcs/sources_1/new/project1.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_projects/project_1/project_1.srcs/sim_1/new/project1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
