{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704743378303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704743378303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 08 23:19:38 2024 " "Processing started: Mon Jan 08 23:19:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704743378303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743378303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lut_Q1 -c lut_Q1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lut_Q1 -c lut_Q1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743378303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704743378482 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704743378482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_q1.v 1 1 " "Found 1 design units, including 1 entities, in source file lut_q1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut_Q1 " "Found entity 1: lut_Q1" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704743382800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lut_Q1 " "Elaborating entity \"lut_Q1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lut_Q1.v(4) " "Verilog HDL Case Statement warning at lut_Q1.v(4): incomplete case statement has no default case item" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp lut_Q1.v(3) " "Verilog HDL Always Construct warning at lut_Q1.v(3): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] lut_Q1.v(3) " "Inferred latch for \"temp\[0\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] lut_Q1.v(3) " "Inferred latch for \"temp\[1\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] lut_Q1.v(3) " "Inferred latch for \"temp\[2\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] lut_Q1.v(3) " "Inferred latch for \"temp\[3\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] lut_Q1.v(3) " "Inferred latch for \"temp\[4\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] lut_Q1.v(3) " "Inferred latch for \"temp\[5\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] lut_Q1.v(3) " "Inferred latch for \"temp\[6\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] lut_Q1.v(3) " "Inferred latch for \"temp\[7\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] lut_Q1.v(3) " "Inferred latch for \"temp\[8\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] lut_Q1.v(3) " "Inferred latch for \"temp\[9\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] lut_Q1.v(3) " "Inferred latch for \"temp\[10\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] lut_Q1.v(3) " "Inferred latch for \"temp\[11\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] lut_Q1.v(3) " "Inferred latch for \"temp\[12\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] lut_Q1.v(3) " "Inferred latch for \"temp\[13\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] lut_Q1.v(3) " "Inferred latch for \"temp\[14\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] lut_Q1.v(3) " "Inferred latch for \"temp\[15\]\" at lut_Q1.v(3)" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743382816 "|lut_Q1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data\[5\] GND " "Pin \"data\[5\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[6\] GND " "Pin \"data\[6\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[8\] GND " "Pin \"data\[8\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[9\] GND " "Pin \"data\[9\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[10\] GND " "Pin \"data\[10\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[11\] GND " "Pin \"data\[11\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[12\] GND " "Pin \"data\[12\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[13\] GND " "Pin \"data\[13\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[14\] GND " "Pin \"data\[14\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data\[15\] GND " "Pin \"data\[15\]\" is stuck at GND" {  } { { "lut_Q1.v" "" { Text "C:/Users/USER/myFolder/mainFolder/digital_system/CA/CA6/CA6_ans/look_up_table/lut_Q1.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704743383022 "|lut_Q1|data[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704743383022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704743383053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704743383295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704743383295 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704743383311 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704743383311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704743383311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704743383311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704743383324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 08 23:19:43 2024 " "Processing ended: Mon Jan 08 23:19:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704743383324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704743383324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704743383324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704743383324 ""}
