



reg       wait_n_reg;

always@(posedge clk)
if(reset || enable) 
   begin
   wait_n_reg  <= 1'b0;
   end   
else
    wait_n_reg <= 1'b1;  


assign    wait_n = wait_n_reg;  