Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jan 25 14:27:14 2025
| Host         : iwolfs-Aspire-A14-51z running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_timing_summary_routed.rpt -pb pwm_timing_summary_routed.pb -rpx pwm_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.774        0.000                      0                   16        0.244        0.000                      0                   16        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.774        0.000                      0                   16        0.244        0.000                      0                   16        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.589ns (32.456%)  route 1.226ns (67.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.417     6.362    p_0_in
    SLICE_X0Y69          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.589ns (32.456%)  route 1.226ns (67.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.417     6.362    p_0_in
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.589ns (32.456%)  route 1.226ns (67.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.417     6.362    p_0_in
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X0Y69          FDRE (Setup_fdre_C_R)       -0.352    14.136    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.589ns (32.474%)  route 1.225ns (67.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.416     6.361    p_0_in
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.296    14.284    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.263    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.352    14.160    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.589ns (32.474%)  route 1.225ns (67.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.416     6.361    p_0_in
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.296    14.284    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.263    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.352    14.160    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.589ns (32.474%)  route 1.225ns (67.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.416     6.361    p_0_in
    SLICE_X0Y70          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.296    14.284    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.263    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.352    14.160    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.589ns (32.474%)  route 1.225ns (67.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.416     6.361    p_0_in
    SLICE_X0Y70          FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.296    14.284    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.263    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.352    14.160    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.589ns (32.474%)  route 1.225ns (67.526%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 r  counter_reg[5]/Q
                         net (fo=7, routed)           0.685     5.611    counter[5]
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.105     5.716 f  counter[7]_i_3/O
                         net (fo=1, routed)           0.124     5.840    counter[7]_i_3_n_0
    SLICE_X0Y69          LUT5 (Prop_lut5_I4_O)        0.105     5.945 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.416     6.361    p_0_in
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.296    14.284    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.263    14.547    
                         clock uncertainty           -0.035    14.512    
    SLICE_X0Y70          FDRE (Setup_fdre_C_R)       -0.352    14.160    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.160    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.695ns (39.189%)  route 1.078ns (60.811%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.348     4.895 r  counter_reg[1]/Q
                         net (fo=9, routed)           0.699     5.594    counter[1]
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.242     5.836 r  counter[7]_i_4/O
                         net (fo=2, routed)           0.379     6.216    counter[7]_i_4_n_0
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.105     6.321 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     6.321    plusOp[6]
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.030    14.518    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.518    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.233ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.698ns (39.292%)  route 1.078ns (60.708%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 14.285 - 10.000 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.348     4.895 r  counter_reg[1]/Q
                         net (fo=9, routed)           0.699     5.594    counter[1]
    SLICE_X0Y69          LUT6 (Prop_lut6_I2_O)        0.242     5.836 r  counter[7]_i_4/O
                         net (fo=2, routed)           0.379     6.216    counter[7]_i_4_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.108     6.324 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.000     6.324    plusOp[7]
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.311    11.311 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.911    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.988 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.297    14.285    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.238    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.069    14.557    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -6.324    
  -------------------------------------------------------------------
                         slack                                  8.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.333%)  route 0.163ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[2]/Q
                         net (fo=9, routed)           0.163     1.754    counter[2]
    SLICE_X0Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    plusOp[5]
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.092     1.555    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.190ns (49.031%)  route 0.198ns (50.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.578     1.449    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.198     1.787    counter[0]
    SLICE_X0Y69          LUT3 (Prop_lut3_I0_O)        0.049     1.836 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    plusOp[2]
    SLICE_X0Y69          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.499     1.464    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.104     1.568    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.103%)  route 0.197ns (51.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.197     1.788    counter[6]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.042     1.830 r  counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.830    plusOp[7]
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.107     1.557    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.169%)  route 0.206ns (52.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.578     1.449    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.206     1.796    counter[0]
    SLICE_X0Y70          LUT5 (Prop_lut5_I1_O)        0.043     1.839 r  counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.839    plusOp[4]
    SLICE_X0Y70          FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.107     1.556    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.183ns (46.412%)  route 0.211ns (53.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.578     1.449    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.211     1.801    counter[0]
    SLICE_X0Y70          LUT2 (Prop_lut2_I0_O)        0.042     1.843 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    plusOp[1]
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.107     1.556    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.509%)  route 0.197ns (51.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  counter_reg[6]/Q
                         net (fo=6, routed)           0.197     1.788    counter[6]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.833    plusOp[6]
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.847     1.963    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.091     1.541    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.439%)  route 0.206ns (52.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.578     1.449    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  counter_reg[0]/Q
                         net (fo=8, routed)           0.206     1.796    counter[0]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.045     1.841 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    plusOp[3]
    SLICE_X0Y70          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.092     1.541    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.817%)  route 0.211ns (53.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.578     1.449    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  counter_reg[0]/Q
                         net (fo=8, routed)           0.211     1.801    counter[0]
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    plusOp[0]
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.091     1.540    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.227ns (39.476%)  route 0.348ns (60.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.578 f  counter_reg[7]/Q
                         net (fo=5, routed)           0.163     1.741    counter[7]
    SLICE_X0Y69          LUT5 (Prop_lut5_I3_O)        0.099     1.840 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.185     2.025    p_0_in
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X0Y70          FDRE (Hold_fdre_C_R)        -0.018     1.445    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.227ns (39.476%)  route 0.348ns (60.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.128     1.578 f  counter_reg[7]/Q
                         net (fo=5, routed)           0.163     1.741    counter[7]
    SLICE_X0Y69          LUT5 (Prop_lut5_I3_O)        0.099     1.840 r  counter[7]_i_1/O
                         net (fo=8, routed)           0.185     2.025    p_0_in
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.402     0.402 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.846     1.962    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.499     1.463    
    SLICE_X0Y70          FDRE (Hold_fdre_C_R)        -0.018     1.445    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.580    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70     counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69     counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70     counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.466ns  (logic 4.155ns (64.253%)  route 2.311ns (35.747%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.348     4.896 f  counter_reg[7]/Q
                         net (fo=5, routed)           0.575     5.471    counter[7]
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.261     5.732 f  led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.361     6.093    led_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.267     6.360 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.376     7.735    led_OBUF[2]
    E14                  OBUF (Prop_obuf_I_O)         3.279    11.014 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.014    led[2]
    E14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.363ns  (logic 4.124ns (64.823%)  route 2.238ns (35.177%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.403     4.548    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.348     4.896 f  counter_reg[7]/Q
                         net (fo=5, routed)           0.575     5.471    counter[7]
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.261     5.732 f  led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.128     5.860    led_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y69          LUT6 (Prop_lut6_I3_O)        0.267     6.127 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.536     7.662    led_OBUF[0]
    F15                  OBUF (Prop_obuf_I_O)         3.248    10.911 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.911    led[0]
    F15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.874ns  (logic 3.758ns (63.980%)  route 2.116ns (36.020%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.379     4.926 f  counter_reg[5]/Q
                         net (fo=7, routed)           0.860     5.786    counter[5]
    SLICE_X1Y69          LUT5 (Prop_lut5_I0_O)        0.105     5.891 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.256     7.147    led_OBUF[3]
    E15                  OBUF (Prop_obuf_I_O)         3.274    10.422 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.422    led[3]
    E15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 3.858ns (66.296%)  route 1.961ns (33.704%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.377     1.377 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.687     3.064    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.145 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.402     4.547    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.348     4.895 f  counter_reg[4]/Q
                         net (fo=8, routed)           0.580     5.475    counter[4]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.239     5.714 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.382     7.095    led_OBUF[1]
    F18                  OBUF (Prop_obuf_I_O)         3.271    10.366 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.366    led[1]
    F18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.416ns (78.372%)  route 0.391ns (21.628%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[6]/Q
                         net (fo=6, routed)           0.116     1.707    counter[6]
    SLICE_X1Y69          LUT5 (Prop_lut5_I4_O)        0.045     1.752 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.274     2.027    led_OBUF[3]
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.256 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.256    led[3]
    E15                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.412ns (77.518%)  route 0.410ns (22.482%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[2]/Q
                         net (fo=9, routed)           0.093     1.684    counter[2]
    SLICE_X1Y69          LUT6 (Prop_lut6_I2_O)        0.045     1.729 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.317     2.046    led_OBUF[1]
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.272 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.272    led[1]
    F18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.420ns (77.347%)  route 0.416ns (22.653%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.579     1.450    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.591 f  counter_reg[2]/Q
                         net (fo=9, routed)           0.096     1.687    counter[2]
    SLICE_X1Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.320     2.052    led_OBUF[2]
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.286 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.286    led[2]
    E14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.390ns (69.026%)  route 0.624ns (30.974%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.845    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.871 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.578     1.449    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  counter_reg[3]/Q
                         net (fo=9, routed)           0.218     1.808    counter[3]
    SLICE_X1Y69          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.259    led_OBUF[0]
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.463 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.463    led[0]
    F15                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





