INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:23:59 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : iir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.015ns  (required time - arrival time)
  Source:                 tehb4/gen_OEHB[0].OEHB_inst/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            return1/tehb/data_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.649ns (17.848%)  route 2.987ns (82.152%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 7.101 - 6.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=897, unset)          1.226     1.226    tehb4/gen_OEHB[0].OEHB_inst/clk
    SLICE_X63Y109        FDCE                                         r  tehb4/gen_OEHB[0].OEHB_inst/data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y109        FDCE (Prop_fdce_C_Q)         0.204     1.430 f  tehb4/gen_OEHB[0].OEHB_inst/data_reg_reg[6]/Q
                         net (fo=4, routed)           0.364     1.794    tehb4/gen_OEHB[0].OEHB_inst/Q[6]
    SLICE_X64Y109        LUT4 (Prop_lut4_I3_O)        0.135     1.929 r  tehb4/gen_OEHB[0].OEHB_inst/data_reg[0]_i_3__0/O
                         net (fo=3, routed)           0.424     2.353    tehb4/gen_OEHB[0].OEHB_inst/data_reg[0]_i_3__0_n_0
    SLICE_X60Y109        LUT6 (Prop_lut6_I0_O)        0.138     2.491 r  tehb4/gen_OEHB[0].OEHB_inst/end_valid_INST_0_i_7/O
                         net (fo=5, routed)           0.276     2.767    fork9/generateBlocks[4].regblock/reg_value_reg_1
    SLICE_X59Y110        LUT6 (Prop_lut6_I2_O)        0.043     2.810 f  fork9/generateBlocks[4].regblock/end_valid_INST_0_i_3/O
                         net (fo=25, routed)          0.551     3.361    mem_controller1/end_valid
    SLICE_X59Y113        LUT6 (Prop_lut6_I2_O)        0.043     3.404 f  mem_controller1/end_valid_INST_0_i_1/O
                         net (fo=2, routed)           0.351     3.755    mem_controller1/reg_value_reg
    SLICE_X56Y112        LUT2 (Prop_lut2_I1_O)        0.043     3.798 r  mem_controller1/full_reg_i_2__7/O
                         net (fo=2, routed)           0.363     4.160    oehb5/data_reg_reg[0]_3
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.043     4.203 r  oehb5/data_reg[31]_i_1/O
                         net (fo=32, routed)          0.659     4.862    return1/tehb/E[0]
    SLICE_X45Y109        FDCE                                         r  return1/tehb/data_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=897, unset)          1.101     7.101    return1/tehb/clk
    SLICE_X45Y109        FDCE                                         r  return1/tehb/data_reg_reg[4]/C
                         clock pessimism              0.013     7.114    
                         clock uncertainty           -0.035     7.079    
    SLICE_X45Y109        FDCE (Setup_fdce_C_CE)      -0.201     6.878    return1/tehb/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.878    
                         arrival time                          -4.862    
  -------------------------------------------------------------------
                         slack                                  2.015    




