// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        aPipes_22_dout,
        aPipes_22_num_data_valid,
        aPipes_22_fifo_cap,
        aPipes_22_empty_n,
        aPipes_22_read,
        aPipes_23_din,
        aPipes_23_num_data_valid,
        aPipes_23_fifo_cap,
        aPipes_23_full_n,
        aPipes_23_write,
        bPipes_22_dout,
        bPipes_22_num_data_valid,
        bPipes_22_fifo_cap,
        bPipes_22_empty_n,
        bPipes_22_read,
        bPipes_23_din,
        bPipes_23_num_data_valid,
        bPipes_23_fifo_cap,
        bPipes_23_full_n,
        bPipes_23_write,
        m0,
        cBuffer_address0,
        cBuffer_ce0,
        cBuffer_we0,
        cBuffer_d0,
        cBuffer_address1,
        cBuffer_ce1,
        cBuffer_q1,
        cmp111,
        size_m,
        cond90,
        aBuffer_address0,
        aBuffer_ce0,
        aBuffer_we0,
        aBuffer_d0,
        aBuffer_address1,
        aBuffer_ce1,
        aBuffer_q1,
        mul,
        cond,
        size_n,
        brmerge282
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] aPipes_22_dout;
input  [2:0] aPipes_22_num_data_valid;
input  [2:0] aPipes_22_fifo_cap;
input   aPipes_22_empty_n;
output   aPipes_22_read;
output  [31:0] aPipes_23_din;
input  [2:0] aPipes_23_num_data_valid;
input  [2:0] aPipes_23_fifo_cap;
input   aPipes_23_full_n;
output   aPipes_23_write;
input  [255:0] bPipes_22_dout;
input  [2:0] bPipes_22_num_data_valid;
input  [2:0] bPipes_22_fifo_cap;
input   bPipes_22_empty_n;
output   bPipes_22_read;
output  [255:0] bPipes_23_din;
input  [2:0] bPipes_23_num_data_valid;
input  [2:0] bPipes_23_fifo_cap;
input   bPipes_23_full_n;
output   bPipes_23_write;
input  [22:0] m0;
output  [9:0] cBuffer_address0;
output   cBuffer_ce0;
output   cBuffer_we0;
output  [255:0] cBuffer_d0;
output  [9:0] cBuffer_address1;
output   cBuffer_ce1;
input  [255:0] cBuffer_q1;
input  [0:0] cmp111;
input  [31:0] size_m;
input  [4:0] cond90;
output  [4:0] aBuffer_address0;
output   aBuffer_ce0;
output   aBuffer_we0;
output  [31:0] aBuffer_d0;
output  [4:0] aBuffer_address1;
output   aBuffer_ce1;
input  [31:0] aBuffer_q1;
input  [26:0] mul;
input  [4:0] cond;
input  [31:0] size_n;
input  [0:0] brmerge282;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_idle_pp0;
reg   [0:0] and_ln80_16_reg_1101;
reg   [0:0] icmp_ln85_reg_1105;
reg    ap_predicate_op66_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln64_fu_367_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    bPipes_22_blk_n;
wire    ap_block_pp0_stage0;
reg    bPipes_23_blk_n;
reg    aPipes_22_blk_n;
reg    aPipes_23_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln67_fu_387_p2;
reg   [0:0] icmp_ln67_reg_1090;
wire   [6:0] select_ln64_fu_393_p3;
reg   [6:0] select_ln64_reg_1095;
reg   [6:0] select_ln64_reg_1095_pp0_iter2_reg;
reg   [6:0] select_ln64_reg_1095_pp0_iter3_reg;
reg   [6:0] select_ln64_reg_1095_pp0_iter4_reg;
reg   [6:0] select_ln64_reg_1095_pp0_iter5_reg;
reg   [6:0] select_ln64_reg_1095_pp0_iter6_reg;
wire   [0:0] and_ln80_16_fu_428_p2;
wire   [0:0] icmp_ln85_fu_434_p2;
wire   [4:0] select_ln64_16_fu_460_p3;
reg   [4:0] select_ln64_16_reg_1109;
wire   [3:0] empty_236_fu_467_p1;
reg   [3:0] empty_236_reg_1115;
reg   [3:0] empty_236_reg_1115_pp0_iter3_reg;
reg   [3:0] empty_236_reg_1115_pp0_iter4_reg;
reg   [3:0] empty_236_reg_1115_pp0_iter5_reg;
reg   [3:0] empty_236_reg_1115_pp0_iter6_reg;
wire   [0:0] inBoundsN_fu_507_p2;
reg   [0:0] inBoundsN_reg_1125;
reg   [0:0] inBoundsN_reg_1125_pp0_iter4_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter5_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter6_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter7_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter8_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter9_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter10_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter11_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter12_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter13_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter14_reg;
reg   [0:0] inBoundsN_reg_1125_pp0_iter15_reg;
reg   [31:0] aVal_reg_1137;
wire   [31:0] trunc_ln170_fu_512_p1;
reg   [31:0] trunc_ln170_reg_1142;
reg   [31:0] tmp_s_reg_1147;
reg   [31:0] tmp_240_reg_1152;
reg   [31:0] tmp_242_reg_1157;
reg   [31:0] tmp_244_reg_1162;
reg   [31:0] tmp_246_reg_1167;
reg   [31:0] tmp_248_reg_1172;
reg   [31:0] tmp_250_reg_1177;
wire   [31:0] bitcast_ln32_fu_586_p1;
reg   [9:0] cBuffer_addr_reg_1234;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter8_reg;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter9_reg;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter10_reg;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter11_reg;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter12_reg;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter13_reg;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter14_reg;
reg   [9:0] cBuffer_addr_reg_1234_pp0_iter15_reg;
wire   [0:0] inBoundsM_fu_662_p2;
reg   [0:0] inBoundsM_reg_1240;
reg   [0:0] inBoundsM_reg_1240_pp0_iter8_reg;
reg   [0:0] inBoundsM_reg_1240_pp0_iter9_reg;
reg   [0:0] inBoundsM_reg_1240_pp0_iter10_reg;
reg   [0:0] inBoundsM_reg_1240_pp0_iter11_reg;
reg   [0:0] inBoundsM_reg_1240_pp0_iter12_reg;
reg   [0:0] inBoundsM_reg_1240_pp0_iter13_reg;
reg   [0:0] inBoundsM_reg_1240_pp0_iter14_reg;
reg   [0:0] inBoundsM_reg_1240_pp0_iter15_reg;
wire   [0:0] inBoundsM_120_fu_676_p2;
reg   [0:0] inBoundsM_120_reg_1245;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter8_reg;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter9_reg;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter10_reg;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter11_reg;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter12_reg;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter13_reg;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter14_reg;
reg   [0:0] inBoundsM_120_reg_1245_pp0_iter15_reg;
wire   [0:0] inBoundsM_121_fu_690_p2;
reg   [0:0] inBoundsM_121_reg_1250;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter8_reg;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter9_reg;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter10_reg;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter11_reg;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter12_reg;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter13_reg;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter14_reg;
reg   [0:0] inBoundsM_121_reg_1250_pp0_iter15_reg;
wire   [0:0] inBoundsM_122_fu_704_p2;
reg   [0:0] inBoundsM_122_reg_1255;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter8_reg;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter9_reg;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter10_reg;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter11_reg;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter12_reg;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter13_reg;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter14_reg;
reg   [0:0] inBoundsM_122_reg_1255_pp0_iter15_reg;
wire   [0:0] inBoundsM_123_fu_718_p2;
reg   [0:0] inBoundsM_123_reg_1260;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter8_reg;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter9_reg;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter10_reg;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter11_reg;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter12_reg;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter13_reg;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter14_reg;
reg   [0:0] inBoundsM_123_reg_1260_pp0_iter15_reg;
wire   [0:0] inBoundsM_124_fu_732_p2;
reg   [0:0] inBoundsM_124_reg_1265;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter8_reg;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter9_reg;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter10_reg;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter11_reg;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter12_reg;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter13_reg;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter14_reg;
reg   [0:0] inBoundsM_124_reg_1265_pp0_iter15_reg;
wire   [0:0] inBoundsM_125_fu_746_p2;
reg   [0:0] inBoundsM_125_reg_1270;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter8_reg;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter9_reg;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter10_reg;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter11_reg;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter12_reg;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter13_reg;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter14_reg;
reg   [0:0] inBoundsM_125_reg_1270_pp0_iter15_reg;
wire   [0:0] inBoundsM_126_fu_760_p2;
reg   [0:0] inBoundsM_126_reg_1275;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter8_reg;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter9_reg;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter10_reg;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter11_reg;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter12_reg;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter13_reg;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter14_reg;
reg   [0:0] inBoundsM_126_reg_1275_pp0_iter15_reg;
wire   [31:0] grp_fu_317_p2;
reg   [31:0] res_407_reg_1280;
wire   [31:0] trunc_ln170_18_fu_772_p1;
reg   [31:0] trunc_ln170_18_reg_1285;
wire   [31:0] grp_fu_321_p2;
reg   [31:0] res_408_reg_1290;
reg   [31:0] tmp_239_reg_1295;
wire   [31:0] grp_fu_325_p2;
reg   [31:0] res_409_reg_1300;
reg   [31:0] tmp_241_reg_1305;
wire   [31:0] grp_fu_329_p2;
reg   [31:0] res_410_reg_1310;
reg   [31:0] tmp_243_reg_1315;
wire   [31:0] grp_fu_333_p2;
reg   [31:0] res_411_reg_1320;
reg   [31:0] tmp_245_reg_1325;
wire   [31:0] grp_fu_337_p2;
reg   [31:0] res_412_reg_1330;
reg   [31:0] tmp_247_reg_1335;
wire   [31:0] grp_fu_341_p2;
reg   [31:0] res_413_reg_1340;
reg   [31:0] tmp_249_reg_1345;
wire   [31:0] grp_fu_345_p2;
reg   [31:0] res_414_reg_1350;
reg   [31:0] tmp_251_reg_1355;
wire   [31:0] bitcast_ln32_242_fu_846_p1;
reg   [31:0] bitcast_ln32_242_reg_1360;
reg   [31:0] bitcast_ln32_242_reg_1360_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_242_reg_1360_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_242_reg_1360_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_242_reg_1360_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_242_reg_1360_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_242_reg_1360_pp0_iter15_reg;
wire   [31:0] bitcast_ln32_244_fu_850_p1;
reg   [31:0] bitcast_ln32_244_reg_1366;
reg   [31:0] bitcast_ln32_244_reg_1366_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_244_reg_1366_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_244_reg_1366_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_244_reg_1366_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_244_reg_1366_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_244_reg_1366_pp0_iter15_reg;
wire   [31:0] bitcast_ln32_246_fu_854_p1;
reg   [31:0] bitcast_ln32_246_reg_1372;
reg   [31:0] bitcast_ln32_246_reg_1372_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_246_reg_1372_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_246_reg_1372_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_246_reg_1372_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_246_reg_1372_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_246_reg_1372_pp0_iter15_reg;
wire   [31:0] bitcast_ln32_248_fu_858_p1;
reg   [31:0] bitcast_ln32_248_reg_1378;
reg   [31:0] bitcast_ln32_248_reg_1378_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_248_reg_1378_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_248_reg_1378_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_248_reg_1378_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_248_reg_1378_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_248_reg_1378_pp0_iter15_reg;
wire   [31:0] bitcast_ln32_250_fu_862_p1;
reg   [31:0] bitcast_ln32_250_reg_1384;
reg   [31:0] bitcast_ln32_250_reg_1384_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_250_reg_1384_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_250_reg_1384_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_250_reg_1384_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_250_reg_1384_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_250_reg_1384_pp0_iter15_reg;
wire   [31:0] bitcast_ln32_252_fu_866_p1;
reg   [31:0] bitcast_ln32_252_reg_1390;
reg   [31:0] bitcast_ln32_252_reg_1390_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_252_reg_1390_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_252_reg_1390_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_252_reg_1390_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_252_reg_1390_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_252_reg_1390_pp0_iter15_reg;
wire   [31:0] bitcast_ln32_254_fu_870_p1;
reg   [31:0] bitcast_ln32_254_reg_1396;
reg   [31:0] bitcast_ln32_254_reg_1396_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_254_reg_1396_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_254_reg_1396_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_254_reg_1396_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_254_reg_1396_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_254_reg_1396_pp0_iter15_reg;
wire   [31:0] bitcast_ln32_256_fu_874_p1;
reg   [31:0] bitcast_ln32_256_reg_1402;
reg   [31:0] bitcast_ln32_256_reg_1402_pp0_iter10_reg;
reg   [31:0] bitcast_ln32_256_reg_1402_pp0_iter11_reg;
reg   [31:0] bitcast_ln32_256_reg_1402_pp0_iter12_reg;
reg   [31:0] bitcast_ln32_256_reg_1402_pp0_iter13_reg;
reg   [31:0] bitcast_ln32_256_reg_1402_pp0_iter14_reg;
reg   [31:0] bitcast_ln32_256_reg_1402_pp0_iter15_reg;
wire   [31:0] grp_fu_285_p2;
reg   [31:0] res_reg_1408;
wire   [31:0] grp_fu_289_p2;
reg   [31:0] res_394_reg_1413;
wire   [31:0] grp_fu_293_p2;
reg   [31:0] res_396_reg_1418;
wire   [31:0] grp_fu_297_p2;
reg   [31:0] res_398_reg_1423;
wire   [31:0] grp_fu_301_p2;
reg   [31:0] res_400_reg_1428;
wire   [31:0] grp_fu_305_p2;
reg   [31:0] res_402_reg_1433;
wire   [31:0] grp_fu_309_p2;
reg   [31:0] res_404_reg_1438;
wire   [31:0] grp_fu_313_p2;
reg   [31:0] res_406_reg_1443;
wire   [63:0] add_cast_fu_476_p1;
wire   [63:0] add91_cast_fu_493_p1;
wire   [63:0] add115_cast_fu_645_p1;
reg   [6:0] m1_fu_154;
wire   [6:0] add_ln67_fu_440_p2;
wire    ap_loop_init;
reg   [4:0] n1_fu_158;
reg   [10:0] indvar_flatten6_fu_162;
wire   [10:0] add_ln64_fu_373_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    aPipes_22_read_local;
reg    ap_block_pp0_stage0_01001;
reg    aPipes_23_write_local;
reg    bPipes_22_read_local;
reg    bPipes_23_write_local;
reg    aBuffer_we0_local;
reg    aBuffer_ce0_local;
reg    aBuffer_ce1_local;
reg    cBuffer_ce1_local;
reg    cBuffer_we0_local;
wire   [255:0] tmp_252_fu_990_p9;
reg    cBuffer_ce0_local;
wire   [31:0] grp_fu_285_p0;
wire   [31:0] grp_fu_289_p0;
wire   [31:0] grp_fu_293_p0;
wire   [31:0] grp_fu_297_p0;
wire   [31:0] grp_fu_301_p0;
wire   [31:0] grp_fu_305_p0;
wire   [31:0] grp_fu_309_p0;
wire   [31:0] grp_fu_313_p0;
wire   [31:0] grp_fu_317_p1;
wire   [31:0] grp_fu_321_p1;
wire   [31:0] grp_fu_325_p1;
wire   [31:0] grp_fu_329_p1;
wire   [31:0] grp_fu_333_p1;
wire   [31:0] grp_fu_337_p1;
wire   [31:0] grp_fu_341_p1;
wire   [31:0] grp_fu_345_p1;
wire   [1:0] tmp_fu_407_p4;
wire   [0:0] icmp_ln82_fu_401_p2;
wire   [0:0] and_ln80_fu_423_p2;
wire   [0:0] icmp_ln83_fu_417_p2;
wire   [4:0] add_ln64_16_fu_454_p2;
wire   [4:0] add_fu_471_p2;
wire   [4:0] add91_fu_489_p2;
wire   [26:0] zext_ln64_fu_486_p1;
wire   [26:0] add106_fu_498_p2;
wire   [31:0] add106_cast_fu_503_p1;
wire   [9:0] mul10_fu_629_p3;
wire   [9:0] zext_ln67_fu_636_p1;
wire   [9:0] add115_fu_639_p2;
wire   [5:0] empty_fu_650_p1;
wire   [31:0] add7_fu_653_p4;
wire   [31:0] or_ln_fu_667_p4;
wire   [31:0] or_ln125_s_fu_681_p4;
wire   [31:0] or_ln125_68_fu_695_p4;
wire   [31:0] or_ln125_69_fu_709_p4;
wire   [31:0] or_ln125_70_fu_723_p4;
wire   [31:0] or_ln125_71_fu_737_p4;
wire   [31:0] or_ln125_72_fu_751_p4;
wire   [255:0] cPrev_2_fu_765_p3;
wire   [0:0] inBounds_fu_878_p2;
wire   [31:0] select_ln296_fu_882_p3;
wire   [0:0] inBounds_120_fu_892_p2;
wire   [31:0] select_ln296_106_fu_896_p3;
wire   [0:0] inBounds_121_fu_906_p2;
wire   [31:0] select_ln296_107_fu_910_p3;
wire   [0:0] inBounds_122_fu_920_p2;
wire   [31:0] select_ln296_108_fu_924_p3;
wire   [0:0] inBounds_123_fu_934_p2;
wire   [31:0] select_ln296_109_fu_938_p3;
wire   [0:0] inBounds_124_fu_948_p2;
wire   [31:0] select_ln296_110_fu_952_p3;
wire   [0:0] inBounds_125_fu_962_p2;
wire   [31:0] select_ln296_111_fu_966_p3;
wire   [0:0] inBounds_126_fu_976_p2;
wire   [31:0] select_ln296_112_fu_980_p3;
wire   [31:0] bitcast_ln36_112_fu_986_p1;
wire   [31:0] bitcast_ln36_111_fu_972_p1;
wire   [31:0] bitcast_ln36_110_fu_958_p1;
wire   [31:0] bitcast_ln36_109_fu_944_p1;
wire   [31:0] bitcast_ln36_108_fu_930_p1;
wire   [31:0] bitcast_ln36_107_fu_916_p1;
wire   [31:0] bitcast_ln36_106_fu_902_p1;
wire   [31:0] bitcast_ln36_fu_888_p1;
reg    grp_fu_285_ce;
reg    grp_fu_289_ce;
reg    grp_fu_293_ce;
reg    grp_fu_297_ce;
reg    grp_fu_301_ce;
reg    grp_fu_305_ce;
reg    grp_fu_309_ce;
reg    grp_fu_313_ce;
reg    grp_fu_317_ce;
reg    grp_fu_321_ce;
reg    grp_fu_325_ce;
reg    grp_fu_329_ce;
reg    grp_fu_333_ce;
reg    grp_fu_337_ce;
reg    grp_fu_341_ce;
reg    grp_fu_345_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op68_store_state3;
reg    ap_enable_operation_68;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_operation_78;
reg    ap_enable_state4_pp0_iter3_stage0;
wire    ap_enable_operation_79;
reg    ap_enable_state5_pp0_iter4_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 m1_fu_154 = 7'd0;
#0 n1_fu_158 = 5'd0;
#0 indvar_flatten6_fu_162 = 11'd0;
#0 ap_done_reg = 1'b0;
end

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_285_p0),
    .din1(res_407_reg_1280),
    .ce(grp_fu_285_ce),
    .dout(grp_fu_285_p2)
);

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1234(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_289_p0),
    .din1(res_408_reg_1290),
    .ce(grp_fu_289_ce),
    .dout(grp_fu_289_p2)
);

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1235(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_293_p0),
    .din1(res_409_reg_1300),
    .ce(grp_fu_293_ce),
    .dout(grp_fu_293_p2)
);

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1236(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_297_p0),
    .din1(res_410_reg_1310),
    .ce(grp_fu_297_ce),
    .dout(grp_fu_297_p2)
);

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1237(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_301_p0),
    .din1(res_411_reg_1320),
    .ce(grp_fu_301_ce),
    .dout(grp_fu_301_p2)
);

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1238(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_305_p0),
    .din1(res_412_reg_1330),
    .ce(grp_fu_305_ce),
    .dout(grp_fu_305_p2)
);

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1239(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_309_p0),
    .din1(res_413_reg_1340),
    .ce(grp_fu_309_ce),
    .dout(grp_fu_309_p2)
);

MatrixMultiplicationKernel_fadd_32ns_32ns_32_7_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_7_full_dsp_1_U1240(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_313_p0),
    .din1(res_414_reg_1350),
    .ce(grp_fu_313_ce),
    .dout(grp_fu_313_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1241(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_317_p1),
    .ce(grp_fu_317_ce),
    .dout(grp_fu_317_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1242(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_321_p1),
    .ce(grp_fu_321_ce),
    .dout(grp_fu_321_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_325_p1),
    .ce(grp_fu_325_ce),
    .dout(grp_fu_325_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_329_p1),
    .ce(grp_fu_329_ce),
    .dout(grp_fu_329_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_333_p1),
    .ce(grp_fu_333_ce),
    .dout(grp_fu_333_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_337_p1),
    .ce(grp_fu_337_ce),
    .dout(grp_fu_337_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_341_p1),
    .ce(grp_fu_341_ce),
    .dout(grp_fu_341_p2)
);

MatrixMultiplicationKernel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln32_fu_586_p1),
    .din1(grp_fu_345_p1),
    .ce(grp_fu_345_ce),
    .dout(grp_fu_345_p2)
);

MatrixMultiplicationKernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln64_fu_367_p2 == 1'd0))) begin
            indvar_flatten6_fu_162 <= add_ln64_fu_373_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_162 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            m1_fu_154 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            m1_fu_154 <= add_ln67_fu_440_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            n1_fu_158 <= 5'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            n1_fu_158 <= select_ln64_16_fu_460_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aVal_reg_1137 <= aBuffer_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln80_16_reg_1101 <= and_ln80_16_fu_428_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln67_reg_1090 <= icmp_ln67_fu_387_p2;
        icmp_ln85_reg_1105 <= icmp_ln85_fu_434_p2;
        select_ln64_reg_1095 <= select_ln64_fu_393_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln32_242_reg_1360 <= bitcast_ln32_242_fu_846_p1;
        bitcast_ln32_242_reg_1360_pp0_iter10_reg <= bitcast_ln32_242_reg_1360;
        bitcast_ln32_242_reg_1360_pp0_iter11_reg <= bitcast_ln32_242_reg_1360_pp0_iter10_reg;
        bitcast_ln32_242_reg_1360_pp0_iter12_reg <= bitcast_ln32_242_reg_1360_pp0_iter11_reg;
        bitcast_ln32_242_reg_1360_pp0_iter13_reg <= bitcast_ln32_242_reg_1360_pp0_iter12_reg;
        bitcast_ln32_242_reg_1360_pp0_iter14_reg <= bitcast_ln32_242_reg_1360_pp0_iter13_reg;
        bitcast_ln32_242_reg_1360_pp0_iter15_reg <= bitcast_ln32_242_reg_1360_pp0_iter14_reg;
        bitcast_ln32_244_reg_1366 <= bitcast_ln32_244_fu_850_p1;
        bitcast_ln32_244_reg_1366_pp0_iter10_reg <= bitcast_ln32_244_reg_1366;
        bitcast_ln32_244_reg_1366_pp0_iter11_reg <= bitcast_ln32_244_reg_1366_pp0_iter10_reg;
        bitcast_ln32_244_reg_1366_pp0_iter12_reg <= bitcast_ln32_244_reg_1366_pp0_iter11_reg;
        bitcast_ln32_244_reg_1366_pp0_iter13_reg <= bitcast_ln32_244_reg_1366_pp0_iter12_reg;
        bitcast_ln32_244_reg_1366_pp0_iter14_reg <= bitcast_ln32_244_reg_1366_pp0_iter13_reg;
        bitcast_ln32_244_reg_1366_pp0_iter15_reg <= bitcast_ln32_244_reg_1366_pp0_iter14_reg;
        bitcast_ln32_246_reg_1372 <= bitcast_ln32_246_fu_854_p1;
        bitcast_ln32_246_reg_1372_pp0_iter10_reg <= bitcast_ln32_246_reg_1372;
        bitcast_ln32_246_reg_1372_pp0_iter11_reg <= bitcast_ln32_246_reg_1372_pp0_iter10_reg;
        bitcast_ln32_246_reg_1372_pp0_iter12_reg <= bitcast_ln32_246_reg_1372_pp0_iter11_reg;
        bitcast_ln32_246_reg_1372_pp0_iter13_reg <= bitcast_ln32_246_reg_1372_pp0_iter12_reg;
        bitcast_ln32_246_reg_1372_pp0_iter14_reg <= bitcast_ln32_246_reg_1372_pp0_iter13_reg;
        bitcast_ln32_246_reg_1372_pp0_iter15_reg <= bitcast_ln32_246_reg_1372_pp0_iter14_reg;
        bitcast_ln32_248_reg_1378 <= bitcast_ln32_248_fu_858_p1;
        bitcast_ln32_248_reg_1378_pp0_iter10_reg <= bitcast_ln32_248_reg_1378;
        bitcast_ln32_248_reg_1378_pp0_iter11_reg <= bitcast_ln32_248_reg_1378_pp0_iter10_reg;
        bitcast_ln32_248_reg_1378_pp0_iter12_reg <= bitcast_ln32_248_reg_1378_pp0_iter11_reg;
        bitcast_ln32_248_reg_1378_pp0_iter13_reg <= bitcast_ln32_248_reg_1378_pp0_iter12_reg;
        bitcast_ln32_248_reg_1378_pp0_iter14_reg <= bitcast_ln32_248_reg_1378_pp0_iter13_reg;
        bitcast_ln32_248_reg_1378_pp0_iter15_reg <= bitcast_ln32_248_reg_1378_pp0_iter14_reg;
        bitcast_ln32_250_reg_1384 <= bitcast_ln32_250_fu_862_p1;
        bitcast_ln32_250_reg_1384_pp0_iter10_reg <= bitcast_ln32_250_reg_1384;
        bitcast_ln32_250_reg_1384_pp0_iter11_reg <= bitcast_ln32_250_reg_1384_pp0_iter10_reg;
        bitcast_ln32_250_reg_1384_pp0_iter12_reg <= bitcast_ln32_250_reg_1384_pp0_iter11_reg;
        bitcast_ln32_250_reg_1384_pp0_iter13_reg <= bitcast_ln32_250_reg_1384_pp0_iter12_reg;
        bitcast_ln32_250_reg_1384_pp0_iter14_reg <= bitcast_ln32_250_reg_1384_pp0_iter13_reg;
        bitcast_ln32_250_reg_1384_pp0_iter15_reg <= bitcast_ln32_250_reg_1384_pp0_iter14_reg;
        bitcast_ln32_252_reg_1390 <= bitcast_ln32_252_fu_866_p1;
        bitcast_ln32_252_reg_1390_pp0_iter10_reg <= bitcast_ln32_252_reg_1390;
        bitcast_ln32_252_reg_1390_pp0_iter11_reg <= bitcast_ln32_252_reg_1390_pp0_iter10_reg;
        bitcast_ln32_252_reg_1390_pp0_iter12_reg <= bitcast_ln32_252_reg_1390_pp0_iter11_reg;
        bitcast_ln32_252_reg_1390_pp0_iter13_reg <= bitcast_ln32_252_reg_1390_pp0_iter12_reg;
        bitcast_ln32_252_reg_1390_pp0_iter14_reg <= bitcast_ln32_252_reg_1390_pp0_iter13_reg;
        bitcast_ln32_252_reg_1390_pp0_iter15_reg <= bitcast_ln32_252_reg_1390_pp0_iter14_reg;
        bitcast_ln32_254_reg_1396 <= bitcast_ln32_254_fu_870_p1;
        bitcast_ln32_254_reg_1396_pp0_iter10_reg <= bitcast_ln32_254_reg_1396;
        bitcast_ln32_254_reg_1396_pp0_iter11_reg <= bitcast_ln32_254_reg_1396_pp0_iter10_reg;
        bitcast_ln32_254_reg_1396_pp0_iter12_reg <= bitcast_ln32_254_reg_1396_pp0_iter11_reg;
        bitcast_ln32_254_reg_1396_pp0_iter13_reg <= bitcast_ln32_254_reg_1396_pp0_iter12_reg;
        bitcast_ln32_254_reg_1396_pp0_iter14_reg <= bitcast_ln32_254_reg_1396_pp0_iter13_reg;
        bitcast_ln32_254_reg_1396_pp0_iter15_reg <= bitcast_ln32_254_reg_1396_pp0_iter14_reg;
        bitcast_ln32_256_reg_1402 <= bitcast_ln32_256_fu_874_p1;
        bitcast_ln32_256_reg_1402_pp0_iter10_reg <= bitcast_ln32_256_reg_1402;
        bitcast_ln32_256_reg_1402_pp0_iter11_reg <= bitcast_ln32_256_reg_1402_pp0_iter10_reg;
        bitcast_ln32_256_reg_1402_pp0_iter12_reg <= bitcast_ln32_256_reg_1402_pp0_iter11_reg;
        bitcast_ln32_256_reg_1402_pp0_iter13_reg <= bitcast_ln32_256_reg_1402_pp0_iter12_reg;
        bitcast_ln32_256_reg_1402_pp0_iter14_reg <= bitcast_ln32_256_reg_1402_pp0_iter13_reg;
        bitcast_ln32_256_reg_1402_pp0_iter15_reg <= bitcast_ln32_256_reg_1402_pp0_iter14_reg;
        cBuffer_addr_reg_1234 <= add115_cast_fu_645_p1;
        cBuffer_addr_reg_1234_pp0_iter10_reg <= cBuffer_addr_reg_1234_pp0_iter9_reg;
        cBuffer_addr_reg_1234_pp0_iter11_reg <= cBuffer_addr_reg_1234_pp0_iter10_reg;
        cBuffer_addr_reg_1234_pp0_iter12_reg <= cBuffer_addr_reg_1234_pp0_iter11_reg;
        cBuffer_addr_reg_1234_pp0_iter13_reg <= cBuffer_addr_reg_1234_pp0_iter12_reg;
        cBuffer_addr_reg_1234_pp0_iter14_reg <= cBuffer_addr_reg_1234_pp0_iter13_reg;
        cBuffer_addr_reg_1234_pp0_iter15_reg <= cBuffer_addr_reg_1234_pp0_iter14_reg;
        cBuffer_addr_reg_1234_pp0_iter8_reg <= cBuffer_addr_reg_1234;
        cBuffer_addr_reg_1234_pp0_iter9_reg <= cBuffer_addr_reg_1234_pp0_iter8_reg;
        empty_236_reg_1115 <= empty_236_fu_467_p1;
        empty_236_reg_1115_pp0_iter3_reg <= empty_236_reg_1115;
        empty_236_reg_1115_pp0_iter4_reg <= empty_236_reg_1115_pp0_iter3_reg;
        empty_236_reg_1115_pp0_iter5_reg <= empty_236_reg_1115_pp0_iter4_reg;
        empty_236_reg_1115_pp0_iter6_reg <= empty_236_reg_1115_pp0_iter5_reg;
        inBoundsM_120_reg_1245 <= inBoundsM_120_fu_676_p2;
        inBoundsM_120_reg_1245_pp0_iter10_reg <= inBoundsM_120_reg_1245_pp0_iter9_reg;
        inBoundsM_120_reg_1245_pp0_iter11_reg <= inBoundsM_120_reg_1245_pp0_iter10_reg;
        inBoundsM_120_reg_1245_pp0_iter12_reg <= inBoundsM_120_reg_1245_pp0_iter11_reg;
        inBoundsM_120_reg_1245_pp0_iter13_reg <= inBoundsM_120_reg_1245_pp0_iter12_reg;
        inBoundsM_120_reg_1245_pp0_iter14_reg <= inBoundsM_120_reg_1245_pp0_iter13_reg;
        inBoundsM_120_reg_1245_pp0_iter15_reg <= inBoundsM_120_reg_1245_pp0_iter14_reg;
        inBoundsM_120_reg_1245_pp0_iter8_reg <= inBoundsM_120_reg_1245;
        inBoundsM_120_reg_1245_pp0_iter9_reg <= inBoundsM_120_reg_1245_pp0_iter8_reg;
        inBoundsM_121_reg_1250 <= inBoundsM_121_fu_690_p2;
        inBoundsM_121_reg_1250_pp0_iter10_reg <= inBoundsM_121_reg_1250_pp0_iter9_reg;
        inBoundsM_121_reg_1250_pp0_iter11_reg <= inBoundsM_121_reg_1250_pp0_iter10_reg;
        inBoundsM_121_reg_1250_pp0_iter12_reg <= inBoundsM_121_reg_1250_pp0_iter11_reg;
        inBoundsM_121_reg_1250_pp0_iter13_reg <= inBoundsM_121_reg_1250_pp0_iter12_reg;
        inBoundsM_121_reg_1250_pp0_iter14_reg <= inBoundsM_121_reg_1250_pp0_iter13_reg;
        inBoundsM_121_reg_1250_pp0_iter15_reg <= inBoundsM_121_reg_1250_pp0_iter14_reg;
        inBoundsM_121_reg_1250_pp0_iter8_reg <= inBoundsM_121_reg_1250;
        inBoundsM_121_reg_1250_pp0_iter9_reg <= inBoundsM_121_reg_1250_pp0_iter8_reg;
        inBoundsM_122_reg_1255 <= inBoundsM_122_fu_704_p2;
        inBoundsM_122_reg_1255_pp0_iter10_reg <= inBoundsM_122_reg_1255_pp0_iter9_reg;
        inBoundsM_122_reg_1255_pp0_iter11_reg <= inBoundsM_122_reg_1255_pp0_iter10_reg;
        inBoundsM_122_reg_1255_pp0_iter12_reg <= inBoundsM_122_reg_1255_pp0_iter11_reg;
        inBoundsM_122_reg_1255_pp0_iter13_reg <= inBoundsM_122_reg_1255_pp0_iter12_reg;
        inBoundsM_122_reg_1255_pp0_iter14_reg <= inBoundsM_122_reg_1255_pp0_iter13_reg;
        inBoundsM_122_reg_1255_pp0_iter15_reg <= inBoundsM_122_reg_1255_pp0_iter14_reg;
        inBoundsM_122_reg_1255_pp0_iter8_reg <= inBoundsM_122_reg_1255;
        inBoundsM_122_reg_1255_pp0_iter9_reg <= inBoundsM_122_reg_1255_pp0_iter8_reg;
        inBoundsM_123_reg_1260 <= inBoundsM_123_fu_718_p2;
        inBoundsM_123_reg_1260_pp0_iter10_reg <= inBoundsM_123_reg_1260_pp0_iter9_reg;
        inBoundsM_123_reg_1260_pp0_iter11_reg <= inBoundsM_123_reg_1260_pp0_iter10_reg;
        inBoundsM_123_reg_1260_pp0_iter12_reg <= inBoundsM_123_reg_1260_pp0_iter11_reg;
        inBoundsM_123_reg_1260_pp0_iter13_reg <= inBoundsM_123_reg_1260_pp0_iter12_reg;
        inBoundsM_123_reg_1260_pp0_iter14_reg <= inBoundsM_123_reg_1260_pp0_iter13_reg;
        inBoundsM_123_reg_1260_pp0_iter15_reg <= inBoundsM_123_reg_1260_pp0_iter14_reg;
        inBoundsM_123_reg_1260_pp0_iter8_reg <= inBoundsM_123_reg_1260;
        inBoundsM_123_reg_1260_pp0_iter9_reg <= inBoundsM_123_reg_1260_pp0_iter8_reg;
        inBoundsM_124_reg_1265 <= inBoundsM_124_fu_732_p2;
        inBoundsM_124_reg_1265_pp0_iter10_reg <= inBoundsM_124_reg_1265_pp0_iter9_reg;
        inBoundsM_124_reg_1265_pp0_iter11_reg <= inBoundsM_124_reg_1265_pp0_iter10_reg;
        inBoundsM_124_reg_1265_pp0_iter12_reg <= inBoundsM_124_reg_1265_pp0_iter11_reg;
        inBoundsM_124_reg_1265_pp0_iter13_reg <= inBoundsM_124_reg_1265_pp0_iter12_reg;
        inBoundsM_124_reg_1265_pp0_iter14_reg <= inBoundsM_124_reg_1265_pp0_iter13_reg;
        inBoundsM_124_reg_1265_pp0_iter15_reg <= inBoundsM_124_reg_1265_pp0_iter14_reg;
        inBoundsM_124_reg_1265_pp0_iter8_reg <= inBoundsM_124_reg_1265;
        inBoundsM_124_reg_1265_pp0_iter9_reg <= inBoundsM_124_reg_1265_pp0_iter8_reg;
        inBoundsM_125_reg_1270 <= inBoundsM_125_fu_746_p2;
        inBoundsM_125_reg_1270_pp0_iter10_reg <= inBoundsM_125_reg_1270_pp0_iter9_reg;
        inBoundsM_125_reg_1270_pp0_iter11_reg <= inBoundsM_125_reg_1270_pp0_iter10_reg;
        inBoundsM_125_reg_1270_pp0_iter12_reg <= inBoundsM_125_reg_1270_pp0_iter11_reg;
        inBoundsM_125_reg_1270_pp0_iter13_reg <= inBoundsM_125_reg_1270_pp0_iter12_reg;
        inBoundsM_125_reg_1270_pp0_iter14_reg <= inBoundsM_125_reg_1270_pp0_iter13_reg;
        inBoundsM_125_reg_1270_pp0_iter15_reg <= inBoundsM_125_reg_1270_pp0_iter14_reg;
        inBoundsM_125_reg_1270_pp0_iter8_reg <= inBoundsM_125_reg_1270;
        inBoundsM_125_reg_1270_pp0_iter9_reg <= inBoundsM_125_reg_1270_pp0_iter8_reg;
        inBoundsM_126_reg_1275 <= inBoundsM_126_fu_760_p2;
        inBoundsM_126_reg_1275_pp0_iter10_reg <= inBoundsM_126_reg_1275_pp0_iter9_reg;
        inBoundsM_126_reg_1275_pp0_iter11_reg <= inBoundsM_126_reg_1275_pp0_iter10_reg;
        inBoundsM_126_reg_1275_pp0_iter12_reg <= inBoundsM_126_reg_1275_pp0_iter11_reg;
        inBoundsM_126_reg_1275_pp0_iter13_reg <= inBoundsM_126_reg_1275_pp0_iter12_reg;
        inBoundsM_126_reg_1275_pp0_iter14_reg <= inBoundsM_126_reg_1275_pp0_iter13_reg;
        inBoundsM_126_reg_1275_pp0_iter15_reg <= inBoundsM_126_reg_1275_pp0_iter14_reg;
        inBoundsM_126_reg_1275_pp0_iter8_reg <= inBoundsM_126_reg_1275;
        inBoundsM_126_reg_1275_pp0_iter9_reg <= inBoundsM_126_reg_1275_pp0_iter8_reg;
        inBoundsM_reg_1240 <= inBoundsM_fu_662_p2;
        inBoundsM_reg_1240_pp0_iter10_reg <= inBoundsM_reg_1240_pp0_iter9_reg;
        inBoundsM_reg_1240_pp0_iter11_reg <= inBoundsM_reg_1240_pp0_iter10_reg;
        inBoundsM_reg_1240_pp0_iter12_reg <= inBoundsM_reg_1240_pp0_iter11_reg;
        inBoundsM_reg_1240_pp0_iter13_reg <= inBoundsM_reg_1240_pp0_iter12_reg;
        inBoundsM_reg_1240_pp0_iter14_reg <= inBoundsM_reg_1240_pp0_iter13_reg;
        inBoundsM_reg_1240_pp0_iter15_reg <= inBoundsM_reg_1240_pp0_iter14_reg;
        inBoundsM_reg_1240_pp0_iter8_reg <= inBoundsM_reg_1240;
        inBoundsM_reg_1240_pp0_iter9_reg <= inBoundsM_reg_1240_pp0_iter8_reg;
        inBoundsN_reg_1125 <= inBoundsN_fu_507_p2;
        inBoundsN_reg_1125_pp0_iter10_reg <= inBoundsN_reg_1125_pp0_iter9_reg;
        inBoundsN_reg_1125_pp0_iter11_reg <= inBoundsN_reg_1125_pp0_iter10_reg;
        inBoundsN_reg_1125_pp0_iter12_reg <= inBoundsN_reg_1125_pp0_iter11_reg;
        inBoundsN_reg_1125_pp0_iter13_reg <= inBoundsN_reg_1125_pp0_iter12_reg;
        inBoundsN_reg_1125_pp0_iter14_reg <= inBoundsN_reg_1125_pp0_iter13_reg;
        inBoundsN_reg_1125_pp0_iter15_reg <= inBoundsN_reg_1125_pp0_iter14_reg;
        inBoundsN_reg_1125_pp0_iter4_reg <= inBoundsN_reg_1125;
        inBoundsN_reg_1125_pp0_iter5_reg <= inBoundsN_reg_1125_pp0_iter4_reg;
        inBoundsN_reg_1125_pp0_iter6_reg <= inBoundsN_reg_1125_pp0_iter5_reg;
        inBoundsN_reg_1125_pp0_iter7_reg <= inBoundsN_reg_1125_pp0_iter6_reg;
        inBoundsN_reg_1125_pp0_iter8_reg <= inBoundsN_reg_1125_pp0_iter7_reg;
        inBoundsN_reg_1125_pp0_iter9_reg <= inBoundsN_reg_1125_pp0_iter8_reg;
        res_394_reg_1413 <= grp_fu_289_p2;
        res_396_reg_1418 <= grp_fu_293_p2;
        res_398_reg_1423 <= grp_fu_297_p2;
        res_400_reg_1428 <= grp_fu_301_p2;
        res_402_reg_1433 <= grp_fu_305_p2;
        res_404_reg_1438 <= grp_fu_309_p2;
        res_406_reg_1443 <= grp_fu_313_p2;
        res_407_reg_1280 <= grp_fu_317_p2;
        res_408_reg_1290 <= grp_fu_321_p2;
        res_409_reg_1300 <= grp_fu_325_p2;
        res_410_reg_1310 <= grp_fu_329_p2;
        res_411_reg_1320 <= grp_fu_333_p2;
        res_412_reg_1330 <= grp_fu_337_p2;
        res_413_reg_1340 <= grp_fu_341_p2;
        res_414_reg_1350 <= grp_fu_345_p2;
        res_reg_1408 <= grp_fu_285_p2;
        select_ln64_16_reg_1109 <= select_ln64_16_fu_460_p3;
        select_ln64_reg_1095_pp0_iter2_reg <= select_ln64_reg_1095;
        select_ln64_reg_1095_pp0_iter3_reg <= select_ln64_reg_1095_pp0_iter2_reg;
        select_ln64_reg_1095_pp0_iter4_reg <= select_ln64_reg_1095_pp0_iter3_reg;
        select_ln64_reg_1095_pp0_iter5_reg <= select_ln64_reg_1095_pp0_iter4_reg;
        select_ln64_reg_1095_pp0_iter6_reg <= select_ln64_reg_1095_pp0_iter5_reg;
        tmp_239_reg_1295 <= {{cPrev_2_fu_765_p3[63:32]}};
        tmp_240_reg_1152 <= {{bPipes_22_dout[95:64]}};
        tmp_241_reg_1305 <= {{cPrev_2_fu_765_p3[95:64]}};
        tmp_242_reg_1157 <= {{bPipes_22_dout[127:96]}};
        tmp_243_reg_1315 <= {{cPrev_2_fu_765_p3[127:96]}};
        tmp_244_reg_1162 <= {{bPipes_22_dout[159:128]}};
        tmp_245_reg_1325 <= {{cPrev_2_fu_765_p3[159:128]}};
        tmp_246_reg_1167 <= {{bPipes_22_dout[191:160]}};
        tmp_247_reg_1335 <= {{cPrev_2_fu_765_p3[191:160]}};
        tmp_248_reg_1172 <= {{bPipes_22_dout[223:192]}};
        tmp_249_reg_1345 <= {{cPrev_2_fu_765_p3[223:192]}};
        tmp_250_reg_1177 <= {{bPipes_22_dout[255:224]}};
        tmp_251_reg_1355 <= {{cPrev_2_fu_765_p3[255:224]}};
        tmp_s_reg_1147 <= {{bPipes_22_dout[63:32]}};
        trunc_ln170_18_reg_1285 <= trunc_ln170_18_fu_772_p1;
        trunc_ln170_reg_1142 <= trunc_ln170_fu_512_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aBuffer_ce0_local = 1'b1;
    end else begin
        aBuffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aBuffer_ce1_local = 1'b1;
    end else begin
        aBuffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln85_reg_1105 == 1'd1) & (1'd1 == and_ln80_16_reg_1101) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aBuffer_we0_local = 1'b1;
    end else begin
        aBuffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln80_16_reg_1101) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        aPipes_22_blk_n = aPipes_22_empty_n;
    end else begin
        aPipes_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln80_16_reg_1101) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aPipes_22_read_local = 1'b1;
    end else begin
        aPipes_22_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        aPipes_23_blk_n = aPipes_23_full_n;
    end else begin
        aPipes_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        aPipes_23_write_local = 1'b1;
    end else begin
        aPipes_23_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln64_fu_367_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_162;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bPipes_22_blk_n = bPipes_22_empty_n;
    end else begin
        bPipes_22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bPipes_22_read_local = 1'b1;
    end else begin
        bPipes_22_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bPipes_23_blk_n = bPipes_23_full_n;
    end else begin
        bPipes_23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bPipes_23_write_local = 1'b1;
    end else begin
        bPipes_23_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cBuffer_ce0_local = 1'b1;
    end else begin
        cBuffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cBuffer_ce1_local = 1'b1;
    end else begin
        cBuffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cBuffer_we0_local = 1'b1;
    end else begin
        cBuffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_285_ce = 1'b1;
    end else begin
        grp_fu_285_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_289_ce = 1'b1;
    end else begin
        grp_fu_289_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_293_ce = 1'b1;
    end else begin
        grp_fu_293_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_297_ce = 1'b1;
    end else begin
        grp_fu_297_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_301_ce = 1'b1;
    end else begin
        grp_fu_301_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_305_ce = 1'b1;
    end else begin
        grp_fu_305_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_309_ce = 1'b1;
    end else begin
        grp_fu_309_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_313_ce = 1'b1;
    end else begin
        grp_fu_313_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_317_ce = 1'b1;
    end else begin
        grp_fu_317_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_321_ce = 1'b1;
    end else begin
        grp_fu_321_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_325_ce = 1'b1;
    end else begin
        grp_fu_325_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_329_ce = 1'b1;
    end else begin
        grp_fu_329_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_333_ce = 1'b1;
    end else begin
        grp_fu_333_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_337_ce = 1'b1;
    end else begin
        grp_fu_337_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_341_ce = 1'b1;
    end else begin
        grp_fu_341_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_345_ce = 1'b1;
    end else begin
        grp_fu_345_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign aBuffer_address0 = add_cast_fu_476_p1;

assign aBuffer_address1 = add91_cast_fu_493_p1;

assign aBuffer_ce0 = aBuffer_ce0_local;

assign aBuffer_ce1 = aBuffer_ce1_local;

assign aBuffer_d0 = aPipes_22_dout;

assign aBuffer_we0 = aBuffer_we0_local;

assign aPipes_22_read = aPipes_22_read_local;

assign aPipes_23_din = aPipes_22_dout;

assign aPipes_23_write = aPipes_23_write_local;

assign add106_cast_fu_503_p1 = add106_fu_498_p2;

assign add106_fu_498_p2 = (mul + zext_ln64_fu_486_p1);

assign add115_cast_fu_645_p1 = add115_fu_639_p2;

assign add115_fu_639_p2 = (mul10_fu_629_p3 + zext_ln67_fu_636_p1);

assign add7_fu_653_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd0}};

assign add91_cast_fu_493_p1 = add91_fu_489_p2;

assign add91_fu_489_p2 = (select_ln64_16_reg_1109 + cond90);

assign add_cast_fu_476_p1 = add_fu_471_p2;

assign add_fu_471_p2 = (select_ln64_16_fu_460_p3 + cond);

assign add_ln64_16_fu_454_p2 = (n1_fu_158 + 5'd1);

assign add_ln64_fu_373_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 11'd1);

assign add_ln67_fu_440_p2 = (select_ln64_fu_393_p3 + 7'd1);

assign and_ln80_16_fu_428_p2 = (icmp_ln83_fu_417_p2 & and_ln80_fu_423_p2);

assign and_ln80_fu_423_p2 = (icmp_ln82_fu_401_p2 & brmerge282);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op66_write_state3 == 1'b1) & (1'b0 == aPipes_23_full_n)) | ((1'd1 == and_ln80_16_reg_1101) & (1'b0 == aPipes_22_empty_n)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((bPipes_23_full_n == 1'b0) | (bPipes_22_empty_n == 1'b0));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_68 = (ap_predicate_op68_store_state3 == 1'b1);
end

assign ap_enable_operation_78 = (1'b1 == 1'b1);

assign ap_enable_operation_79 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op66_write_state3 = ((icmp_ln85_reg_1105 == 1'd0) & (1'd1 == and_ln80_16_reg_1101));
end

always @ (*) begin
    ap_predicate_op68_store_state3 = ((icmp_ln85_reg_1105 == 1'd1) & (1'd1 == and_ln80_16_reg_1101));
end

assign ap_ready = ap_ready_sig;

assign bPipes_22_read = bPipes_22_read_local;

assign bPipes_23_din = bPipes_22_dout;

assign bPipes_23_write = bPipes_23_write_local;

assign bitcast_ln32_242_fu_846_p1 = trunc_ln170_18_reg_1285;

assign bitcast_ln32_244_fu_850_p1 = tmp_239_reg_1295;

assign bitcast_ln32_246_fu_854_p1 = tmp_241_reg_1305;

assign bitcast_ln32_248_fu_858_p1 = tmp_243_reg_1315;

assign bitcast_ln32_250_fu_862_p1 = tmp_245_reg_1325;

assign bitcast_ln32_252_fu_866_p1 = tmp_247_reg_1335;

assign bitcast_ln32_254_fu_870_p1 = tmp_249_reg_1345;

assign bitcast_ln32_256_fu_874_p1 = tmp_251_reg_1355;

assign bitcast_ln32_fu_586_p1 = aVal_reg_1137;

assign bitcast_ln36_106_fu_902_p1 = select_ln296_106_fu_896_p3;

assign bitcast_ln36_107_fu_916_p1 = select_ln296_107_fu_910_p3;

assign bitcast_ln36_108_fu_930_p1 = select_ln296_108_fu_924_p3;

assign bitcast_ln36_109_fu_944_p1 = select_ln296_109_fu_938_p3;

assign bitcast_ln36_110_fu_958_p1 = select_ln296_110_fu_952_p3;

assign bitcast_ln36_111_fu_972_p1 = select_ln296_111_fu_966_p3;

assign bitcast_ln36_112_fu_986_p1 = select_ln296_112_fu_980_p3;

assign bitcast_ln36_fu_888_p1 = select_ln296_fu_882_p3;

assign cBuffer_address0 = cBuffer_addr_reg_1234_pp0_iter15_reg;

assign cBuffer_address1 = add115_cast_fu_645_p1;

assign cBuffer_ce0 = cBuffer_ce0_local;

assign cBuffer_ce1 = cBuffer_ce1_local;

assign cBuffer_d0 = tmp_252_fu_990_p9;

assign cBuffer_we0 = cBuffer_we0_local;

assign cPrev_2_fu_765_p3 = ((cmp111[0:0] == 1'b1) ? 256'd0 : cBuffer_q1);

assign empty_236_fu_467_p1 = select_ln64_16_fu_460_p3[3:0];

assign empty_fu_650_p1 = select_ln64_reg_1095_pp0_iter6_reg[5:0];

assign grp_fu_285_p0 = trunc_ln170_18_reg_1285;

assign grp_fu_289_p0 = tmp_239_reg_1295;

assign grp_fu_293_p0 = tmp_241_reg_1305;

assign grp_fu_297_p0 = tmp_243_reg_1315;

assign grp_fu_301_p0 = tmp_245_reg_1325;

assign grp_fu_305_p0 = tmp_247_reg_1335;

assign grp_fu_309_p0 = tmp_249_reg_1345;

assign grp_fu_313_p0 = tmp_251_reg_1355;

assign grp_fu_317_p1 = trunc_ln170_reg_1142;

assign grp_fu_321_p1 = tmp_s_reg_1147;

assign grp_fu_325_p1 = tmp_240_reg_1152;

assign grp_fu_329_p1 = tmp_242_reg_1157;

assign grp_fu_333_p1 = tmp_244_reg_1162;

assign grp_fu_337_p1 = tmp_246_reg_1167;

assign grp_fu_341_p1 = tmp_248_reg_1172;

assign grp_fu_345_p1 = tmp_250_reg_1177;

assign icmp_ln64_fu_367_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln67_fu_387_p2 = ((m1_fu_154 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_401_p2 = ((select_ln64_fu_393_p3 > 7'd21) ? 1'b1 : 1'b0);

assign icmp_ln83_fu_417_p2 = ((tmp_fu_407_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_434_p2 = ((select_ln64_fu_393_p3 == 7'd22) ? 1'b1 : 1'b0);

assign inBoundsM_120_fu_676_p2 = ((or_ln_fu_667_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsM_121_fu_690_p2 = ((or_ln125_s_fu_681_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsM_122_fu_704_p2 = ((or_ln125_68_fu_695_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsM_123_fu_718_p2 = ((or_ln125_69_fu_709_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsM_124_fu_732_p2 = ((or_ln125_70_fu_723_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsM_125_fu_746_p2 = ((or_ln125_71_fu_737_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsM_126_fu_760_p2 = ((or_ln125_72_fu_751_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsM_fu_662_p2 = ((add7_fu_653_p4 < size_m) ? 1'b1 : 1'b0);

assign inBoundsN_fu_507_p2 = ((add106_cast_fu_503_p1 < size_n) ? 1'b1 : 1'b0);

assign inBounds_120_fu_892_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_120_reg_1245_pp0_iter15_reg);

assign inBounds_121_fu_906_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_121_reg_1250_pp0_iter15_reg);

assign inBounds_122_fu_920_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_122_reg_1255_pp0_iter15_reg);

assign inBounds_123_fu_934_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_123_reg_1260_pp0_iter15_reg);

assign inBounds_124_fu_948_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_124_reg_1265_pp0_iter15_reg);

assign inBounds_125_fu_962_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_125_reg_1270_pp0_iter15_reg);

assign inBounds_126_fu_976_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_126_reg_1275_pp0_iter15_reg);

assign inBounds_fu_878_p2 = (inBoundsN_reg_1125_pp0_iter15_reg & inBoundsM_reg_1240_pp0_iter15_reg);

assign mul10_fu_629_p3 = {{empty_236_reg_1115_pp0_iter6_reg}, {6'd0}};

assign or_ln125_68_fu_695_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd3}};

assign or_ln125_69_fu_709_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd4}};

assign or_ln125_70_fu_723_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd5}};

assign or_ln125_71_fu_737_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd6}};

assign or_ln125_72_fu_751_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd7}};

assign or_ln125_s_fu_681_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd2}};

assign or_ln_fu_667_p4 = {{{m0}, {empty_fu_650_p1}}, {3'd1}};

assign select_ln296_106_fu_896_p3 = ((inBounds_120_fu_892_p2[0:0] == 1'b1) ? res_394_reg_1413 : bitcast_ln32_244_reg_1366_pp0_iter15_reg);

assign select_ln296_107_fu_910_p3 = ((inBounds_121_fu_906_p2[0:0] == 1'b1) ? res_396_reg_1418 : bitcast_ln32_246_reg_1372_pp0_iter15_reg);

assign select_ln296_108_fu_924_p3 = ((inBounds_122_fu_920_p2[0:0] == 1'b1) ? res_398_reg_1423 : bitcast_ln32_248_reg_1378_pp0_iter15_reg);

assign select_ln296_109_fu_938_p3 = ((inBounds_123_fu_934_p2[0:0] == 1'b1) ? res_400_reg_1428 : bitcast_ln32_250_reg_1384_pp0_iter15_reg);

assign select_ln296_110_fu_952_p3 = ((inBounds_124_fu_948_p2[0:0] == 1'b1) ? res_402_reg_1433 : bitcast_ln32_252_reg_1390_pp0_iter15_reg);

assign select_ln296_111_fu_966_p3 = ((inBounds_125_fu_962_p2[0:0] == 1'b1) ? res_404_reg_1438 : bitcast_ln32_254_reg_1396_pp0_iter15_reg);

assign select_ln296_112_fu_980_p3 = ((inBounds_126_fu_976_p2[0:0] == 1'b1) ? res_406_reg_1443 : bitcast_ln32_256_reg_1402_pp0_iter15_reg);

assign select_ln296_fu_882_p3 = ((inBounds_fu_878_p2[0:0] == 1'b1) ? res_reg_1408 : bitcast_ln32_242_reg_1360_pp0_iter15_reg);

assign select_ln64_16_fu_460_p3 = ((icmp_ln67_reg_1090[0:0] == 1'b1) ? add_ln64_16_fu_454_p2 : n1_fu_158);

assign select_ln64_fu_393_p3 = ((icmp_ln67_fu_387_p2[0:0] == 1'b1) ? 7'd0 : m1_fu_154);

assign tmp_252_fu_990_p9 = {{{{{{{{bitcast_ln36_112_fu_986_p1}, {bitcast_ln36_111_fu_972_p1}}, {bitcast_ln36_110_fu_958_p1}}, {bitcast_ln36_109_fu_944_p1}}, {bitcast_ln36_108_fu_930_p1}}, {bitcast_ln36_107_fu_916_p1}}, {bitcast_ln36_106_fu_902_p1}}, {bitcast_ln36_fu_888_p1}};

assign tmp_fu_407_p4 = {{select_ln64_fu_393_p3[6:5]}};

assign trunc_ln170_18_fu_772_p1 = cPrev_2_fu_765_p3[31:0];

assign trunc_ln170_fu_512_p1 = bPipes_22_dout[31:0];

assign zext_ln64_fu_486_p1 = select_ln64_16_reg_1109;

assign zext_ln67_fu_636_p1 = select_ln64_reg_1095_pp0_iter6_reg;

endmodule //MatrixMultiplicationKernel_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M
