/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 200 176)
	(text "arb" (rect 5 0 23 14)(font "Arial" (font_size 8)))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "FPGA_CLK" (rect 0 0 63 14)(font "Arial" (font_size 8)))
		(text "FPGA_CLK" (rect 21 27 84 41)(font "Arial" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "RD" (rect 0 0 16 14)(font "Arial" (font_size 8)))
		(text "RD" (rect 21 43 37 57)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "AB[2..0]" (rect 0 0 46 14)(font "Arial" (font_size 8)))
		(text "AB[2..0]" (rect 21 59 67 73)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "FPGA_CS" (rect 0 0 56 14)(font "Arial" (font_size 8)))
		(text "FPGA_CS" (rect 21 75 77 89)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "WR" (rect 0 0 20 14)(font "Arial" (font_size 8)))
		(text "WR" (rect 21 91 41 105)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 184 32)
		(output)
		(text "CPLD_CLK" (rect 0 0 61 14)(font "Arial" (font_size 8)))
		(text "CPLD_CLK" (rect 102 27 163 41)(font "Arial" (font_size 8)))
		(line (pt 184 32)(pt 168 32))
	)
	(port
		(pt 184 64)
		(output)
		(text "LED_FPGA" (rect 0 0 62 14)(font "Arial" (font_size 8)))
		(text "LED_FPGA" (rect 101 59 163 73)(font "Arial" (font_size 8)))
		(line (pt 184 64)(pt 168 64))
	)
	(port
		(pt 184 80)
		(output)
		(text "ARB_D[7..0]" (rect 0 0 69 14)(font "Arial" (font_size 8)))
		(text "ARB_D[7..0]" (rect 94 75 163 89)(font "Arial" (font_size 8)))
		(line (pt 184 80)(pt 168 80)(line_width 3))
	)
	(port
		(pt 184 96)
		(output)
		(text "ARB_CLK" (rect 0 0 56 14)(font "Arial" (font_size 8)))
		(text "ARB_CLK" (rect 107 91 163 105)(font "Arial" (font_size 8)))
		(line (pt 184 96)(pt 168 96))
	)
	(port
		(pt 184 112)
		(output)
		(text "IO[0]" (rect 0 0 25 14)(font "Arial" (font_size 8)))
		(text "IO[0]" (rect 138 107 163 121)(font "Arial" (font_size 8)))
		(line (pt 184 112)(pt 168 112))
	)
	(port
		(pt 184 48)
		(bidir)
		(text "DB[15..0]" (rect 0 0 51 14)(font "Arial" (font_size 8)))
		(text "DB[15..0]" (rect 112 43 163 57)(font "Arial" (font_size 8)))
		(line (pt 184 48)(pt 168 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 168 144))
	)
)
