
Embedded-C-Assignment-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c90  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08009e20  08009e20  00019e20  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a264  0800a264  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a264  0800a264  0001a264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a26c  0800a26c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a26c  0800a26c  0001a26c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a270  0800a270  0001a270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a274  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000808  200001dc  0800a450  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009e4  0800a450  000209e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d297  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034aa  00000000  00000000  0003d4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a10  00000000  00000000  00040950  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018b8  00000000  00000000  00042360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002abe5  00000000  00000000  00043c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d000  00000000  00000000  0006e7fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00107fa3  00000000  00000000  0008b7fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001937a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008300  00000000  00000000  001937f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e08 	.word	0x08009e08

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08009e08 	.word	0x08009e08

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <find_max>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t find_max(uint16_t arr[], uint8_t size)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	460b      	mov	r3, r1
 8000f56:	70fb      	strb	r3, [r7, #3]
	int max = arr[0];
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	881b      	ldrh	r3, [r3, #0]
 8000f5c:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < size; i++){
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	e011      	b.n	8000f88 <find_max+0x3c>
		if(arr[i] > max){
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	005b      	lsls	r3, r3, #1
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	4413      	add	r3, r2
 8000f6c:	881b      	ldrh	r3, [r3, #0]
 8000f6e:	461a      	mov	r2, r3
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	4293      	cmp	r3, r2
 8000f74:	da05      	bge.n	8000f82 <find_max+0x36>
			max = arr[i];
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	881b      	ldrh	r3, [r3, #0]
 8000f80:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < size; i++){
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	3301      	adds	r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	68ba      	ldr	r2, [r7, #8]
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	dbe9      	blt.n	8000f64 <find_max+0x18>
		}
	}
	return max;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	b29b      	uxth	r3, r3
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <find_min>:

uint16_t find_min(uint16_t arr[], uint8_t size)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	70fb      	strb	r3, [r7, #3]
	int min = arr[0];
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < size; i++){
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	e011      	b.n	8000fdc <find_min+0x3c>
		if(arr[i] < min){
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	687a      	ldr	r2, [r7, #4]
 8000fbe:	4413      	add	r3, r2
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	dd05      	ble.n	8000fd6 <find_min+0x36>
			min = arr[i];
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	4413      	add	r3, r2
 8000fd2:	881b      	ldrh	r3, [r3, #0]
 8000fd4:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < size; i++){
 8000fd6:	68bb      	ldr	r3, [r7, #8]
 8000fd8:	3301      	adds	r3, #1
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	68ba      	ldr	r2, [r7, #8]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	dbe9      	blt.n	8000fb8 <find_min+0x18>
		}
	}
	return min;
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	b29b      	uxth	r3, r3
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3714      	adds	r7, #20
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr
 8000ff4:	0000      	movs	r0, r0
	...

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	b0a8      	sub	sp, #160	; 0xa0
 8000ffc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffe:	f001 f8d0 	bl	80021a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001002:	f000 f8ad 	bl	8001160 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001006:	f000 f90d 	bl	8001224 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100a:	f000 fb17 	bl	800163c <MX_GPIO_Init>
  MX_DFSDM1_Init();
 800100e:	f000 f9ad 	bl	800136c <MX_DFSDM1_Init>
  MX_I2C2_Init();
 8001012:	f000 f9e3 	bl	80013dc <MX_I2C2_Init>
  MX_QUADSPI_Init();
 8001016:	f000 fa1f 	bl	8001458 <MX_QUADSPI_Init>
  MX_SPI3_Init();
 800101a:	f000 fa43 	bl	80014a4 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800101e:	f000 fa7f 	bl	8001520 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001022:	f000 faad 	bl	8001580 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001026:	f000 fadb 	bl	80015e0 <MX_USB_OTG_FS_PCD_Init>
  MX_ADC1_Init();
 800102a:	f000 f929 	bl	8001280 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800102e:	217f      	movs	r1, #127	; 0x7f
 8001030:	4847      	ldr	r0, [pc, #284]	; (8001150 <main+0x158>)
 8001032:	f002 fb77 	bl	8003724 <HAL_ADCEx_Calibration_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_TogglePin(LED3_WIFI__LED4_BLE_GPIO_Port, LED3_WIFI__LED4_BLE_Pin);
 8001036:	f44f 7100 	mov.w	r1, #512	; 0x200
 800103a:	4846      	ldr	r0, [pc, #280]	; (8001154 <main+0x15c>)
 800103c:	f003 f862 	bl	8004104 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 8001040:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001044:	f001 f922 	bl	800228c <HAL_Delay>

	uint16_t value[12];
	uint16_t value_sum = 0;
 8001048:	2300      	movs	r3, #0
 800104a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e

	// Poll 12 times
	for(int i = 0; i < 12; i++)
 800104e:	2300      	movs	r3, #0
 8001050:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001054:	e023      	b.n	800109e <main+0xa6>
	{
		// ADC start conversion
		HAL_ADC_Start(&hadc1);
 8001056:	483e      	ldr	r0, [pc, #248]	; (8001150 <main+0x158>)
 8001058:	f001 fc9c 	bl	8002994 <HAL_ADC_Start>
		// Poll for results, timeout is 10 us
		HAL_ADC_PollForConversion(&hadc1, 10);
 800105c:	210a      	movs	r1, #10
 800105e:	483c      	ldr	r0, [pc, #240]	; (8001150 <main+0x158>)
 8001060:	f001 fd52 	bl	8002b08 <HAL_ADC_PollForConversion>
		value[i] = HAL_ADC_GetValue(&hadc1);
 8001064:	483a      	ldr	r0, [pc, #232]	; (8001150 <main+0x158>)
 8001066:	f001 fe27 	bl	8002cb8 <HAL_ADC_GetValue>
 800106a:	4603      	mov	r3, r0
 800106c:	b29a      	uxth	r2, r3
 800106e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	3390      	adds	r3, #144	; 0x90
 8001076:	443b      	add	r3, r7
 8001078:	f823 2c28 	strh.w	r2, [r3, #-40]
		value_sum += value[i];
 800107c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	3390      	adds	r3, #144	; 0x90
 8001084:	443b      	add	r3, r7
 8001086:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 800108a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800108e:	4413      	add	r3, r2
 8001090:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	for(int i = 0; i < 12; i++)
 8001094:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001098:	3301      	adds	r3, #1
 800109a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800109e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80010a2:	2b0b      	cmp	r3, #11
 80010a4:	ddd7      	ble.n	8001056 <main+0x5e>
	}

	// Sum of value array minus the max and min value
	float value_avg = (float)(value_sum - find_max(value, 12) - find_min(value, 12)) / 10;
 80010a6:	f8b7 408e 	ldrh.w	r4, [r7, #142]	; 0x8e
 80010aa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010ae:	210c      	movs	r1, #12
 80010b0:	4618      	mov	r0, r3
 80010b2:	f7ff ff4b 	bl	8000f4c <find_max>
 80010b6:	4603      	mov	r3, r0
 80010b8:	1ae4      	subs	r4, r4, r3
 80010ba:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010be:	210c      	movs	r1, #12
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff6d 	bl	8000fa0 <find_min>
 80010c6:	4603      	mov	r3, r0
 80010c8:	1ae3      	subs	r3, r4, r3
 80010ca:	ee07 3a90 	vmov	s15, r3
 80010ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010d2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80010d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010da:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84

	float voltage = value_avg * (3.3 / 4096);
 80010de:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 80010e2:	f7ff fa31 	bl	8000548 <__aeabi_f2d>
 80010e6:	a318      	add	r3, pc, #96	; (adr r3, 8001148 <main+0x150>)
 80010e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ec:	f7ff fa84 	bl	80005f8 <__aeabi_dmul>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	4610      	mov	r0, r2
 80010f6:	4619      	mov	r1, r3
 80010f8:	f7ff fd56 	bl	8000ba8 <__aeabi_d2f>
 80010fc:	4603      	mov	r3, r0
 80010fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	// Send value to console
	char buf[100];
    snprintf(buf, sizeof(buf), "ARD-A0: raw: %f, volts: %f\r\n", value_avg, voltage);
 8001102:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001106:	f7ff fa1f 	bl	8000548 <__aeabi_f2d>
 800110a:	4604      	mov	r4, r0
 800110c:	460d      	mov	r5, r1
 800110e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001112:	f7ff fa19 	bl	8000548 <__aeabi_f2d>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	1d38      	adds	r0, r7, #4
 800111c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001120:	e9cd 4500 	strd	r4, r5, [sp]
 8001124:	4a0c      	ldr	r2, [pc, #48]	; (8001158 <main+0x160>)
 8001126:	2164      	movs	r1, #100	; 0x64
 8001128:	f006 fbe2 	bl	80078f0 <sniprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 1000);
 800112c:	1d3b      	adds	r3, r7, #4
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff f84e 	bl	80001d0 <strlen>
 8001134:	4603      	mov	r3, r0
 8001136:	b29a      	uxth	r2, r3
 8001138:	1d39      	adds	r1, r7, #4
 800113a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800113e:	4807      	ldr	r0, [pc, #28]	; (800115c <main+0x164>)
 8001140:	f004 ff89 	bl	8006056 <HAL_UART_Transmit>
  {
 8001144:	e777      	b.n	8001036 <main+0x3e>
 8001146:	bf00      	nop
 8001148:	66666666 	.word	0x66666666
 800114c:	3f4a6666 	.word	0x3f4a6666
 8001150:	200001f8 	.word	0x200001f8
 8001154:	48000800 	.word	0x48000800
 8001158:	08009e20 	.word	0x08009e20
 800115c:	20000390 	.word	0x20000390

08001160 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b096      	sub	sp, #88	; 0x58
 8001164:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	2244      	movs	r2, #68	; 0x44
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f005 ff4c 	bl	800700c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001174:	463b      	mov	r3, r7
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
 800117a:	605a      	str	r2, [r3, #4]
 800117c:	609a      	str	r2, [r3, #8]
 800117e:	60da      	str	r2, [r3, #12]
 8001180:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001182:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001186:	f003 fa87 	bl	8004698 <HAL_PWREx_ControlVoltageScaling>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001190:	f000 fbbe 	bl	8001910 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001194:	f003 fa62 	bl	800465c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001198:	4b21      	ldr	r3, [pc, #132]	; (8001220 <SystemClock_Config+0xc0>)
 800119a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800119e:	4a20      	ldr	r2, [pc, #128]	; (8001220 <SystemClock_Config+0xc0>)
 80011a0:	f023 0318 	bic.w	r3, r3, #24
 80011a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80011a8:	2314      	movs	r3, #20
 80011aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80011ac:	2301      	movs	r3, #1
 80011ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011b0:	2301      	movs	r3, #1
 80011b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011b8:	2360      	movs	r3, #96	; 0x60
 80011ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011bc:	2302      	movs	r3, #2
 80011be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80011c0:	2301      	movs	r3, #1
 80011c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011c4:	2301      	movs	r3, #1
 80011c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80011c8:	2328      	movs	r3, #40	; 0x28
 80011ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80011cc:	2307      	movs	r3, #7
 80011ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011d0:	2302      	movs	r3, #2
 80011d2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011d4:	2302      	movs	r3, #2
 80011d6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4618      	mov	r0, r3
 80011de:	f003 fb7d 	bl	80048dc <HAL_RCC_OscConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80011e8:	f000 fb92 	bl	8001910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ec:	230f      	movs	r3, #15
 80011ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f0:	2303      	movs	r3, #3
 80011f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fc:	2300      	movs	r3, #0
 80011fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	2104      	movs	r1, #4
 8001204:	4618      	mov	r0, r3
 8001206:	f003 ff45 	bl	8005094 <HAL_RCC_ClockConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001210:	f000 fb7e 	bl	8001910 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001214:	f004 fc4c 	bl	8005ab0 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001218:	bf00      	nop
 800121a:	3758      	adds	r7, #88	; 0x58
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	40021000 	.word	0x40021000

08001224 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b0a2      	sub	sp, #136	; 0x88
 8001228:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800122a:	463b      	mov	r3, r7
 800122c:	2288      	movs	r2, #136	; 0x88
 800122e:	2100      	movs	r1, #0
 8001230:	4618      	mov	r0, r3
 8001232:	f005 feeb 	bl	800700c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8001236:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800123a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800123c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001240:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001242:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001246:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001248:	2301      	movs	r3, #1
 800124a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800124c:	2301      	movs	r3, #1
 800124e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001250:	2318      	movs	r3, #24
 8001252:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001254:	2307      	movs	r3, #7
 8001256:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001258:	2302      	movs	r3, #2
 800125a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800125c:	2302      	movs	r3, #2
 800125e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8001260:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8001264:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001266:	463b      	mov	r3, r7
 8001268:	4618      	mov	r0, r3
 800126a:	f004 f937 	bl	80054dc <HAL_RCCEx_PeriphCLKConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 8001274:	f000 fb4c 	bl	8001910 <Error_Handler>
  }
}
 8001278:	bf00      	nop
 800127a:	3788      	adds	r7, #136	; 0x88
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}

08001280 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08a      	sub	sp, #40	; 0x28
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	2200      	movs	r2, #0
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	605a      	str	r2, [r3, #4]
 800129a:	609a      	str	r2, [r3, #8]
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	611a      	str	r2, [r3, #16]
 80012a0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012a2:	4b2f      	ldr	r3, [pc, #188]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012a4:	4a2f      	ldr	r2, [pc, #188]	; (8001364 <MX_ADC1_Init+0xe4>)
 80012a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80012a8:	4b2d      	ldr	r3, [pc, #180]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012ae:	4b2c      	ldr	r3, [pc, #176]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012b4:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012ba:	4b29      	ldr	r3, [pc, #164]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012bc:	2200      	movs	r2, #0
 80012be:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c0:	4b27      	ldr	r3, [pc, #156]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012c2:	2204      	movs	r2, #4
 80012c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012c6:	4b26      	ldr	r3, [pc, #152]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012cc:	4b24      	ldr	r3, [pc, #144]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80012d2:	4b23      	ldr	r3, [pc, #140]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012d8:	4b21      	ldr	r3, [pc, #132]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e0:	4b1f      	ldr	r3, [pc, #124]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012e6:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012ec:	4b1c      	ldr	r3, [pc, #112]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012f4:	4b1a      	ldr	r3, [pc, #104]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80012fa:	4b19      	ldr	r3, [pc, #100]	; (8001360 <MX_ADC1_Init+0xe0>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001302:	4817      	ldr	r0, [pc, #92]	; (8001360 <MX_ADC1_Init+0xe0>)
 8001304:	f001 f9f0 	bl	80026e8 <HAL_ADC_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800130e:	f000 faff 	bl	8001910 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001312:	2300      	movs	r3, #0
 8001314:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001316:	f107 031c 	add.w	r3, r7, #28
 800131a:	4619      	mov	r1, r3
 800131c:	4810      	ldr	r0, [pc, #64]	; (8001360 <MX_ADC1_Init+0xe0>)
 800131e:	f002 fa61 	bl	80037e4 <HAL_ADCEx_MultiModeConfigChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001328:	f000 faf2 	bl	8001910 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800132c:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <MX_ADC1_Init+0xe8>)
 800132e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001330:	2306      	movs	r3, #6
 8001332:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001334:	2300      	movs	r3, #0
 8001336:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001338:	237f      	movs	r3, #127	; 0x7f
 800133a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800133c:	2304      	movs	r3, #4
 800133e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001340:	2300      	movs	r3, #0
 8001342:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	4619      	mov	r1, r3
 8001348:	4805      	ldr	r0, [pc, #20]	; (8001360 <MX_ADC1_Init+0xe0>)
 800134a:	f001 fcc3 	bl	8002cd4 <HAL_ADC_ConfigChannel>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8001354:	f000 fadc 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	3728      	adds	r7, #40	; 0x28
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200001f8 	.word	0x200001f8
 8001364:	50040000 	.word	0x50040000
 8001368:	3ac04000 	.word	0x3ac04000

0800136c <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8001370:	4b18      	ldr	r3, [pc, #96]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 8001372:	4a19      	ldr	r2, [pc, #100]	; (80013d8 <MX_DFSDM1_Init+0x6c>)
 8001374:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8001376:	4b17      	ldr	r3, [pc, #92]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 8001378:	2201      	movs	r2, #1
 800137a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800137c:	4b15      	ldr	r3, [pc, #84]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 2;
 8001382:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 8001384:	2202      	movs	r2, #2
 8001386:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001388:	4b12      	ldr	r3, [pc, #72]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800138e:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8001394:	4b0f      	ldr	r3, [pc, #60]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 8001396:	f44f 7280 	mov.w	r2, #256	; 0x100
 800139a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800139c:	4b0d      	ldr	r3, [pc, #52]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 800139e:	2200      	movs	r2, #0
 80013a0:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80013a2:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 80013a4:	2204      	movs	r2, #4
 80013a6:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80013a8:	4b0a      	ldr	r3, [pc, #40]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 80013b0:	2201      	movs	r2, #1
 80013b2:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 80013b4:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 80013bc:	2200      	movs	r2, #0
 80013be:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80013c0:	4804      	ldr	r0, [pc, #16]	; (80013d4 <MX_DFSDM1_Init+0x68>)
 80013c2:	f002 fbd1 	bl	8003b68 <HAL_DFSDM_ChannelInit>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_DFSDM1_Init+0x64>
  {
    Error_Handler();
 80013cc:	f000 faa0 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	bd80      	pop	{r7, pc}
 80013d4:	2000025c 	.word	0x2000025c
 80013d8:	40016020 	.word	0x40016020

080013dc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <MX_I2C2_Init+0x74>)
 80013e2:	4a1c      	ldr	r2, [pc, #112]	; (8001454 <MX_I2C2_Init+0x78>)
 80013e4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <MX_I2C2_Init+0x74>)
 80013e8:	f640 6214 	movw	r2, #3604	; 0xe14
 80013ec:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80013ee:	4b18      	ldr	r3, [pc, #96]	; (8001450 <MX_I2C2_Init+0x74>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f4:	4b16      	ldr	r3, [pc, #88]	; (8001450 <MX_I2C2_Init+0x74>)
 80013f6:	2201      	movs	r2, #1
 80013f8:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013fa:	4b15      	ldr	r3, [pc, #84]	; (8001450 <MX_I2C2_Init+0x74>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001400:	4b13      	ldr	r3, [pc, #76]	; (8001450 <MX_I2C2_Init+0x74>)
 8001402:	2200      	movs	r2, #0
 8001404:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001406:	4b12      	ldr	r3, [pc, #72]	; (8001450 <MX_I2C2_Init+0x74>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800140c:	4b10      	ldr	r3, [pc, #64]	; (8001450 <MX_I2C2_Init+0x74>)
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001412:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <MX_I2C2_Init+0x74>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001418:	480d      	ldr	r0, [pc, #52]	; (8001450 <MX_I2C2_Init+0x74>)
 800141a:	f002 feb0 	bl	800417e <HAL_I2C_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001424:	f000 fa74 	bl	8001910 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001428:	2100      	movs	r1, #0
 800142a:	4809      	ldr	r0, [pc, #36]	; (8001450 <MX_I2C2_Init+0x74>)
 800142c:	f002 ff36 	bl	800429c <HAL_I2CEx_ConfigAnalogFilter>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001436:	f000 fa6b 	bl	8001910 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800143a:	2100      	movs	r1, #0
 800143c:	4804      	ldr	r0, [pc, #16]	; (8001450 <MX_I2C2_Init+0x74>)
 800143e:	f002 ff78 	bl	8004332 <HAL_I2CEx_ConfigDigitalFilter>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001448:	f000 fa62 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800144c:	bf00      	nop
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000294 	.word	0x20000294
 8001454:	40005800 	.word	0x40005800

08001458 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800145c:	4b0f      	ldr	r3, [pc, #60]	; (800149c <MX_QUADSPI_Init+0x44>)
 800145e:	4a10      	ldr	r2, [pc, #64]	; (80014a0 <MX_QUADSPI_Init+0x48>)
 8001460:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <MX_QUADSPI_Init+0x44>)
 8001464:	2202      	movs	r2, #2
 8001466:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8001468:	4b0c      	ldr	r3, [pc, #48]	; (800149c <MX_QUADSPI_Init+0x44>)
 800146a:	2204      	movs	r2, #4
 800146c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800146e:	4b0b      	ldr	r3, [pc, #44]	; (800149c <MX_QUADSPI_Init+0x44>)
 8001470:	2210      	movs	r2, #16
 8001472:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <MX_QUADSPI_Init+0x44>)
 8001476:	2217      	movs	r2, #23
 8001478:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800147a:	4b08      	ldr	r3, [pc, #32]	; (800149c <MX_QUADSPI_Init+0x44>)
 800147c:	2200      	movs	r2, #0
 800147e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001480:	4b06      	ldr	r3, [pc, #24]	; (800149c <MX_QUADSPI_Init+0x44>)
 8001482:	2200      	movs	r2, #0
 8001484:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001486:	4805      	ldr	r0, [pc, #20]	; (800149c <MX_QUADSPI_Init+0x44>)
 8001488:	f003 f96c 	bl	8004764 <HAL_QSPI_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001492:	f000 fa3d 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	200002e8 	.word	0x200002e8
 80014a0:	a0001000 	.word	0xa0001000

080014a4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	; (8001518 <MX_SPI3_Init+0x74>)
 80014aa:	4a1c      	ldr	r2, [pc, #112]	; (800151c <MX_SPI3_Init+0x78>)
 80014ac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	; (8001518 <MX_SPI3_Init+0x74>)
 80014b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014b4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80014b6:	4b18      	ldr	r3, [pc, #96]	; (8001518 <MX_SPI3_Init+0x74>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 80014bc:	4b16      	ldr	r3, [pc, #88]	; (8001518 <MX_SPI3_Init+0x74>)
 80014be:	f44f 7240 	mov.w	r2, #768	; 0x300
 80014c2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014c4:	4b14      	ldr	r3, [pc, #80]	; (8001518 <MX_SPI3_Init+0x74>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014ca:	4b13      	ldr	r3, [pc, #76]	; (8001518 <MX_SPI3_Init+0x74>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80014d0:	4b11      	ldr	r3, [pc, #68]	; (8001518 <MX_SPI3_Init+0x74>)
 80014d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014d6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80014d8:	4b0f      	ldr	r3, [pc, #60]	; (8001518 <MX_SPI3_Init+0x74>)
 80014da:	2200      	movs	r2, #0
 80014dc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014de:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <MX_SPI3_Init+0x74>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80014e4:	4b0c      	ldr	r3, [pc, #48]	; (8001518 <MX_SPI3_Init+0x74>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014ea:	4b0b      	ldr	r3, [pc, #44]	; (8001518 <MX_SPI3_Init+0x74>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80014f0:	4b09      	ldr	r3, [pc, #36]	; (8001518 <MX_SPI3_Init+0x74>)
 80014f2:	2207      	movs	r2, #7
 80014f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80014f6:	4b08      	ldr	r3, [pc, #32]	; (8001518 <MX_SPI3_Init+0x74>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80014fc:	4b06      	ldr	r3, [pc, #24]	; (8001518 <MX_SPI3_Init+0x74>)
 80014fe:	2208      	movs	r2, #8
 8001500:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <MX_SPI3_Init+0x74>)
 8001504:	f004 fcb6 	bl	8005e74 <HAL_SPI_Init>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800150e:	f000 f9ff 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001512:	bf00      	nop
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	2000032c 	.word	0x2000032c
 800151c:	40003c00 	.word	0x40003c00

08001520 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001524:	4b14      	ldr	r3, [pc, #80]	; (8001578 <MX_USART1_UART_Init+0x58>)
 8001526:	4a15      	ldr	r2, [pc, #84]	; (800157c <MX_USART1_UART_Init+0x5c>)
 8001528:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800152a:	4b13      	ldr	r3, [pc, #76]	; (8001578 <MX_USART1_UART_Init+0x58>)
 800152c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001530:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001532:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_USART1_UART_Init+0x58>)
 8001534:	2200      	movs	r2, #0
 8001536:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001538:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <MX_USART1_UART_Init+0x58>)
 800153a:	2200      	movs	r2, #0
 800153c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800153e:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <MX_USART1_UART_Init+0x58>)
 8001540:	2200      	movs	r2, #0
 8001542:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001544:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_USART1_UART_Init+0x58>)
 8001546:	220c      	movs	r2, #12
 8001548:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154a:	4b0b      	ldr	r3, [pc, #44]	; (8001578 <MX_USART1_UART_Init+0x58>)
 800154c:	2200      	movs	r2, #0
 800154e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001550:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_USART1_UART_Init+0x58>)
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001556:	4b08      	ldr	r3, [pc, #32]	; (8001578 <MX_USART1_UART_Init+0x58>)
 8001558:	2200      	movs	r2, #0
 800155a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800155c:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_USART1_UART_Init+0x58>)
 800155e:	2200      	movs	r2, #0
 8001560:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_USART1_UART_Init+0x58>)
 8001564:	f004 fd29 	bl	8005fba <HAL_UART_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800156e:	f000 f9cf 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	20000390 	.word	0x20000390
 800157c:	40013800 	.word	0x40013800

08001580 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001584:	4b14      	ldr	r3, [pc, #80]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 8001586:	4a15      	ldr	r2, [pc, #84]	; (80015dc <MX_USART3_UART_Init+0x5c>)
 8001588:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800158a:	4b13      	ldr	r3, [pc, #76]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 800158c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001590:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001592:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001598:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800159e:	4b0e      	ldr	r3, [pc, #56]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015a4:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015a6:	220c      	movs	r2, #12
 80015a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015aa:	4b0b      	ldr	r3, [pc, #44]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015b0:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015b6:	4b08      	ldr	r3, [pc, #32]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015bc:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015be:	2200      	movs	r2, #0
 80015c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015c2:	4805      	ldr	r0, [pc, #20]	; (80015d8 <MX_USART3_UART_Init+0x58>)
 80015c4:	f004 fcf9 	bl	8005fba <HAL_UART_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80015ce:	f000 f99f 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000414 	.word	0x20000414
 80015dc:	40004800 	.word	0x40004800

080015e0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015e4:	4b14      	ldr	r3, [pc, #80]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80015ea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80015ec:	4b12      	ldr	r3, [pc, #72]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ee:	2206      	movs	r2, #6
 80015f0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f4:	2202      	movs	r2, #2
 80015f6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015fa:	2202      	movs	r2, #2
 80015fc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80015fe:	4b0e      	ldr	r3, [pc, #56]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001604:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800160a:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800160c:	2200      	movs	r2, #0
 800160e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8001610:	4b09      	ldr	r3, [pc, #36]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001612:	2200      	movs	r2, #0
 8001614:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001616:	4b08      	ldr	r3, [pc, #32]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001618:	2200      	movs	r2, #0
 800161a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800161c:	4b06      	ldr	r3, [pc, #24]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800161e:	2200      	movs	r2, #0
 8001620:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001622:	4805      	ldr	r0, [pc, #20]	; (8001638 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001624:	f002 fed1 	bl	80043ca <HAL_PCD_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800162e:	f000 f96f 	bl	8001910 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	20000498 	.word	0x20000498

0800163c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b08a      	sub	sp, #40	; 0x28
 8001640:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001642:	f107 0314 	add.w	r3, r7, #20
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
 800164a:	605a      	str	r2, [r3, #4]
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	60da      	str	r2, [r3, #12]
 8001650:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001652:	4baa      	ldr	r3, [pc, #680]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001656:	4aa9      	ldr	r2, [pc, #676]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001658:	f043 0310 	orr.w	r3, r3, #16
 800165c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800165e:	4ba7      	ldr	r3, [pc, #668]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001662:	f003 0310 	and.w	r3, r3, #16
 8001666:	613b      	str	r3, [r7, #16]
 8001668:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800166a:	4ba4      	ldr	r3, [pc, #656]	; (80018fc <MX_GPIO_Init+0x2c0>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166e:	4aa3      	ldr	r2, [pc, #652]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001670:	f043 0304 	orr.w	r3, r3, #4
 8001674:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001676:	4ba1      	ldr	r3, [pc, #644]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167a:	f003 0304 	and.w	r3, r3, #4
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001682:	4b9e      	ldr	r3, [pc, #632]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001686:	4a9d      	ldr	r2, [pc, #628]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800168e:	4b9b      	ldr	r3, [pc, #620]	; (80018fc <MX_GPIO_Init+0x2c0>)
 8001690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	60bb      	str	r3, [r7, #8]
 8001698:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800169a:	4b98      	ldr	r3, [pc, #608]	; (80018fc <MX_GPIO_Init+0x2c0>)
 800169c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169e:	4a97      	ldr	r2, [pc, #604]	; (80018fc <MX_GPIO_Init+0x2c0>)
 80016a0:	f043 0302 	orr.w	r3, r3, #2
 80016a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016a6:	4b95      	ldr	r3, [pc, #596]	; (80018fc <MX_GPIO_Init+0x2c0>)
 80016a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016b2:	4b92      	ldr	r3, [pc, #584]	; (80018fc <MX_GPIO_Init+0x2c0>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	4a91      	ldr	r2, [pc, #580]	; (80018fc <MX_GPIO_Init+0x2c0>)
 80016b8:	f043 0308 	orr.w	r3, r3, #8
 80016bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016be:	4b8f      	ldr	r3, [pc, #572]	; (80018fc <MX_GPIO_Init+0x2c0>)
 80016c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c2:	f003 0308 	and.w	r3, r3, #8
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80016ca:	2200      	movs	r2, #0
 80016cc:	f44f 718a 	mov.w	r1, #276	; 0x114
 80016d0:	488b      	ldr	r0, [pc, #556]	; (8001900 <MX_GPIO_Init+0x2c4>)
 80016d2:	f002 fcff 	bl	80040d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80016d6:	2200      	movs	r2, #0
 80016d8:	f248 1104 	movw	r1, #33028	; 0x8104
 80016dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016e0:	f002 fcf8 	bl	80040d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80016e4:	2200      	movs	r2, #0
 80016e6:	f24f 0114 	movw	r1, #61460	; 0xf014
 80016ea:	4886      	ldr	r0, [pc, #536]	; (8001904 <MX_GPIO_Init+0x2c8>)
 80016ec:	f002 fcf2 	bl	80040d4 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 80016f0:	2200      	movs	r2, #0
 80016f2:	f241 0181 	movw	r1, #4225	; 0x1081
 80016f6:	4884      	ldr	r0, [pc, #528]	; (8001908 <MX_GPIO_Init+0x2cc>)
 80016f8:	f002 fcec 	bl	80040d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 80016fc:	2201      	movs	r2, #1
 80016fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001702:	4881      	ldr	r0, [pc, #516]	; (8001908 <MX_GPIO_Init+0x2cc>)
 8001704:	f002 fce6 	bl	80040d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001708:	2200      	movs	r2, #0
 800170a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800170e:	487f      	ldr	r0, [pc, #508]	; (800190c <MX_GPIO_Init+0x2d0>)
 8001710:	f002 fce0 	bl	80040d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001714:	2201      	movs	r2, #1
 8001716:	2120      	movs	r1, #32
 8001718:	487a      	ldr	r0, [pc, #488]	; (8001904 <MX_GPIO_Init+0x2c8>)
 800171a:	f002 fcdb 	bl	80040d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800171e:	2201      	movs	r2, #1
 8001720:	2101      	movs	r1, #1
 8001722:	4877      	ldr	r0, [pc, #476]	; (8001900 <MX_GPIO_Init+0x2c4>)
 8001724:	f002 fcd6 	bl	80040d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001728:	f240 1315 	movw	r3, #277	; 0x115
 800172c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172e:	2301      	movs	r3, #1
 8001730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800173a:	f107 0314 	add.w	r3, r7, #20
 800173e:	4619      	mov	r1, r3
 8001740:	486f      	ldr	r0, [pc, #444]	; (8001900 <MX_GPIO_Init+0x2c4>)
 8001742:	f002 fb1d 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001746:	236a      	movs	r3, #106	; 0x6a
 8001748:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800174a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800174e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	4619      	mov	r1, r3
 800175a:	4869      	ldr	r0, [pc, #420]	; (8001900 <MX_GPIO_Init+0x2c4>)
 800175c:	f002 fb10 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001760:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001764:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001766:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800176a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176c:	2300      	movs	r3, #0
 800176e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001770:	f107 0314 	add.w	r3, r7, #20
 8001774:	4619      	mov	r1, r3
 8001776:	4865      	ldr	r0, [pc, #404]	; (800190c <MX_GPIO_Init+0x2d0>)
 8001778:	f002 fb02 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 800177c:	f248 1304 	movw	r3, #33028	; 0x8104
 8001780:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001782:	2301      	movs	r3, #1
 8001784:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001786:	2300      	movs	r3, #0
 8001788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2300      	movs	r3, #0
 800178c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 0314 	add.w	r3, r7, #20
 8001792:	4619      	mov	r1, r3
 8001794:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001798:	f002 faf2 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 800179c:	2308      	movs	r3, #8
 800179e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	2300      	movs	r3, #0
 80017a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a8:	2300      	movs	r3, #0
 80017aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017ac:	2301      	movs	r3, #1
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	4619      	mov	r1, r3
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ba:	f002 fae1 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80017be:	23e0      	movs	r3, #224	; 0xe0
 80017c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ca:	2303      	movs	r3, #3
 80017cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80017ce:	2305      	movs	r3, #5
 80017d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d2:	f107 0314 	add.w	r3, r7, #20
 80017d6:	4619      	mov	r1, r3
 80017d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017dc:	f002 fad0 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80017e0:	f24f 0334 	movw	r3, #61492	; 0xf034
 80017e4:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e6:	2301      	movs	r3, #1
 80017e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ee:	2300      	movs	r3, #0
 80017f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	f107 0314 	add.w	r3, r7, #20
 80017f6:	4619      	mov	r1, r3
 80017f8:	4842      	ldr	r0, [pc, #264]	; (8001904 <MX_GPIO_Init+0x2c8>)
 80017fa:	f002 fac1 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80017fe:	f64c 4304 	movw	r3, #52228	; 0xcc04
 8001802:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001804:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001808:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	483c      	ldr	r0, [pc, #240]	; (8001908 <MX_GPIO_Init+0x2cc>)
 8001816:	f002 fab3 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800181a:	f243 0381 	movw	r3, #12417	; 0x3081
 800181e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001820:	2301      	movs	r3, #1
 8001822:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001824:	2300      	movs	r3, #0
 8001826:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001828:	2300      	movs	r3, #0
 800182a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800182c:	f107 0314 	add.w	r3, r7, #20
 8001830:	4619      	mov	r1, r3
 8001832:	4835      	ldr	r0, [pc, #212]	; (8001908 <MX_GPIO_Init+0x2cc>)
 8001834:	f002 faa4 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8001838:	f44f 7310 	mov.w	r3, #576	; 0x240
 800183c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183e:	2301      	movs	r3, #1
 8001840:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001846:	2300      	movs	r3, #0
 8001848:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	4619      	mov	r1, r3
 8001850:	482e      	ldr	r0, [pc, #184]	; (800190c <MX_GPIO_Init+0x2d0>)
 8001852:	f002 fa95 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001856:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800185a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800185c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001860:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4619      	mov	r1, r3
 800186c:	4827      	ldr	r0, [pc, #156]	; (800190c <MX_GPIO_Init+0x2d0>)
 800186e:	f002 fa87 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8001872:	2302      	movs	r3, #2
 8001874:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800187e:	2303      	movs	r3, #3
 8001880:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001882:	2305      	movs	r3, #5
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	4619      	mov	r1, r3
 800188c:	481e      	ldr	r0, [pc, #120]	; (8001908 <MX_GPIO_Init+0x2cc>)
 800188e:	f002 fa77 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8001892:	2378      	movs	r3, #120	; 0x78
 8001894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001896:	2302      	movs	r3, #2
 8001898:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800189e:	2303      	movs	r3, #3
 80018a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018a2:	2307      	movs	r3, #7
 80018a4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4816      	ldr	r0, [pc, #88]	; (8001908 <MX_GPIO_Init+0x2cc>)
 80018ae:	f002 fa67 	bl	8003d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80018b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018b8:	2312      	movs	r3, #18
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018bc:	2300      	movs	r3, #0
 80018be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c0:	2303      	movs	r3, #3
 80018c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018c4:	2304      	movs	r3, #4
 80018c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	4619      	mov	r1, r3
 80018ce:	480d      	ldr	r0, [pc, #52]	; (8001904 <MX_GPIO_Init+0x2c8>)
 80018d0:	f002 fa56 	bl	8003d80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80018d4:	2200      	movs	r2, #0
 80018d6:	2100      	movs	r1, #0
 80018d8:	2017      	movs	r0, #23
 80018da:	f002 f90e 	bl	8003afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80018de:	2017      	movs	r0, #23
 80018e0:	f002 f927 	bl	8003b32 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80018e4:	2200      	movs	r2, #0
 80018e6:	2100      	movs	r1, #0
 80018e8:	2028      	movs	r0, #40	; 0x28
 80018ea:	f002 f906 	bl	8003afa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018ee:	2028      	movs	r0, #40	; 0x28
 80018f0:	f002 f91f 	bl	8003b32 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018f4:	bf00      	nop
 80018f6:	3728      	adds	r7, #40	; 0x28
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40021000 	.word	0x40021000
 8001900:	48001000 	.word	0x48001000
 8001904:	48000400 	.word	0x48000400
 8001908:	48000c00 	.word	0x48000c00
 800190c:	48000800 	.word	0x48000800

08001910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001914:	b672      	cpsid	i
}
 8001916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001918:	e7fe      	b.n	8001918 <Error_Handler+0x8>
	...

0800191c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001922:	4b0f      	ldr	r3, [pc, #60]	; (8001960 <HAL_MspInit+0x44>)
 8001924:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001926:	4a0e      	ldr	r2, [pc, #56]	; (8001960 <HAL_MspInit+0x44>)
 8001928:	f043 0301 	orr.w	r3, r3, #1
 800192c:	6613      	str	r3, [r2, #96]	; 0x60
 800192e:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <HAL_MspInit+0x44>)
 8001930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001932:	f003 0301 	and.w	r3, r3, #1
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_MspInit+0x44>)
 800193c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800193e:	4a08      	ldr	r2, [pc, #32]	; (8001960 <HAL_MspInit+0x44>)
 8001940:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001944:	6593      	str	r3, [r2, #88]	; 0x58
 8001946:	4b06      	ldr	r3, [pc, #24]	; (8001960 <HAL_MspInit+0x44>)
 8001948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800194a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001952:	bf00      	nop
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
 800195e:	bf00      	nop
 8001960:	40021000 	.word	0x40021000

08001964 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08c      	sub	sp, #48	; 0x30
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 031c 	add.w	r3, r7, #28
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a2d      	ldr	r2, [pc, #180]	; (8001a38 <HAL_ADC_MspInit+0xd4>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d154      	bne.n	8001a30 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001986:	4b2d      	ldr	r3, [pc, #180]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 8001988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800198a:	4a2c      	ldr	r2, [pc, #176]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 800198c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001990:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001992:	4b2a      	ldr	r3, [pc, #168]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 8001994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001996:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800199a:	61bb      	str	r3, [r7, #24]
 800199c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800199e:	4b27      	ldr	r3, [pc, #156]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a2:	4a26      	ldr	r2, [pc, #152]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019aa:	4b24      	ldr	r3, [pc, #144]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	617b      	str	r3, [r7, #20]
 80019b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b6:	4b21      	ldr	r3, [pc, #132]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ba:	4a20      	ldr	r2, [pc, #128]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019c2:	4b1e      	ldr	r3, [pc, #120]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ce:	4b1b      	ldr	r3, [pc, #108]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019d2:	4a1a      	ldr	r2, [pc, #104]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019d4:	f043 0302 	orr.w	r3, r3, #2
 80019d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019da:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <HAL_ADC_MspInit+0xd8>)
 80019dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN9
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 80019e6:	233f      	movs	r3, #63	; 0x3f
 80019e8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80019ea:	230b      	movs	r3, #11
 80019ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019f2:	f107 031c 	add.w	r3, r7, #28
 80019f6:	4619      	mov	r1, r3
 80019f8:	4811      	ldr	r0, [pc, #68]	; (8001a40 <HAL_ADC_MspInit+0xdc>)
 80019fa:	f002 f9c1 	bl	8003d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D7_Pin;
 80019fe:	2310      	movs	r3, #16
 8001a00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a02:	230b      	movs	r3, #11
 8001a04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001a0a:	f107 031c 	add.w	r3, r7, #28
 8001a0e:	4619      	mov	r1, r3
 8001a10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a14:	f002 f9b4 	bl	8003d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001a1c:	230b      	movs	r3, #11
 8001a1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001a24:	f107 031c 	add.w	r3, r7, #28
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4806      	ldr	r0, [pc, #24]	; (8001a44 <HAL_ADC_MspInit+0xe0>)
 8001a2c:	f002 f9a8 	bl	8003d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a30:	bf00      	nop
 8001a32:	3730      	adds	r7, #48	; 0x30
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	50040000 	.word	0x50040000
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	48000800 	.word	0x48000800
 8001a44:	48000400 	.word	0x48000400

08001a48 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b0ac      	sub	sp, #176	; 0xb0
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a60:	f107 0314 	add.w	r3, r7, #20
 8001a64:	2288      	movs	r2, #136	; 0x88
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f005 facf 	bl	800700c <memset>
  if(DFSDM1_Init == 0)
 8001a6e:	4b25      	ldr	r3, [pc, #148]	; (8001b04 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d142      	bne.n	8001afc <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8001a76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a7a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4618      	mov	r0, r3
 8001a88:	f003 fd28 	bl	80054dc <HAL_RCCEx_PeriphCLKConfig>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 8001a92:	f7ff ff3d 	bl	8001910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001a96:	4b1c      	ldr	r3, [pc, #112]	; (8001b08 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a9a:	4a1b      	ldr	r2, [pc, #108]	; (8001b08 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001a9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aa0:	6613      	str	r3, [r2, #96]	; 0x60
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aa6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001aaa:	613b      	str	r3, [r7, #16]
 8001aac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001aae:	4b16      	ldr	r3, [pc, #88]	; (8001b08 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab2:	4a15      	ldr	r2, [pc, #84]	; (8001b08 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001ab4:	f043 0310 	orr.w	r3, r3, #16
 8001ab8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aba:	4b13      	ldr	r3, [pc, #76]	; (8001b08 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8001abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001abe:	f003 0310 	and.w	r3, r3, #16
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 8001ac6:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001aca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	2300      	movs	r3, #0
 8001adc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001ae0:	2306      	movs	r3, #6
 8001ae2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ae6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001aea:	4619      	mov	r1, r3
 8001aec:	4807      	ldr	r0, [pc, #28]	; (8001b0c <HAL_DFSDM_ChannelMspInit+0xc4>)
 8001aee:	f002 f947 	bl	8003d80 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	3301      	adds	r3, #1
 8001af8:	4a02      	ldr	r2, [pc, #8]	; (8001b04 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8001afa:	6013      	str	r3, [r2, #0]
  }

}
 8001afc:	bf00      	nop
 8001afe:	37b0      	adds	r7, #176	; 0xb0
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	200009a4 	.word	0x200009a4
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	48001000 	.word	0x48001000

08001b10 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b0ac      	sub	sp, #176	; 0xb0
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	2288      	movs	r2, #136	; 0x88
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f005 fa6b 	bl	800700c <memset>
  if(hi2c->Instance==I2C2)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a21      	ldr	r2, [pc, #132]	; (8001bc0 <HAL_I2C_MspInit+0xb0>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d13b      	bne.n	8001bb8 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001b40:	2380      	movs	r3, #128	; 0x80
 8001b42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f003 fcc5 	bl	80054dc <HAL_RCCEx_PeriphCLKConfig>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b58:	f7ff feda 	bl	8001910 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5c:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <HAL_I2C_MspInit+0xb4>)
 8001b5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b60:	4a18      	ldr	r2, [pc, #96]	; (8001bc4 <HAL_I2C_MspInit+0xb4>)
 8001b62:	f043 0302 	orr.w	r3, r3, #2
 8001b66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b68:	4b16      	ldr	r3, [pc, #88]	; (8001bc4 <HAL_I2C_MspInit+0xb4>)
 8001b6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001b74:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b7c:	2312      	movs	r3, #18
 8001b7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b82:	2301      	movs	r3, #1
 8001b84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b8e:	2304      	movs	r3, #4
 8001b90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b94:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b98:	4619      	mov	r1, r3
 8001b9a:	480b      	ldr	r0, [pc, #44]	; (8001bc8 <HAL_I2C_MspInit+0xb8>)
 8001b9c:	f002 f8f0 	bl	8003d80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ba0:	4b08      	ldr	r3, [pc, #32]	; (8001bc4 <HAL_I2C_MspInit+0xb4>)
 8001ba2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ba4:	4a07      	ldr	r2, [pc, #28]	; (8001bc4 <HAL_I2C_MspInit+0xb4>)
 8001ba6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001baa:	6593      	str	r3, [r2, #88]	; 0x58
 8001bac:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <HAL_I2C_MspInit+0xb4>)
 8001bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001bb8:	bf00      	nop
 8001bba:	37b0      	adds	r7, #176	; 0xb0
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40005800 	.word	0x40005800
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	48000400 	.word	0x48000400

08001bcc <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08a      	sub	sp, #40	; 0x28
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd4:	f107 0314 	add.w	r3, r7, #20
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a17      	ldr	r2, [pc, #92]	; (8001c48 <HAL_QSPI_MspInit+0x7c>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d128      	bne.n	8001c40 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001bee:	4b17      	ldr	r3, [pc, #92]	; (8001c4c <HAL_QSPI_MspInit+0x80>)
 8001bf0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bf2:	4a16      	ldr	r2, [pc, #88]	; (8001c4c <HAL_QSPI_MspInit+0x80>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf8:	6513      	str	r3, [r2, #80]	; 0x50
 8001bfa:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <HAL_QSPI_MspInit+0x80>)
 8001bfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c06:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <HAL_QSPI_MspInit+0x80>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0a:	4a10      	ldr	r2, [pc, #64]	; (8001c4c <HAL_QSPI_MspInit+0x80>)
 8001c0c:	f043 0310 	orr.w	r3, r3, #16
 8001c10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c12:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <HAL_QSPI_MspInit+0x80>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c16:	f003 0310 	and.w	r3, r3, #16
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8001c1e:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001c22:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c24:	2302      	movs	r3, #2
 8001c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001c30:	230a      	movs	r3, #10
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4805      	ldr	r0, [pc, #20]	; (8001c50 <HAL_QSPI_MspInit+0x84>)
 8001c3c:	f002 f8a0 	bl	8003d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001c40:	bf00      	nop
 8001c42:	3728      	adds	r7, #40	; 0x28
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	a0001000 	.word	0xa0001000
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	48001000 	.word	0x48001000

08001c54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	; 0x28
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a17      	ldr	r2, [pc, #92]	; (8001cd0 <HAL_SPI_MspInit+0x7c>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d128      	bne.n	8001cc8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001c76:	4b17      	ldr	r3, [pc, #92]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7a:	4a16      	ldr	r2, [pc, #88]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c80:	6593      	str	r3, [r2, #88]	; 0x58
 8001c82:	4b14      	ldr	r3, [pc, #80]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c8e:	4b11      	ldr	r3, [pc, #68]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c92:	4a10      	ldr	r2, [pc, #64]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c94:	f043 0304 	orr.w	r3, r3, #4
 8001c98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c9a:	4b0e      	ldr	r3, [pc, #56]	; (8001cd4 <HAL_SPI_MspInit+0x80>)
 8001c9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9e:	f003 0304 	and.w	r3, r3, #4
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001ca6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001caa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	2302      	movs	r3, #2
 8001cae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cb8:	2306      	movs	r3, #6
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cbc:	f107 0314 	add.w	r3, r7, #20
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <HAL_SPI_MspInit+0x84>)
 8001cc4:	f002 f85c 	bl	8003d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001cc8:	bf00      	nop
 8001cca:	3728      	adds	r7, #40	; 0x28
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40003c00 	.word	0x40003c00
 8001cd4:	40021000 	.word	0x40021000
 8001cd8:	48000800 	.word	0x48000800

08001cdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b0ae      	sub	sp, #184	; 0xb8
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]
 8001cf2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cf4:	f107 031c 	add.w	r3, r7, #28
 8001cf8:	2288      	movs	r2, #136	; 0x88
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f005 f985 	bl	800700c <memset>
  if(huart->Instance==USART1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a42      	ldr	r2, [pc, #264]	; (8001e10 <HAL_UART_MspInit+0x134>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d13b      	bne.n	8001d84 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d10:	2300      	movs	r3, #0
 8001d12:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d14:	f107 031c 	add.w	r3, r7, #28
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f003 fbdf 	bl	80054dc <HAL_RCCEx_PeriphCLKConfig>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d24:	f7ff fdf4 	bl	8001910 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d28:	4b3a      	ldr	r3, [pc, #232]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d2c:	4a39      	ldr	r2, [pc, #228]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d32:	6613      	str	r3, [r2, #96]	; 0x60
 8001d34:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d3c:	61bb      	str	r3, [r7, #24]
 8001d3e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d40:	4b34      	ldr	r3, [pc, #208]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d44:	4a33      	ldr	r2, [pc, #204]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d46:	f043 0302 	orr.w	r3, r3, #2
 8001d4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d4c:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001d4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d50:	f003 0302 	and.w	r3, r3, #2
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001d58:	23c0      	movs	r3, #192	; 0xc0
 8001d5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d64:	2300      	movs	r3, #0
 8001d66:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d70:	2307      	movs	r3, #7
 8001d72:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d76:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4826      	ldr	r0, [pc, #152]	; (8001e18 <HAL_UART_MspInit+0x13c>)
 8001d7e:	f001 ffff 	bl	8003d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d82:	e040      	b.n	8001e06 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a24      	ldr	r2, [pc, #144]	; (8001e1c <HAL_UART_MspInit+0x140>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d13b      	bne.n	8001e06 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001d8e:	2304      	movs	r3, #4
 8001d90:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001d92:	2300      	movs	r3, #0
 8001d94:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d96:	f107 031c 	add.w	r3, r7, #28
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f003 fb9e 	bl	80054dc <HAL_RCCEx_PeriphCLKConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001da6:	f7ff fdb3 	bl	8001910 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001daa:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dae:	4a19      	ldr	r2, [pc, #100]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001db0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db4:	6593      	str	r3, [r2, #88]	; 0x58
 8001db6:	4b17      	ldr	r3, [pc, #92]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dbe:	613b      	str	r3, [r7, #16]
 8001dc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dc6:	4a13      	ldr	r2, [pc, #76]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dc8:	f043 0308 	orr.w	r3, r3, #8
 8001dcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <HAL_UART_MspInit+0x138>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dd2:	f003 0308 	and.w	r3, r3, #8
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001dda:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dde:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de8:	2300      	movs	r3, #0
 8001dea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dee:	2303      	movs	r3, #3
 8001df0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001df4:	2307      	movs	r3, #7
 8001df6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dfa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4807      	ldr	r0, [pc, #28]	; (8001e20 <HAL_UART_MspInit+0x144>)
 8001e02:	f001 ffbd 	bl	8003d80 <HAL_GPIO_Init>
}
 8001e06:	bf00      	nop
 8001e08:	37b8      	adds	r7, #184	; 0xb8
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40013800 	.word	0x40013800
 8001e14:	40021000 	.word	0x40021000
 8001e18:	48000400 	.word	0x48000400
 8001e1c:	40004800 	.word	0x40004800
 8001e20:	48000c00 	.word	0x48000c00

08001e24 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b08a      	sub	sp, #40	; 0x28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	2200      	movs	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	605a      	str	r2, [r3, #4]
 8001e36:	609a      	str	r2, [r3, #8]
 8001e38:	60da      	str	r2, [r3, #12]
 8001e3a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e44:	d154      	bne.n	8001ef0 <HAL_PCD_MspInit+0xcc>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e46:	4b2c      	ldr	r3, [pc, #176]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e4a:	4a2b      	ldr	r2, [pc, #172]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e52:	4b29      	ldr	r3, [pc, #164]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001e54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001e5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e64:	2300      	movs	r3, #0
 8001e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	4619      	mov	r1, r3
 8001e72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e76:	f001 ff83 	bl	8003d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001e7a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e80:	2302      	movs	r3, #2
 8001e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001e8c:	230a      	movs	r3, #10
 8001e8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	4619      	mov	r1, r3
 8001e96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e9a:	f001 ff71 	bl	8003d80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001e9e:	4b16      	ldr	r3, [pc, #88]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea2:	4a15      	ldr	r2, [pc, #84]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001ea4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ea8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eaa:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d114      	bne.n	8001eec <HAL_PCD_MspInit+0xc8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ec2:	4b0d      	ldr	r3, [pc, #52]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec6:	4a0c      	ldr	r2, [pc, #48]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001ec8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	6593      	str	r3, [r2, #88]	; 0x58
 8001ece:	4b0a      	ldr	r3, [pc, #40]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed6:	60bb      	str	r3, [r7, #8]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8001eda:	f002 fc33 	bl	8004744 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ede:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001ee0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee2:	4a05      	ldr	r2, [pc, #20]	; (8001ef8 <HAL_PCD_MspInit+0xd4>)
 8001ee4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ee8:	6593      	str	r3, [r2, #88]	; 0x58
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001eea:	e001      	b.n	8001ef0 <HAL_PCD_MspInit+0xcc>
      HAL_PWREx_EnableVddUSB();
 8001eec:	f002 fc2a 	bl	8004744 <HAL_PWREx_EnableVddUSB>
}
 8001ef0:	bf00      	nop
 8001ef2:	3728      	adds	r7, #40	; 0x28
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40021000 	.word	0x40021000

08001efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f00:	e7fe      	b.n	8001f00 <NMI_Handler+0x4>

08001f02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f06:	e7fe      	b.n	8001f06 <HardFault_Handler+0x4>

08001f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f0c:	e7fe      	b.n	8001f0c <MemManage_Handler+0x4>

08001f0e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f12:	e7fe      	b.n	8001f12 <BusFault_Handler+0x4>

08001f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f18:	e7fe      	b.n	8001f18 <UsageFault_Handler+0x4>

08001f1a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr

08001f36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f48:	f000 f980 	bl	800224c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001f54:	2020      	movs	r0, #32
 8001f56:	f002 f8ef 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001f5a:	2040      	movs	r0, #64	; 0x40
 8001f5c:	f002 f8ec 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001f60:	2080      	movs	r0, #128	; 0x80
 8001f62:	f002 f8e9 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001f66:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001f6a:	f002 f8e5 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	bd80      	pop	{r7, pc}

08001f72 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f72:	b580      	push	{r7, lr}
 8001f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8001f76:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001f7a:	f002 f8dd 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001f7e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001f82:	f002 f8d9 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001f86:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001f8a:	f002 f8d5 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8001f8e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001f92:	f002 f8d1 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001f96:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001f9a:	f002 f8cd 	bl	8004138 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	af00      	add	r7, sp, #0
  return 1;
 8001fa6:	2301      	movs	r3, #1
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <_kill>:

int _kill(int pid, int sig)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b082      	sub	sp, #8
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	6078      	str	r0, [r7, #4]
 8001fba:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fbc:	f004 fffc 	bl	8006fb8 <__errno>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2216      	movs	r2, #22
 8001fc4:	601a      	str	r2, [r3, #0]
  return -1;
 8001fc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <_exit>:

void _exit (int status)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fda:	f04f 31ff 	mov.w	r1, #4294967295
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7ff ffe7 	bl	8001fb2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fe4:	e7fe      	b.n	8001fe4 <_exit+0x12>

08001fe6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b086      	sub	sp, #24
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	60f8      	str	r0, [r7, #12]
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	e00a      	b.n	800200e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ff8:	f3af 8000 	nop.w
 8001ffc:	4601      	mov	r1, r0
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	1c5a      	adds	r2, r3, #1
 8002002:	60ba      	str	r2, [r7, #8]
 8002004:	b2ca      	uxtb	r2, r1
 8002006:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	3301      	adds	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	429a      	cmp	r2, r3
 8002014:	dbf0      	blt.n	8001ff8 <_read+0x12>
  }

  return len;
 8002016:	687b      	ldr	r3, [r7, #4]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	e009      	b.n	8002046 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	1c5a      	adds	r2, r3, #1
 8002036:	60ba      	str	r2, [r7, #8]
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	3301      	adds	r3, #1
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	429a      	cmp	r2, r3
 800204c:	dbf1      	blt.n	8002032 <_write+0x12>
  }
  return len;
 800204e:	687b      	ldr	r3, [r7, #4]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <_close>:

int _close(int file)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002060:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002080:	605a      	str	r2, [r3, #4]
  return 0;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <_isatty>:

int _isatty(int file)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002098:	2301      	movs	r3, #1
}
 800209a:	4618      	mov	r0, r3
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b085      	sub	sp, #20
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c8:	4a14      	ldr	r2, [pc, #80]	; (800211c <_sbrk+0x5c>)
 80020ca:	4b15      	ldr	r3, [pc, #84]	; (8002120 <_sbrk+0x60>)
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d4:	4b13      	ldr	r3, [pc, #76]	; (8002124 <_sbrk+0x64>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d102      	bne.n	80020e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <_sbrk+0x64>)
 80020de:	4a12      	ldr	r2, [pc, #72]	; (8002128 <_sbrk+0x68>)
 80020e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <_sbrk+0x64>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4413      	add	r3, r2
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d207      	bcs.n	8002100 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f0:	f004 ff62 	bl	8006fb8 <__errno>
 80020f4:	4603      	mov	r3, r0
 80020f6:	220c      	movs	r2, #12
 80020f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	e009      	b.n	8002114 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002100:	4b08      	ldr	r3, [pc, #32]	; (8002124 <_sbrk+0x64>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002106:	4b07      	ldr	r3, [pc, #28]	; (8002124 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	4a05      	ldr	r2, [pc, #20]	; (8002124 <_sbrk+0x64>)
 8002110:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002112:	68fb      	ldr	r3, [r7, #12]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20018000 	.word	0x20018000
 8002120:	00000400 	.word	0x00000400
 8002124:	200009a8 	.word	0x200009a8
 8002128:	200009e8 	.word	0x200009e8

0800212c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002130:	4b06      	ldr	r3, [pc, #24]	; (800214c <SystemInit+0x20>)
 8002132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002136:	4a05      	ldr	r2, [pc, #20]	; (800214c <SystemInit+0x20>)
 8002138:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800213c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002150:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002188 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002154:	f7ff ffea 	bl	800212c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002158:	480c      	ldr	r0, [pc, #48]	; (800218c <LoopForever+0x6>)
  ldr r1, =_edata
 800215a:	490d      	ldr	r1, [pc, #52]	; (8002190 <LoopForever+0xa>)
  ldr r2, =_sidata
 800215c:	4a0d      	ldr	r2, [pc, #52]	; (8002194 <LoopForever+0xe>)
  movs r3, #0
 800215e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002160:	e002      	b.n	8002168 <LoopCopyDataInit>

08002162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002166:	3304      	adds	r3, #4

08002168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800216c:	d3f9      	bcc.n	8002162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216e:	4a0a      	ldr	r2, [pc, #40]	; (8002198 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002170:	4c0a      	ldr	r4, [pc, #40]	; (800219c <LoopForever+0x16>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002174:	e001      	b.n	800217a <LoopFillZerobss>

08002176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002178:	3204      	adds	r2, #4

0800217a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800217c:	d3fb      	bcc.n	8002176 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800217e:	f004 ff21 	bl	8006fc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002182:	f7fe ff39 	bl	8000ff8 <main>

08002186 <LoopForever>:

LoopForever:
    b LoopForever
 8002186:	e7fe      	b.n	8002186 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002188:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800218c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002190:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002194:	0800a274 	.word	0x0800a274
  ldr r2, =_sbss
 8002198:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 800219c:	200009e4 	.word	0x200009e4

080021a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021a0:	e7fe      	b.n	80021a0 <ADC1_2_IRQHandler>

080021a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b082      	sub	sp, #8
 80021a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021a8:	2300      	movs	r3, #0
 80021aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021ac:	2003      	movs	r0, #3
 80021ae:	f001 fc99 	bl	8003ae4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021b2:	2000      	movs	r0, #0
 80021b4:	f000 f80e 	bl	80021d4 <HAL_InitTick>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	71fb      	strb	r3, [r7, #7]
 80021c2:	e001      	b.n	80021c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021c4:	f7ff fbaa 	bl	800191c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021c8:	79fb      	ldrb	r3, [r7, #7]
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021dc:	2300      	movs	r3, #0
 80021de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021e0:	4b17      	ldr	r3, [pc, #92]	; (8002240 <HAL_InitTick+0x6c>)
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d023      	beq.n	8002230 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021e8:	4b16      	ldr	r3, [pc, #88]	; (8002244 <HAL_InitTick+0x70>)
 80021ea:	681a      	ldr	r2, [r3, #0]
 80021ec:	4b14      	ldr	r3, [pc, #80]	; (8002240 <HAL_InitTick+0x6c>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	4619      	mov	r1, r3
 80021f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80021fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80021fe:	4618      	mov	r0, r3
 8002200:	f001 fca5 	bl	8003b4e <HAL_SYSTICK_Config>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d10f      	bne.n	800222a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2b0f      	cmp	r3, #15
 800220e:	d809      	bhi.n	8002224 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002210:	2200      	movs	r2, #0
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	f04f 30ff 	mov.w	r0, #4294967295
 8002218:	f001 fc6f 	bl	8003afa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800221c:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <HAL_InitTick+0x74>)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	e007      	b.n	8002234 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	73fb      	strb	r3, [r7, #15]
 8002228:	e004      	b.n	8002234 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	73fb      	strb	r3, [r7, #15]
 800222e:	e001      	b.n	8002234 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002234:	7bfb      	ldrb	r3, [r7, #15]
}
 8002236:	4618      	mov	r0, r3
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000008 	.word	0x20000008
 8002244:	20000000 	.word	0x20000000
 8002248:	20000004 	.word	0x20000004

0800224c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002250:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_IncTick+0x20>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	461a      	mov	r2, r3
 8002256:	4b06      	ldr	r3, [pc, #24]	; (8002270 <HAL_IncTick+0x24>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4413      	add	r3, r2
 800225c:	4a04      	ldr	r2, [pc, #16]	; (8002270 <HAL_IncTick+0x24>)
 800225e:	6013      	str	r3, [r2, #0]
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	20000008 	.word	0x20000008
 8002270:	200009ac 	.word	0x200009ac

08002274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return uwTick;
 8002278:	4b03      	ldr	r3, [pc, #12]	; (8002288 <HAL_GetTick+0x14>)
 800227a:	681b      	ldr	r3, [r3, #0]
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	200009ac 	.word	0x200009ac

0800228c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002294:	f7ff ffee 	bl	8002274 <HAL_GetTick>
 8002298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a4:	d005      	beq.n	80022b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80022a6:	4b0a      	ldr	r3, [pc, #40]	; (80022d0 <HAL_Delay+0x44>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	461a      	mov	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4413      	add	r3, r2
 80022b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022b2:	bf00      	nop
 80022b4:	f7ff ffde 	bl	8002274 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d8f7      	bhi.n	80022b4 <HAL_Delay+0x28>
  {
  }
}
 80022c4:	bf00      	nop
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000008 	.word	0x20000008

080022d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	431a      	orrs	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	609a      	str	r2, [r3, #8]
}
 80022ee:	bf00      	nop
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr

080022fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80022fa:	b480      	push	{r7}
 80022fc:	b083      	sub	sp, #12
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
 8002302:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	609a      	str	r2, [r3, #8]
}
 8002314:	bf00      	nop
 8002316:	370c      	adds	r7, #12
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002330:	4618      	mov	r0, r3
 8002332:	370c      	adds	r7, #12
 8002334:	46bd      	mov	sp, r7
 8002336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233a:	4770      	bx	lr

0800233c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800233c:	b480      	push	{r7}
 800233e:	b087      	sub	sp, #28
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
 8002348:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	3360      	adds	r3, #96	; 0x60
 800234e:	461a      	mov	r2, r3
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	4413      	add	r3, r2
 8002356:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	4b08      	ldr	r3, [pc, #32]	; (8002380 <LL_ADC_SetOffset+0x44>)
 800235e:	4013      	ands	r3, r2
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002366:	683a      	ldr	r2, [r7, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	4313      	orrs	r3, r2
 800236c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002374:	bf00      	nop
 8002376:	371c      	adds	r7, #28
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	03fff000 	.word	0x03fff000

08002384 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	3360      	adds	r3, #96	; 0x60
 8002392:	461a      	mov	r2, r3
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	4413      	add	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	3714      	adds	r7, #20
 80023a8:	46bd      	mov	sp, r7
 80023aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ae:	4770      	bx	lr

080023b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b087      	sub	sp, #28
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	60b9      	str	r1, [r7, #8]
 80023ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	3360      	adds	r3, #96	; 0x60
 80023c0:	461a      	mov	r2, r3
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	431a      	orrs	r2, r3
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80023da:	bf00      	nop
 80023dc:	371c      	adds	r7, #28
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	370c      	adds	r7, #12
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800240c:	b480      	push	{r7}
 800240e:	b087      	sub	sp, #28
 8002410:	af00      	add	r7, sp, #0
 8002412:	60f8      	str	r0, [r7, #12]
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	3330      	adds	r3, #48	; 0x30
 800241c:	461a      	mov	r2, r3
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	0a1b      	lsrs	r3, r3, #8
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	f003 030c 	and.w	r3, r3, #12
 8002428:	4413      	add	r3, r2
 800242a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f003 031f 	and.w	r3, r3, #31
 8002436:	211f      	movs	r1, #31
 8002438:	fa01 f303 	lsl.w	r3, r1, r3
 800243c:	43db      	mvns	r3, r3
 800243e:	401a      	ands	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	0e9b      	lsrs	r3, r3, #26
 8002444:	f003 011f 	and.w	r1, r3, #31
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	f003 031f 	and.w	r3, r3, #31
 800244e:	fa01 f303 	lsl.w	r3, r1, r3
 8002452:	431a      	orrs	r2, r3
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002458:	bf00      	nop
 800245a:	371c      	adds	r7, #28
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr

08002464 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002464:	b480      	push	{r7}
 8002466:	b087      	sub	sp, #28
 8002468:	af00      	add	r7, sp, #0
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	3314      	adds	r3, #20
 8002474:	461a      	mov	r2, r3
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	0e5b      	lsrs	r3, r3, #25
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	f003 0304 	and.w	r3, r3, #4
 8002480:	4413      	add	r3, r2
 8002482:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	681a      	ldr	r2, [r3, #0]
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	0d1b      	lsrs	r3, r3, #20
 800248c:	f003 031f 	and.w	r3, r3, #31
 8002490:	2107      	movs	r1, #7
 8002492:	fa01 f303 	lsl.w	r3, r1, r3
 8002496:	43db      	mvns	r3, r3
 8002498:	401a      	ands	r2, r3
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	0d1b      	lsrs	r3, r3, #20
 800249e:	f003 031f 	and.w	r3, r3, #31
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	fa01 f303 	lsl.w	r3, r1, r3
 80024a8:	431a      	orrs	r2, r3
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80024ae:	bf00      	nop
 80024b0:	371c      	adds	r7, #28
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
	...

080024bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024d4:	43db      	mvns	r3, r3
 80024d6:	401a      	ands	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f003 0318 	and.w	r3, r3, #24
 80024de:	4908      	ldr	r1, [pc, #32]	; (8002500 <LL_ADC_SetChannelSingleDiff+0x44>)
 80024e0:	40d9      	lsrs	r1, r3
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	400b      	ands	r3, r1
 80024e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ea:	431a      	orrs	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80024f2:	bf00      	nop
 80024f4:	3714      	adds	r7, #20
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	0007ffff 	.word	0x0007ffff

08002504 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 031f 	and.w	r3, r3, #31
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr

08002520 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002520:	b480      	push	{r7}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002530:	4618      	mov	r0, r3
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800254c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	6093      	str	r3, [r2, #8]
}
 8002554:	bf00      	nop
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002570:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002574:	d101      	bne.n	800257a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002576:	2301      	movs	r3, #1
 8002578:	e000      	b.n	800257c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr

08002588 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002598:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800259c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80025c4:	d101      	bne.n	80025ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80025c6:	2301      	movs	r3, #1
 80025c8:	e000      	b.n	80025cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025ec:	f043 0201 	orr.w	r2, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002610:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002614:	f043 0202 	orr.w	r2, r3, #2
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f003 0301 	and.w	r3, r3, #1
 8002638:	2b01      	cmp	r3, #1
 800263a:	d101      	bne.n	8002640 <LL_ADC_IsEnabled+0x18>
 800263c:	2301      	movs	r3, #1
 800263e:	e000      	b.n	8002642 <LL_ADC_IsEnabled+0x1a>
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	370c      	adds	r7, #12
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b02      	cmp	r3, #2
 8002660:	d101      	bne.n	8002666 <LL_ADC_IsDisableOngoing+0x18>
 8002662:	2301      	movs	r3, #1
 8002664:	e000      	b.n	8002668 <LL_ADC_IsDisableOngoing+0x1a>
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002684:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002688:	f043 0204 	orr.w	r2, r3, #4
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	689b      	ldr	r3, [r3, #8]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d101      	bne.n	80026b4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80026b0:	2301      	movs	r3, #1
 80026b2:	e000      	b.n	80026b6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	370c      	adds	r7, #12
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80026c2:	b480      	push	{r7}
 80026c4:	b083      	sub	sp, #12
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 0308 	and.w	r3, r3, #8
 80026d2:	2b08      	cmp	r3, #8
 80026d4:	d101      	bne.n	80026da <LL_ADC_INJ_IsConversionOngoing+0x18>
 80026d6:	2301      	movs	r3, #1
 80026d8:	e000      	b.n	80026dc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80026da:	2300      	movs	r3, #0
}
 80026dc:	4618      	mov	r0, r3
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80026e8:	b590      	push	{r4, r7, lr}
 80026ea:	b089      	sub	sp, #36	; 0x24
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026f0:	2300      	movs	r3, #0
 80026f2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80026f4:	2300      	movs	r3, #0
 80026f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e136      	b.n	8002970 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800270c:	2b00      	cmp	r3, #0
 800270e:	d109      	bne.n	8002724 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff f927 	bl	8001964 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ff19 	bl	8002560 <LL_ADC_IsDeepPowerDownEnabled>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d004      	beq.n	800273e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff feff 	bl	800253c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff ff34 	bl	80025b0 <LL_ADC_IsInternalRegulatorEnabled>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d115      	bne.n	800277a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4618      	mov	r0, r3
 8002754:	f7ff ff18 	bl	8002588 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002758:	4b87      	ldr	r3, [pc, #540]	; (8002978 <HAL_ADC_Init+0x290>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	099b      	lsrs	r3, r3, #6
 800275e:	4a87      	ldr	r2, [pc, #540]	; (800297c <HAL_ADC_Init+0x294>)
 8002760:	fba2 2303 	umull	r2, r3, r2, r3
 8002764:	099b      	lsrs	r3, r3, #6
 8002766:	3301      	adds	r3, #1
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800276c:	e002      	b.n	8002774 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	3b01      	subs	r3, #1
 8002772:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f9      	bne.n	800276e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f7ff ff16 	bl	80025b0 <LL_ADC_IsInternalRegulatorEnabled>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d10d      	bne.n	80027a6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800278e:	f043 0210 	orr.w	r2, r3, #16
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800279a:	f043 0201 	orr.w	r2, r3, #1
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff ff76 	bl	800269c <LL_ADC_REG_IsConversionOngoing>
 80027b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027b6:	f003 0310 	and.w	r3, r3, #16
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	f040 80cf 	bne.w	800295e <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	f040 80cb 	bne.w	800295e <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027cc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80027d0:	f043 0202 	orr.w	r2, r3, #2
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4618      	mov	r0, r3
 80027de:	f7ff ff23 	bl	8002628 <LL_ADC_IsEnabled>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d115      	bne.n	8002814 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027e8:	4865      	ldr	r0, [pc, #404]	; (8002980 <HAL_ADC_Init+0x298>)
 80027ea:	f7ff ff1d 	bl	8002628 <LL_ADC_IsEnabled>
 80027ee:	4604      	mov	r4, r0
 80027f0:	4864      	ldr	r0, [pc, #400]	; (8002984 <HAL_ADC_Init+0x29c>)
 80027f2:	f7ff ff19 	bl	8002628 <LL_ADC_IsEnabled>
 80027f6:	4603      	mov	r3, r0
 80027f8:	431c      	orrs	r4, r3
 80027fa:	4863      	ldr	r0, [pc, #396]	; (8002988 <HAL_ADC_Init+0x2a0>)
 80027fc:	f7ff ff14 	bl	8002628 <LL_ADC_IsEnabled>
 8002800:	4603      	mov	r3, r0
 8002802:	4323      	orrs	r3, r4
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	4619      	mov	r1, r3
 800280e:	485f      	ldr	r0, [pc, #380]	; (800298c <HAL_ADC_Init+0x2a4>)
 8002810:	f7ff fd60 	bl	80022d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	7e5b      	ldrb	r3, [r3, #25]
 8002818:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800281e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002824:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800282a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002832:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002834:	4313      	orrs	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800283e:	2b01      	cmp	r3, #1
 8002840:	d106      	bne.n	8002850 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002846:	3b01      	subs	r3, #1
 8002848:	045b      	lsls	r3, r3, #17
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	4313      	orrs	r3, r2
 800284e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002854:	2b00      	cmp	r3, #0
 8002856:	d009      	beq.n	800286c <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800285c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002864:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	4313      	orrs	r3, r2
 800286a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68da      	ldr	r2, [r3, #12]
 8002872:	4b47      	ldr	r3, [pc, #284]	; (8002990 <HAL_ADC_Init+0x2a8>)
 8002874:	4013      	ands	r3, r2
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6812      	ldr	r2, [r2, #0]
 800287a:	69b9      	ldr	r1, [r7, #24]
 800287c:	430b      	orrs	r3, r1
 800287e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff ff09 	bl	800269c <LL_ADC_REG_IsConversionOngoing>
 800288a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4618      	mov	r0, r3
 8002892:	f7ff ff16 	bl	80026c2 <LL_ADC_INJ_IsConversionOngoing>
 8002896:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d13d      	bne.n	800291a <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d13a      	bne.n	800291a <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80028a8:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80028b0:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80028b2:	4313      	orrs	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028c0:	f023 0302 	bic.w	r3, r3, #2
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	6812      	ldr	r2, [r2, #0]
 80028c8:	69b9      	ldr	r1, [r7, #24]
 80028ca:	430b      	orrs	r3, r1
 80028cc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d118      	bne.n	800290a <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80028e2:	f023 0304 	bic.w	r3, r3, #4
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028ee:	4311      	orrs	r1, r2
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80028f4:	4311      	orrs	r1, r2
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80028fa:	430a      	orrs	r2, r1
 80028fc:	431a      	orrs	r2, r3
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0201 	orr.w	r2, r2, #1
 8002906:	611a      	str	r2, [r3, #16]
 8002908:	e007      	b.n	800291a <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 0201 	bic.w	r2, r2, #1
 8002918:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d10c      	bne.n	800293c <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002928:	f023 010f 	bic.w	r1, r3, #15
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	69db      	ldr	r3, [r3, #28]
 8002930:	1e5a      	subs	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	631a      	str	r2, [r3, #48]	; 0x30
 800293a:	e007      	b.n	800294c <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f022 020f 	bic.w	r2, r2, #15
 800294a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002950:	f023 0303 	bic.w	r3, r3, #3
 8002954:	f043 0201 	orr.w	r2, r3, #1
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	655a      	str	r2, [r3, #84]	; 0x54
 800295c:	e007      	b.n	800296e <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002962:	f043 0210 	orr.w	r2, r3, #16
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800296e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002970:	4618      	mov	r0, r3
 8002972:	3724      	adds	r7, #36	; 0x24
 8002974:	46bd      	mov	sp, r7
 8002976:	bd90      	pop	{r4, r7, pc}
 8002978:	20000000 	.word	0x20000000
 800297c:	053e2d63 	.word	0x053e2d63
 8002980:	50040000 	.word	0x50040000
 8002984:	50040100 	.word	0x50040100
 8002988:	50040200 	.word	0x50040200
 800298c:	50040300 	.word	0x50040300
 8002990:	fff0c007 	.word	0xfff0c007

08002994 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800299c:	4857      	ldr	r0, [pc, #348]	; (8002afc <HAL_ADC_Start+0x168>)
 800299e:	f7ff fdb1 	bl	8002504 <LL_ADC_GetMultimode>
 80029a2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7ff fe77 	bl	800269c <LL_ADC_REG_IsConversionOngoing>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	f040 809c 	bne.w	8002aee <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_ADC_Start+0x30>
 80029c0:	2302      	movs	r3, #2
 80029c2:	e097      	b.n	8002af4 <HAL_ADC_Start+0x160>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 fd71 	bl	80034b4 <ADC_Enable>
 80029d2:	4603      	mov	r3, r0
 80029d4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80029d6:	7dfb      	ldrb	r3, [r7, #23]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f040 8083 	bne.w	8002ae4 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80029e6:	f023 0301 	bic.w	r3, r3, #1
 80029ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a42      	ldr	r2, [pc, #264]	; (8002b00 <HAL_ADC_Start+0x16c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d002      	beq.n	8002a02 <HAL_ADC_Start+0x6e>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	e000      	b.n	8002a04 <HAL_ADC_Start+0x70>
 8002a02:	4b40      	ldr	r3, [pc, #256]	; (8002b04 <HAL_ADC_Start+0x170>)
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d002      	beq.n	8002a12 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d105      	bne.n	8002a1e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a16:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a22:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a2a:	d106      	bne.n	8002a3a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a30:	f023 0206 	bic.w	r2, r3, #6
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	659a      	str	r2, [r3, #88]	; 0x58
 8002a38:	e002      	b.n	8002a40 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	221c      	movs	r2, #28
 8002a46:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a2a      	ldr	r2, [pc, #168]	; (8002b00 <HAL_ADC_Start+0x16c>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d002      	beq.n	8002a60 <HAL_ADC_Start+0xcc>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	e000      	b.n	8002a62 <HAL_ADC_Start+0xce>
 8002a60:	4b28      	ldr	r3, [pc, #160]	; (8002b04 <HAL_ADC_Start+0x170>)
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6812      	ldr	r2, [r2, #0]
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d008      	beq.n	8002a7c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a6a:	693b      	ldr	r3, [r7, #16]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	2b05      	cmp	r3, #5
 8002a74:	d002      	beq.n	8002a7c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	2b09      	cmp	r3, #9
 8002a7a:	d114      	bne.n	8002aa6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d007      	beq.n	8002a9a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a8e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a92:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7ff fde8 	bl	8002674 <LL_ADC_REG_StartConversion>
 8002aa4:	e025      	b.n	8002af2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aaa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a12      	ldr	r2, [pc, #72]	; (8002b00 <HAL_ADC_Start+0x16c>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d002      	beq.n	8002ac2 <HAL_ADC_Start+0x12e>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	e000      	b.n	8002ac4 <HAL_ADC_Start+0x130>
 8002ac2:	4b10      	ldr	r3, [pc, #64]	; (8002b04 <HAL_ADC_Start+0x170>)
 8002ac4:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00f      	beq.n	8002af2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ada:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	655a      	str	r2, [r3, #84]	; 0x54
 8002ae2:	e006      	b.n	8002af2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002aec:	e001      	b.n	8002af2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002aee:	2302      	movs	r3, #2
 8002af0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3718      	adds	r7, #24
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	50040300 	.word	0x50040300
 8002b00:	50040100 	.word	0x50040100
 8002b04:	50040000 	.word	0x50040000

08002b08 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b12:	4866      	ldr	r0, [pc, #408]	; (8002cac <HAL_ADC_PollForConversion+0x1a4>)
 8002b14:	f7ff fcf6 	bl	8002504 <LL_ADC_GetMultimode>
 8002b18:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	2b08      	cmp	r3, #8
 8002b20:	d102      	bne.n	8002b28 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002b22:	2308      	movs	r3, #8
 8002b24:	61fb      	str	r3, [r7, #28]
 8002b26:	e02a      	b.n	8002b7e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d005      	beq.n	8002b3a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	2b05      	cmp	r3, #5
 8002b32:	d002      	beq.n	8002b3a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2b09      	cmp	r3, #9
 8002b38:	d111      	bne.n	8002b5e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d007      	beq.n	8002b58 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b4c:	f043 0220 	orr.w	r2, r3, #32
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e0a4      	b.n	8002ca2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b58:	2304      	movs	r3, #4
 8002b5a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002b5c:	e00f      	b.n	8002b7e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002b5e:	4853      	ldr	r0, [pc, #332]	; (8002cac <HAL_ADC_PollForConversion+0x1a4>)
 8002b60:	f7ff fcde 	bl	8002520 <LL_ADC_GetMultiDMATransfer>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d007      	beq.n	8002b7a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b6e:	f043 0220 	orr.w	r2, r3, #32
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	e093      	b.n	8002ca2 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002b7a:	2304      	movs	r3, #4
 8002b7c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002b7e:	f7ff fb79 	bl	8002274 <HAL_GetTick>
 8002b82:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002b84:	e021      	b.n	8002bca <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8c:	d01d      	beq.n	8002bca <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002b8e:	f7ff fb71 	bl	8002274 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	693b      	ldr	r3, [r7, #16]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	683a      	ldr	r2, [r7, #0]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d302      	bcc.n	8002ba4 <HAL_ADC_PollForConversion+0x9c>
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d112      	bne.n	8002bca <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	4013      	ands	r3, r2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10b      	bne.n	8002bca <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bb6:	f043 0204 	orr.w	r2, r3, #4
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e06b      	b.n	8002ca2 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d0d6      	beq.n	8002b86 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bdc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fbfc 	bl	80023e6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d01c      	beq.n	8002c2e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	7e5b      	ldrb	r3, [r3, #25]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d118      	bne.n	8002c2e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b08      	cmp	r3, #8
 8002c08:	d111      	bne.n	8002c2e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d105      	bne.n	8002c2e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c26:	f043 0201 	orr.w	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a1f      	ldr	r2, [pc, #124]	; (8002cb0 <HAL_ADC_PollForConversion+0x1a8>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d002      	beq.n	8002c3e <HAL_ADC_PollForConversion+0x136>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	e000      	b.n	8002c40 <HAL_ADC_PollForConversion+0x138>
 8002c3e:	4b1d      	ldr	r3, [pc, #116]	; (8002cb4 <HAL_ADC_PollForConversion+0x1ac>)
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	6812      	ldr	r2, [r2, #0]
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d008      	beq.n	8002c5a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d005      	beq.n	8002c5a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	2b05      	cmp	r3, #5
 8002c52:	d002      	beq.n	8002c5a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b09      	cmp	r3, #9
 8002c58:	d104      	bne.n	8002c64 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	61bb      	str	r3, [r7, #24]
 8002c62:	e00c      	b.n	8002c7e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a11      	ldr	r2, [pc, #68]	; (8002cb0 <HAL_ADC_PollForConversion+0x1a8>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d002      	beq.n	8002c74 <HAL_ADC_PollForConversion+0x16c>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	e000      	b.n	8002c76 <HAL_ADC_PollForConversion+0x16e>
 8002c74:	4b0f      	ldr	r3, [pc, #60]	; (8002cb4 <HAL_ADC_PollForConversion+0x1ac>)
 8002c76:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002c7e:	69fb      	ldr	r3, [r7, #28]
 8002c80:	2b08      	cmp	r3, #8
 8002c82:	d104      	bne.n	8002c8e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2208      	movs	r2, #8
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	e008      	b.n	8002ca0 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d103      	bne.n	8002ca0 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	220c      	movs	r2, #12
 8002c9e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3720      	adds	r7, #32
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	50040300 	.word	0x50040300
 8002cb0:	50040100 	.word	0x50040100
 8002cb4:	50040000 	.word	0x50040000

08002cb8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
	...

08002cd4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b0b6      	sub	sp, #216	; 0xd8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d101      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x22>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e3c7      	b.n	8003486 <HAL_ADC_ConfigChannel+0x7b2>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fcca 	bl	800269c <LL_ADC_REG_IsConversionOngoing>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f040 83a8 	bne.w	8003460 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b05      	cmp	r3, #5
 8002d16:	d824      	bhi.n	8002d62 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	3b02      	subs	r3, #2
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	d81b      	bhi.n	8002d5a <HAL_ADC_ConfigChannel+0x86>
 8002d22:	a201      	add	r2, pc, #4	; (adr r2, 8002d28 <HAL_ADC_ConfigChannel+0x54>)
 8002d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d28:	08002d39 	.word	0x08002d39
 8002d2c:	08002d41 	.word	0x08002d41
 8002d30:	08002d49 	.word	0x08002d49
 8002d34:	08002d51 	.word	0x08002d51
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	220c      	movs	r2, #12
 8002d3c:	605a      	str	r2, [r3, #4]
          break;
 8002d3e:	e011      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	2212      	movs	r2, #18
 8002d44:	605a      	str	r2, [r3, #4]
          break;
 8002d46:	e00d      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	2218      	movs	r2, #24
 8002d4c:	605a      	str	r2, [r3, #4]
          break;
 8002d4e:	e009      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d56:	605a      	str	r2, [r3, #4]
          break;
 8002d58:	e004      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	2206      	movs	r2, #6
 8002d5e:	605a      	str	r2, [r3, #4]
          break;
 8002d60:	e000      	b.n	8002d64 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002d62:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6818      	ldr	r0, [r3, #0]
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	6859      	ldr	r1, [r3, #4]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	461a      	mov	r2, r3
 8002d72:	f7ff fb4b 	bl	800240c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fc8e 	bl	800269c <LL_ADC_REG_IsConversionOngoing>
 8002d80:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7ff fc9a 	bl	80026c2 <LL_ADC_INJ_IsConversionOngoing>
 8002d8e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d92:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f040 81a6 	bne.w	80030e8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	f040 81a1 	bne.w	80030e8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6818      	ldr	r0, [r3, #0]
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	6819      	ldr	r1, [r3, #0]
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	461a      	mov	r2, r3
 8002db4:	f7ff fb56 	bl	8002464 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	695a      	ldr	r2, [r3, #20]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	68db      	ldr	r3, [r3, #12]
 8002dc2:	08db      	lsrs	r3, r3, #3
 8002dc4:	f003 0303 	and.w	r3, r3, #3
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d00a      	beq.n	8002df0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6818      	ldr	r0, [r3, #0]
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	6919      	ldr	r1, [r3, #16]
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002dea:	f7ff faa7 	bl	800233c <LL_ADC_SetOffset>
 8002dee:	e17b      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2100      	movs	r1, #0
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff fac4 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d10a      	bne.n	8002e1c <HAL_ADC_ConfigChannel+0x148>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fab9 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002e12:	4603      	mov	r3, r0
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	f003 021f 	and.w	r2, r3, #31
 8002e1a:	e01e      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x186>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2100      	movs	r1, #0
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff faae 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002e32:	fa93 f3a3 	rbit	r3, r3
 8002e36:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002e3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d101      	bne.n	8002e4e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002e4a:	2320      	movs	r3, #32
 8002e4c:	e004      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002e4e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e52:	fab3 f383 	clz	r3, r3
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d105      	bne.n	8002e72 <HAL_ADC_ConfigChannel+0x19e>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	0e9b      	lsrs	r3, r3, #26
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	e018      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x1d0>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002e7e:	fa93 f3a3 	rbit	r3, r3
 8002e82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002e8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002e96:	2320      	movs	r3, #32
 8002e98:	e004      	b.n	8002ea4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002e9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002e9e:	fab3 f383 	clz	r3, r3
 8002ea2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d106      	bne.n	8002eb6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2200      	movs	r2, #0
 8002eae:	2100      	movs	r1, #0
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff fa7d 	bl	80023b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2101      	movs	r1, #1
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff fa61 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10a      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x20e>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fa56 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	0e9b      	lsrs	r3, r3, #26
 8002edc:	f003 021f 	and.w	r2, r3, #31
 8002ee0:	e01e      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x24c>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff fa4b 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002ef8:	fa93 f3a3 	rbit	r3, r3
 8002efc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002f00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002f08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002f10:	2320      	movs	r3, #32
 8002f12:	e004      	b.n	8002f1e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002f14:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f18:	fab3 f383 	clz	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d105      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x264>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0e9b      	lsrs	r3, r3, #26
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	e018      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x296>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f40:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002f44:	fa93 f3a3 	rbit	r3, r3
 8002f48:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002f50:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002f54:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002f5c:	2320      	movs	r3, #32
 8002f5e:	e004      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002f60:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f64:	fab3 f383 	clz	r3, r3
 8002f68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d106      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2200      	movs	r2, #0
 8002f74:	2101      	movs	r1, #1
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fa1a 	bl	80023b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2102      	movs	r1, #2
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff f9fe 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10a      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x2d4>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2102      	movs	r1, #2
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff f9f3 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	0e9b      	lsrs	r3, r3, #26
 8002fa2:	f003 021f 	and.w	r2, r3, #31
 8002fa6:	e01e      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x312>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2102      	movs	r1, #2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff f9e8 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002fc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002fce:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002fd6:	2320      	movs	r3, #32
 8002fd8:	e004      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002fda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002fde:	fab3 f383 	clz	r3, r3
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d105      	bne.n	8002ffe <HAL_ADC_ConfigChannel+0x32a>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	0e9b      	lsrs	r3, r3, #26
 8002ff8:	f003 031f 	and.w	r3, r3, #31
 8002ffc:	e016      	b.n	800302c <HAL_ADC_ConfigChannel+0x358>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800300a:	fa93 f3a3 	rbit	r3, r3
 800300e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003010:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003012:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003016:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800301e:	2320      	movs	r3, #32
 8003020:	e004      	b.n	800302c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003022:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003026:	fab3 f383 	clz	r3, r3
 800302a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800302c:	429a      	cmp	r2, r3
 800302e:	d106      	bne.n	800303e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	2200      	movs	r2, #0
 8003036:	2102      	movs	r1, #2
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff f9b9 	bl	80023b0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2103      	movs	r1, #3
 8003044:	4618      	mov	r0, r3
 8003046:	f7ff f99d 	bl	8002384 <LL_ADC_GetOffsetChannel>
 800304a:	4603      	mov	r3, r0
 800304c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10a      	bne.n	800306a <HAL_ADC_ConfigChannel+0x396>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2103      	movs	r1, #3
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff f992 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8003060:	4603      	mov	r3, r0
 8003062:	0e9b      	lsrs	r3, r3, #26
 8003064:	f003 021f 	and.w	r2, r3, #31
 8003068:	e017      	b.n	800309a <HAL_ADC_ConfigChannel+0x3c6>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2103      	movs	r1, #3
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff f987 	bl	8002384 <LL_ADC_GetOffsetChannel>
 8003076:	4603      	mov	r3, r0
 8003078:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800307c:	fa93 f3a3 	rbit	r3, r3
 8003080:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003082:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003084:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003086:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003088:	2b00      	cmp	r3, #0
 800308a:	d101      	bne.n	8003090 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 800308c:	2320      	movs	r3, #32
 800308e:	e003      	b.n	8003098 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003090:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003092:	fab3 f383 	clz	r3, r3
 8003096:	b2db      	uxtb	r3, r3
 8003098:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d105      	bne.n	80030b2 <HAL_ADC_ConfigChannel+0x3de>
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	0e9b      	lsrs	r3, r3, #26
 80030ac:	f003 031f 	and.w	r3, r3, #31
 80030b0:	e011      	b.n	80030d6 <HAL_ADC_ConfigChannel+0x402>
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030ba:	fa93 f3a3 	rbit	r3, r3
 80030be:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80030c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030c2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80030c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80030ca:	2320      	movs	r3, #32
 80030cc:	e003      	b.n	80030d6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80030ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030d0:	fab3 f383 	clz	r3, r3
 80030d4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030d6:	429a      	cmp	r2, r3
 80030d8:	d106      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2200      	movs	r2, #0
 80030e0:	2103      	movs	r1, #3
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff f964 	bl	80023b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7ff fa9b 	bl	8002628 <LL_ADC_IsEnabled>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f040 813f 	bne.w	8003378 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6818      	ldr	r0, [r3, #0]
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	6819      	ldr	r1, [r3, #0]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	461a      	mov	r2, r3
 8003108:	f7ff f9d8 	bl	80024bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	4a8e      	ldr	r2, [pc, #568]	; (800334c <HAL_ADC_ConfigChannel+0x678>)
 8003112:	4293      	cmp	r3, r2
 8003114:	f040 8130 	bne.w	8003378 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10b      	bne.n	8003140 <HAL_ADC_ConfigChannel+0x46c>
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	0e9b      	lsrs	r3, r3, #26
 800312e:	3301      	adds	r3, #1
 8003130:	f003 031f 	and.w	r3, r3, #31
 8003134:	2b09      	cmp	r3, #9
 8003136:	bf94      	ite	ls
 8003138:	2301      	movls	r3, #1
 800313a:	2300      	movhi	r3, #0
 800313c:	b2db      	uxtb	r3, r3
 800313e:	e019      	b.n	8003174 <HAL_ADC_ConfigChannel+0x4a0>
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003148:	fa93 f3a3 	rbit	r3, r3
 800314c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800314e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003150:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003152:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003158:	2320      	movs	r3, #32
 800315a:	e003      	b.n	8003164 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 800315c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800315e:	fab3 f383 	clz	r3, r3
 8003162:	b2db      	uxtb	r3, r3
 8003164:	3301      	adds	r3, #1
 8003166:	f003 031f 	and.w	r3, r3, #31
 800316a:	2b09      	cmp	r3, #9
 800316c:	bf94      	ite	ls
 800316e:	2301      	movls	r3, #1
 8003170:	2300      	movhi	r3, #0
 8003172:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003174:	2b00      	cmp	r3, #0
 8003176:	d079      	beq.n	800326c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003180:	2b00      	cmp	r3, #0
 8003182:	d107      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x4c0>
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	0e9b      	lsrs	r3, r3, #26
 800318a:	3301      	adds	r3, #1
 800318c:	069b      	lsls	r3, r3, #26
 800318e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003192:	e015      	b.n	80031c0 <HAL_ADC_ConfigChannel+0x4ec>
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800319a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800319c:	fa93 f3a3 	rbit	r3, r3
 80031a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80031a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031a4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80031a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 80031ac:	2320      	movs	r3, #32
 80031ae:	e003      	b.n	80031b8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 80031b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031b2:	fab3 f383 	clz	r3, r3
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	3301      	adds	r3, #1
 80031ba:	069b      	lsls	r3, r3, #26
 80031bc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d109      	bne.n	80031e0 <HAL_ADC_ConfigChannel+0x50c>
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	0e9b      	lsrs	r3, r3, #26
 80031d2:	3301      	adds	r3, #1
 80031d4:	f003 031f 	and.w	r3, r3, #31
 80031d8:	2101      	movs	r1, #1
 80031da:	fa01 f303 	lsl.w	r3, r1, r3
 80031de:	e017      	b.n	8003210 <HAL_ADC_ConfigChannel+0x53c>
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80031e8:	fa93 f3a3 	rbit	r3, r3
 80031ec:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80031ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80031f0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80031f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80031f8:	2320      	movs	r3, #32
 80031fa:	e003      	b.n	8003204 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80031fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80031fe:	fab3 f383 	clz	r3, r3
 8003202:	b2db      	uxtb	r3, r3
 8003204:	3301      	adds	r3, #1
 8003206:	f003 031f 	and.w	r3, r3, #31
 800320a:	2101      	movs	r1, #1
 800320c:	fa01 f303 	lsl.w	r3, r1, r3
 8003210:	ea42 0103 	orr.w	r1, r2, r3
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10a      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x562>
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	0e9b      	lsrs	r3, r3, #26
 8003226:	3301      	adds	r3, #1
 8003228:	f003 021f 	and.w	r2, r3, #31
 800322c:	4613      	mov	r3, r2
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	4413      	add	r3, r2
 8003232:	051b      	lsls	r3, r3, #20
 8003234:	e018      	b.n	8003268 <HAL_ADC_ConfigChannel+0x594>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800323e:	fa93 f3a3 	rbit	r3, r3
 8003242:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003246:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800324e:	2320      	movs	r3, #32
 8003250:	e003      	b.n	800325a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003254:	fab3 f383 	clz	r3, r3
 8003258:	b2db      	uxtb	r3, r3
 800325a:	3301      	adds	r3, #1
 800325c:	f003 021f 	and.w	r2, r3, #31
 8003260:	4613      	mov	r3, r2
 8003262:	005b      	lsls	r3, r3, #1
 8003264:	4413      	add	r3, r2
 8003266:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003268:	430b      	orrs	r3, r1
 800326a:	e080      	b.n	800336e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003274:	2b00      	cmp	r3, #0
 8003276:	d107      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x5b4>
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	0e9b      	lsrs	r3, r3, #26
 800327e:	3301      	adds	r3, #1
 8003280:	069b      	lsls	r3, r3, #26
 8003282:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003286:	e015      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x5e0>
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003290:	fa93 f3a3 	rbit	r3, r3
 8003294:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003298:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800329a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 80032a0:	2320      	movs	r3, #32
 80032a2:	e003      	b.n	80032ac <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 80032a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a6:	fab3 f383 	clz	r3, r3
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	3301      	adds	r3, #1
 80032ae:	069b      	lsls	r3, r3, #26
 80032b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d109      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x600>
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	0e9b      	lsrs	r3, r3, #26
 80032c6:	3301      	adds	r3, #1
 80032c8:	f003 031f 	and.w	r3, r3, #31
 80032cc:	2101      	movs	r1, #1
 80032ce:	fa01 f303 	lsl.w	r3, r1, r3
 80032d2:	e017      	b.n	8003304 <HAL_ADC_ConfigChannel+0x630>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032da:	6a3b      	ldr	r3, [r7, #32]
 80032dc:	fa93 f3a3 	rbit	r3, r3
 80032e0:	61fb      	str	r3, [r7, #28]
  return result;
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80032e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80032ec:	2320      	movs	r3, #32
 80032ee:	e003      	b.n	80032f8 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80032f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f2:	fab3 f383 	clz	r3, r3
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	3301      	adds	r3, #1
 80032fa:	f003 031f 	and.w	r3, r3, #31
 80032fe:	2101      	movs	r1, #1
 8003300:	fa01 f303 	lsl.w	r3, r1, r3
 8003304:	ea42 0103 	orr.w	r1, r2, r3
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003310:	2b00      	cmp	r3, #0
 8003312:	d10d      	bne.n	8003330 <HAL_ADC_ConfigChannel+0x65c>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	0e9b      	lsrs	r3, r3, #26
 800331a:	3301      	adds	r3, #1
 800331c:	f003 021f 	and.w	r2, r3, #31
 8003320:	4613      	mov	r3, r2
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	4413      	add	r3, r2
 8003326:	3b1e      	subs	r3, #30
 8003328:	051b      	lsls	r3, r3, #20
 800332a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800332e:	e01d      	b.n	800336c <HAL_ADC_ConfigChannel+0x698>
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	fa93 f3a3 	rbit	r3, r3
 800333c:	613b      	str	r3, [r7, #16]
  return result;
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003342:	69bb      	ldr	r3, [r7, #24]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d103      	bne.n	8003350 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003348:	2320      	movs	r3, #32
 800334a:	e005      	b.n	8003358 <HAL_ADC_ConfigChannel+0x684>
 800334c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	3301      	adds	r3, #1
 800335a:	f003 021f 	and.w	r2, r3, #31
 800335e:	4613      	mov	r3, r2
 8003360:	005b      	lsls	r3, r3, #1
 8003362:	4413      	add	r3, r2
 8003364:	3b1e      	subs	r3, #30
 8003366:	051b      	lsls	r3, r3, #20
 8003368:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800336c:	430b      	orrs	r3, r1
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	6892      	ldr	r2, [r2, #8]
 8003372:	4619      	mov	r1, r3
 8003374:	f7ff f876 	bl	8002464 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	4b44      	ldr	r3, [pc, #272]	; (8003490 <HAL_ADC_ConfigChannel+0x7bc>)
 800337e:	4013      	ands	r3, r2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d07a      	beq.n	800347a <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003384:	4843      	ldr	r0, [pc, #268]	; (8003494 <HAL_ADC_ConfigChannel+0x7c0>)
 8003386:	f7fe ffcb 	bl	8002320 <LL_ADC_GetCommonPathInternalCh>
 800338a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a41      	ldr	r2, [pc, #260]	; (8003498 <HAL_ADC_ConfigChannel+0x7c4>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d12c      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003398:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800339c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d126      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a3c      	ldr	r2, [pc, #240]	; (800349c <HAL_ADC_ConfigChannel+0x7c8>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d004      	beq.n	80033b8 <HAL_ADC_ConfigChannel+0x6e4>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a3b      	ldr	r2, [pc, #236]	; (80034a0 <HAL_ADC_ConfigChannel+0x7cc>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d15d      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033b8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80033bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033c0:	4619      	mov	r1, r3
 80033c2:	4834      	ldr	r0, [pc, #208]	; (8003494 <HAL_ADC_ConfigChannel+0x7c0>)
 80033c4:	f7fe ff99 	bl	80022fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033c8:	4b36      	ldr	r3, [pc, #216]	; (80034a4 <HAL_ADC_ConfigChannel+0x7d0>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	099b      	lsrs	r3, r3, #6
 80033ce:	4a36      	ldr	r2, [pc, #216]	; (80034a8 <HAL_ADC_ConfigChannel+0x7d4>)
 80033d0:	fba2 2303 	umull	r2, r3, r2, r3
 80033d4:	099b      	lsrs	r3, r3, #6
 80033d6:	1c5a      	adds	r2, r3, #1
 80033d8:	4613      	mov	r3, r2
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	4413      	add	r3, r2
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033e2:	e002      	b.n	80033ea <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	3b01      	subs	r3, #1
 80033e8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1f9      	bne.n	80033e4 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033f0:	e040      	b.n	8003474 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a2d      	ldr	r2, [pc, #180]	; (80034ac <HAL_ADC_ConfigChannel+0x7d8>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d118      	bne.n	800342e <HAL_ADC_ConfigChannel+0x75a>
 80033fc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d112      	bne.n	800342e <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a23      	ldr	r2, [pc, #140]	; (800349c <HAL_ADC_ConfigChannel+0x7c8>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d004      	beq.n	800341c <HAL_ADC_ConfigChannel+0x748>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a22      	ldr	r2, [pc, #136]	; (80034a0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d12d      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800341c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003420:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003424:	4619      	mov	r1, r3
 8003426:	481b      	ldr	r0, [pc, #108]	; (8003494 <HAL_ADC_ConfigChannel+0x7c0>)
 8003428:	f7fe ff67 	bl	80022fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800342c:	e024      	b.n	8003478 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a1f      	ldr	r2, [pc, #124]	; (80034b0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d120      	bne.n	800347a <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003438:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800343c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d11a      	bne.n	800347a <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a14      	ldr	r2, [pc, #80]	; (800349c <HAL_ADC_ConfigChannel+0x7c8>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d115      	bne.n	800347a <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800344e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003452:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003456:	4619      	mov	r1, r3
 8003458:	480e      	ldr	r0, [pc, #56]	; (8003494 <HAL_ADC_ConfigChannel+0x7c0>)
 800345a:	f7fe ff4e 	bl	80022fa <LL_ADC_SetCommonPathInternalCh>
 800345e:	e00c      	b.n	800347a <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003464:	f043 0220 	orr.w	r2, r3, #32
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003472:	e002      	b.n	800347a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003474:	bf00      	nop
 8003476:	e000      	b.n	800347a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003478:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2200      	movs	r2, #0
 800347e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003482:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003486:	4618      	mov	r0, r3
 8003488:	37d8      	adds	r7, #216	; 0xd8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	80080000 	.word	0x80080000
 8003494:	50040300 	.word	0x50040300
 8003498:	c7520000 	.word	0xc7520000
 800349c:	50040000 	.word	0x50040000
 80034a0:	50040200 	.word	0x50040200
 80034a4:	20000000 	.word	0x20000000
 80034a8:	053e2d63 	.word	0x053e2d63
 80034ac:	cb840000 	.word	0xcb840000
 80034b0:	80000001 	.word	0x80000001

080034b4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80034bc:	2300      	movs	r3, #0
 80034be:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff f8af 	bl	8002628 <LL_ADC_IsEnabled>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d169      	bne.n	80035a4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	689a      	ldr	r2, [r3, #8]
 80034d6:	4b36      	ldr	r3, [pc, #216]	; (80035b0 <ADC_Enable+0xfc>)
 80034d8:	4013      	ands	r3, r2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00d      	beq.n	80034fa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e2:	f043 0210 	orr.w	r2, r3, #16
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ee:	f043 0201 	orr.w	r2, r3, #1
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e055      	b.n	80035a6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7ff f86a 	bl	80025d8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003504:	482b      	ldr	r0, [pc, #172]	; (80035b4 <ADC_Enable+0x100>)
 8003506:	f7fe ff0b 	bl	8002320 <LL_ADC_GetCommonPathInternalCh>
 800350a:	4603      	mov	r3, r0
 800350c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d013      	beq.n	800353c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003514:	4b28      	ldr	r3, [pc, #160]	; (80035b8 <ADC_Enable+0x104>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	099b      	lsrs	r3, r3, #6
 800351a:	4a28      	ldr	r2, [pc, #160]	; (80035bc <ADC_Enable+0x108>)
 800351c:	fba2 2303 	umull	r2, r3, r2, r3
 8003520:	099b      	lsrs	r3, r3, #6
 8003522:	1c5a      	adds	r2, r3, #1
 8003524:	4613      	mov	r3, r2
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	4413      	add	r3, r2
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800352e:	e002      	b.n	8003536 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	3b01      	subs	r3, #1
 8003534:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	2b00      	cmp	r3, #0
 800353a:	d1f9      	bne.n	8003530 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800353c:	f7fe fe9a 	bl	8002274 <HAL_GetTick>
 8003540:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003542:	e028      	b.n	8003596 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff f86d 	bl	8002628 <LL_ADC_IsEnabled>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d104      	bne.n	800355e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff f83d 	bl	80025d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800355e:	f7fe fe89 	bl	8002274 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	2b02      	cmp	r3, #2
 800356a:	d914      	bls.n	8003596 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b01      	cmp	r3, #1
 8003578:	d00d      	beq.n	8003596 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800357e:	f043 0210 	orr.w	r2, r3, #16
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800358a:	f043 0201 	orr.w	r2, r3, #1
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	e007      	b.n	80035a6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0301 	and.w	r3, r3, #1
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d1cf      	bne.n	8003544 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80035a4:	2300      	movs	r3, #0
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3710      	adds	r7, #16
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}
 80035ae:	bf00      	nop
 80035b0:	8000003f 	.word	0x8000003f
 80035b4:	50040300 	.word	0x50040300
 80035b8:	20000000 	.word	0x20000000
 80035bc:	053e2d63 	.word	0x053e2d63

080035c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b084      	sub	sp, #16
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7ff f83e 	bl	800264e <LL_ADC_IsDisableOngoing>
 80035d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff f825 	bl	8002628 <LL_ADC_IsEnabled>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d047      	beq.n	8003674 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d144      	bne.n	8003674 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 030d 	and.w	r3, r3, #13
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d10c      	bne.n	8003612 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7fe ffff 	bl	8002600 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2203      	movs	r2, #3
 8003608:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800360a:	f7fe fe33 	bl	8002274 <HAL_GetTick>
 800360e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003610:	e029      	b.n	8003666 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003616:	f043 0210 	orr.w	r2, r3, #16
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003622:	f043 0201 	orr.w	r2, r3, #1
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e023      	b.n	8003676 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800362e:	f7fe fe21 	bl	8002274 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d914      	bls.n	8003666 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 0301 	and.w	r3, r3, #1
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00d      	beq.n	8003666 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800364e:	f043 0210 	orr.w	r2, r3, #16
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800365a:	f043 0201 	orr.w	r2, r3, #1
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003662:	2301      	movs	r3, #1
 8003664:	e007      	b.n	8003676 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f003 0301 	and.w	r3, r3, #1
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1dc      	bne.n	800362e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003674:	2300      	movs	r3, #0
}
 8003676:	4618      	mov	r0, r3
 8003678:	3710      	adds	r7, #16
 800367a:	46bd      	mov	sp, r7
 800367c:	bd80      	pop	{r7, pc}

0800367e <LL_ADC_IsEnabled>:
{
 800367e:	b480      	push	{r7}
 8003680:	b083      	sub	sp, #12
 8003682:	af00      	add	r7, sp, #0
 8003684:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 0301 	and.w	r3, r3, #1
 800368e:	2b01      	cmp	r3, #1
 8003690:	d101      	bne.n	8003696 <LL_ADC_IsEnabled+0x18>
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <LL_ADC_IsEnabled+0x1a>
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <LL_ADC_StartCalibration>:
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80036b6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80036c0:	4313      	orrs	r3, r2
 80036c2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	609a      	str	r2, [r3, #8]
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <LL_ADC_IsCalibrationOnGoing>:
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80036e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80036ea:	d101      	bne.n	80036f0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80036ec:	2301      	movs	r3, #1
 80036ee:	e000      	b.n	80036f2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <LL_ADC_REG_IsConversionOngoing>:
{
 80036fe:	b480      	push	{r7}
 8003700:	b083      	sub	sp, #12
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0304 	and.w	r3, r3, #4
 800370e:	2b04      	cmp	r3, #4
 8003710:	d101      	bne.n	8003716 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003712:	2301      	movs	r3, #1
 8003714:	e000      	b.n	8003718 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003716:	2300      	movs	r3, #0
}
 8003718:	4618      	mov	r0, r3
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b084      	sub	sp, #16
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800372e:	2300      	movs	r3, #0
 8003730:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_ADCEx_Calibration_Start+0x1c>
 800373c:	2302      	movs	r3, #2
 800373e:	e04d      	b.n	80037dc <HAL_ADCEx_Calibration_Start+0xb8>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff ff39 	bl	80035c0 <ADC_Disable>
 800374e:	4603      	mov	r3, r0
 8003750:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003752:	7bfb      	ldrb	r3, [r7, #15]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d136      	bne.n	80037c6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003760:	f023 0302 	bic.w	r3, r3, #2
 8003764:	f043 0202 	orr.w	r2, r3, #2
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	6839      	ldr	r1, [r7, #0]
 8003772:	4618      	mov	r0, r3
 8003774:	f7ff ff96 	bl	80036a4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003778:	e014      	b.n	80037a4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	3301      	adds	r3, #1
 800377e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8003786:	d30d      	bcc.n	80037a4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800378c:	f023 0312 	bic.w	r3, r3, #18
 8003790:	f043 0210 	orr.w	r2, r3, #16
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e01b      	b.n	80037dc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff ff94 	bl	80036d6 <LL_ADC_IsCalibrationOnGoing>
 80037ae:	4603      	mov	r3, r0
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1e2      	bne.n	800377a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b8:	f023 0303 	bic.w	r3, r3, #3
 80037bc:	f043 0201 	orr.w	r2, r3, #1
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	655a      	str	r2, [r3, #84]	; 0x54
 80037c4:	e005      	b.n	80037d2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ca:	f043 0210 	orr.w	r2, r3, #16
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80037da:	7bfb      	ldrb	r3, [r7, #15]
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80037e4:	b590      	push	{r4, r7, lr}
 80037e6:	b09f      	sub	sp, #124	; 0x7c
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037ee:	2300      	movs	r3, #0
 80037f0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d101      	bne.n	8003802 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80037fe:	2302      	movs	r3, #2
 8003800:	e093      	b.n	800392a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800380a:	2300      	movs	r3, #0
 800380c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800380e:	2300      	movs	r3, #0
 8003810:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a47      	ldr	r2, [pc, #284]	; (8003934 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d102      	bne.n	8003822 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800381c:	4b46      	ldr	r3, [pc, #280]	; (8003938 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800381e:	60bb      	str	r3, [r7, #8]
 8003820:	e001      	b.n	8003826 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003822:	2300      	movs	r3, #0
 8003824:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10b      	bne.n	8003844 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003830:	f043 0220 	orr.w	r2, r3, #32
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e072      	b.n	800392a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	4618      	mov	r0, r3
 8003848:	f7ff ff59 	bl	80036fe <LL_ADC_REG_IsConversionOngoing>
 800384c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4618      	mov	r0, r3
 8003854:	f7ff ff53 	bl	80036fe <LL_ADC_REG_IsConversionOngoing>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d154      	bne.n	8003908 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800385e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003860:	2b00      	cmp	r3, #0
 8003862:	d151      	bne.n	8003908 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003864:	4b35      	ldr	r3, [pc, #212]	; (800393c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003866:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d02c      	beq.n	80038ca <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	6859      	ldr	r1, [r3, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003882:	035b      	lsls	r3, r3, #13
 8003884:	430b      	orrs	r3, r1
 8003886:	431a      	orrs	r2, r3
 8003888:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800388a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800388c:	4829      	ldr	r0, [pc, #164]	; (8003934 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800388e:	f7ff fef6 	bl	800367e <LL_ADC_IsEnabled>
 8003892:	4604      	mov	r4, r0
 8003894:	4828      	ldr	r0, [pc, #160]	; (8003938 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003896:	f7ff fef2 	bl	800367e <LL_ADC_IsEnabled>
 800389a:	4603      	mov	r3, r0
 800389c:	431c      	orrs	r4, r3
 800389e:	4828      	ldr	r0, [pc, #160]	; (8003940 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80038a0:	f7ff feed 	bl	800367e <LL_ADC_IsEnabled>
 80038a4:	4603      	mov	r3, r0
 80038a6:	4323      	orrs	r3, r4
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d137      	bne.n	800391c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80038ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80038b4:	f023 030f 	bic.w	r3, r3, #15
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	6811      	ldr	r1, [r2, #0]
 80038bc:	683a      	ldr	r2, [r7, #0]
 80038be:	6892      	ldr	r2, [r2, #8]
 80038c0:	430a      	orrs	r2, r1
 80038c2:	431a      	orrs	r2, r3
 80038c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038c6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80038c8:	e028      	b.n	800391c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80038ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80038d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038d4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038d6:	4817      	ldr	r0, [pc, #92]	; (8003934 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80038d8:	f7ff fed1 	bl	800367e <LL_ADC_IsEnabled>
 80038dc:	4604      	mov	r4, r0
 80038de:	4816      	ldr	r0, [pc, #88]	; (8003938 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80038e0:	f7ff fecd 	bl	800367e <LL_ADC_IsEnabled>
 80038e4:	4603      	mov	r3, r0
 80038e6:	431c      	orrs	r4, r3
 80038e8:	4815      	ldr	r0, [pc, #84]	; (8003940 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80038ea:	f7ff fec8 	bl	800367e <LL_ADC_IsEnabled>
 80038ee:	4603      	mov	r3, r0
 80038f0:	4323      	orrs	r3, r4
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d112      	bne.n	800391c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80038f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80038fe:	f023 030f 	bic.w	r3, r3, #15
 8003902:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003904:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003906:	e009      	b.n	800391c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390c:	f043 0220 	orr.w	r2, r3, #32
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800391a:	e000      	b.n	800391e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800391c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003926:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800392a:	4618      	mov	r0, r3
 800392c:	377c      	adds	r7, #124	; 0x7c
 800392e:	46bd      	mov	sp, r7
 8003930:	bd90      	pop	{r4, r7, pc}
 8003932:	bf00      	nop
 8003934:	50040000 	.word	0x50040000
 8003938:	50040100 	.word	0x50040100
 800393c:	50040300 	.word	0x50040300
 8003940:	50040200 	.word	0x50040200

08003944 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003944:	b480      	push	{r7}
 8003946:	b085      	sub	sp, #20
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f003 0307 	and.w	r3, r3, #7
 8003952:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003954:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <__NVIC_SetPriorityGrouping+0x44>)
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800395a:	68ba      	ldr	r2, [r7, #8]
 800395c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003960:	4013      	ands	r3, r2
 8003962:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800396c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003974:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003976:	4a04      	ldr	r2, [pc, #16]	; (8003988 <__NVIC_SetPriorityGrouping+0x44>)
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	60d3      	str	r3, [r2, #12]
}
 800397c:	bf00      	nop
 800397e:	3714      	adds	r7, #20
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	e000ed00 	.word	0xe000ed00

0800398c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800398c:	b480      	push	{r7}
 800398e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003990:	4b04      	ldr	r3, [pc, #16]	; (80039a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	0a1b      	lsrs	r3, r3, #8
 8003996:	f003 0307 	and.w	r3, r3, #7
}
 800399a:	4618      	mov	r0, r3
 800399c:	46bd      	mov	sp, r7
 800399e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a2:	4770      	bx	lr
 80039a4:	e000ed00 	.word	0xe000ed00

080039a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b083      	sub	sp, #12
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	4603      	mov	r3, r0
 80039b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	db0b      	blt.n	80039d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ba:	79fb      	ldrb	r3, [r7, #7]
 80039bc:	f003 021f 	and.w	r2, r3, #31
 80039c0:	4907      	ldr	r1, [pc, #28]	; (80039e0 <__NVIC_EnableIRQ+0x38>)
 80039c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039c6:	095b      	lsrs	r3, r3, #5
 80039c8:	2001      	movs	r0, #1
 80039ca:	fa00 f202 	lsl.w	r2, r0, r2
 80039ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80039d2:	bf00      	nop
 80039d4:	370c      	adds	r7, #12
 80039d6:	46bd      	mov	sp, r7
 80039d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	e000e100 	.word	0xe000e100

080039e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	4603      	mov	r3, r0
 80039ec:	6039      	str	r1, [r7, #0]
 80039ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	db0a      	blt.n	8003a0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	b2da      	uxtb	r2, r3
 80039fc:	490c      	ldr	r1, [pc, #48]	; (8003a30 <__NVIC_SetPriority+0x4c>)
 80039fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a02:	0112      	lsls	r2, r2, #4
 8003a04:	b2d2      	uxtb	r2, r2
 8003a06:	440b      	add	r3, r1
 8003a08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a0c:	e00a      	b.n	8003a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	b2da      	uxtb	r2, r3
 8003a12:	4908      	ldr	r1, [pc, #32]	; (8003a34 <__NVIC_SetPriority+0x50>)
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	f003 030f 	and.w	r3, r3, #15
 8003a1a:	3b04      	subs	r3, #4
 8003a1c:	0112      	lsls	r2, r2, #4
 8003a1e:	b2d2      	uxtb	r2, r2
 8003a20:	440b      	add	r3, r1
 8003a22:	761a      	strb	r2, [r3, #24]
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	e000e100 	.word	0xe000e100
 8003a34:	e000ed00 	.word	0xe000ed00

08003a38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b089      	sub	sp, #36	; 0x24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f003 0307 	and.w	r3, r3, #7
 8003a4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a4c:	69fb      	ldr	r3, [r7, #28]
 8003a4e:	f1c3 0307 	rsb	r3, r3, #7
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	bf28      	it	cs
 8003a56:	2304      	movcs	r3, #4
 8003a58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	3304      	adds	r3, #4
 8003a5e:	2b06      	cmp	r3, #6
 8003a60:	d902      	bls.n	8003a68 <NVIC_EncodePriority+0x30>
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	3b03      	subs	r3, #3
 8003a66:	e000      	b.n	8003a6a <NVIC_EncodePriority+0x32>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	fa02 f303 	lsl.w	r3, r2, r3
 8003a76:	43da      	mvns	r2, r3
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	401a      	ands	r2, r3
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a80:	f04f 31ff 	mov.w	r1, #4294967295
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	fa01 f303 	lsl.w	r3, r1, r3
 8003a8a:	43d9      	mvns	r1, r3
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a90:	4313      	orrs	r3, r2
         );
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3724      	adds	r7, #36	; 0x24
 8003a96:	46bd      	mov	sp, r7
 8003a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9c:	4770      	bx	lr
	...

08003aa0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ab0:	d301      	bcc.n	8003ab6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e00f      	b.n	8003ad6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ab6:	4a0a      	ldr	r2, [pc, #40]	; (8003ae0 <SysTick_Config+0x40>)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3b01      	subs	r3, #1
 8003abc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003abe:	210f      	movs	r1, #15
 8003ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac4:	f7ff ff8e 	bl	80039e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <SysTick_Config+0x40>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ace:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <SysTick_Config+0x40>)
 8003ad0:	2207      	movs	r2, #7
 8003ad2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ad4:	2300      	movs	r3, #0
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	e000e010 	.word	0xe000e010

08003ae4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003aec:	6878      	ldr	r0, [r7, #4]
 8003aee:	f7ff ff29 	bl	8003944 <__NVIC_SetPriorityGrouping>
}
 8003af2:	bf00      	nop
 8003af4:	3708      	adds	r7, #8
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	b086      	sub	sp, #24
 8003afe:	af00      	add	r7, sp, #0
 8003b00:	4603      	mov	r3, r0
 8003b02:	60b9      	str	r1, [r7, #8]
 8003b04:	607a      	str	r2, [r7, #4]
 8003b06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003b0c:	f7ff ff3e 	bl	800398c <__NVIC_GetPriorityGrouping>
 8003b10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b12:	687a      	ldr	r2, [r7, #4]
 8003b14:	68b9      	ldr	r1, [r7, #8]
 8003b16:	6978      	ldr	r0, [r7, #20]
 8003b18:	f7ff ff8e 	bl	8003a38 <NVIC_EncodePriority>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b22:	4611      	mov	r1, r2
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7ff ff5d 	bl	80039e4 <__NVIC_SetPriority>
}
 8003b2a:	bf00      	nop
 8003b2c:	3718      	adds	r7, #24
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b082      	sub	sp, #8
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	4603      	mov	r3, r0
 8003b3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7ff ff31 	bl	80039a8 <__NVIC_EnableIRQ>
}
 8003b46:	bf00      	nop
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b082      	sub	sp, #8
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f7ff ffa2 	bl	8003aa0 <SysTick_Config>
 8003b5c:	4603      	mov	r3, r0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3708      	adds	r7, #8
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
	...

08003b68 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e0ac      	b.n	8003cd4 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f000 f8b2 	bl	8003ce8 <DFSDM_GetChannelFromInstance>
 8003b84:	4603      	mov	r3, r0
 8003b86:	4a55      	ldr	r2, [pc, #340]	; (8003cdc <HAL_DFSDM_ChannelInit+0x174>)
 8003b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d001      	beq.n	8003b94 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e09f      	b.n	8003cd4 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7fd ff57 	bl	8001a48 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8003b9a:	4b51      	ldr	r3, [pc, #324]	; (8003ce0 <HAL_DFSDM_ChannelInit+0x178>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	4a4f      	ldr	r2, [pc, #316]	; (8003ce0 <HAL_DFSDM_ChannelInit+0x178>)
 8003ba2:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8003ba4:	4b4e      	ldr	r3, [pc, #312]	; (8003ce0 <HAL_DFSDM_ChannelInit+0x178>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	2b01      	cmp	r3, #1
 8003baa:	d125      	bne.n	8003bf8 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003bac:	4b4d      	ldr	r3, [pc, #308]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a4c      	ldr	r2, [pc, #304]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bb2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003bb6:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003bb8:	4b4a      	ldr	r3, [pc, #296]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	4948      	ldr	r1, [pc, #288]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8003bc6:	4b47      	ldr	r3, [pc, #284]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a46      	ldr	r2, [pc, #280]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bcc:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8003bd0:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	791b      	ldrb	r3, [r3, #4]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d108      	bne.n	8003bec <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003bda:	4b42      	ldr	r3, [pc, #264]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	041b      	lsls	r3, r3, #16
 8003be6:	493f      	ldr	r1, [pc, #252]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003bec:	4b3d      	ldr	r3, [pc, #244]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	4a3c      	ldr	r2, [pc, #240]	; (8003ce4 <HAL_DFSDM_ChannelInit+0x17c>)
 8003bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003bf6:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8003c06:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	6819      	ldr	r1, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003c16:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003c1c:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f022 020f 	bic.w	r2, r2, #15
 8003c34:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6819      	ldr	r1, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8003c44:	431a      	orrs	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	430a      	orrs	r2, r1
 8003c4c:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8003c5c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6899      	ldr	r1, [r3, #8]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8003c70:	431a      	orrs	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	430a      	orrs	r2, r1
 8003c78:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f002 0207 	and.w	r2, r2, #7
 8003c88:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	6859      	ldr	r1, [r3, #4]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c94:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	430a      	orrs	r2, r1
 8003ca4:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003cb4:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 f810 	bl	8003ce8 <DFSDM_GetChannelFromInstance>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	4904      	ldr	r1, [pc, #16]	; (8003cdc <HAL_DFSDM_ChannelInit+0x174>)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3708      	adds	r7, #8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	200009b4 	.word	0x200009b4
 8003ce0:	200009b0 	.word	0x200009b0
 8003ce4:	40016000 	.word	0x40016000

08003ce8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	4a1c      	ldr	r2, [pc, #112]	; (8003d64 <DFSDM_GetChannelFromInstance+0x7c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d102      	bne.n	8003cfe <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	60fb      	str	r3, [r7, #12]
 8003cfc:	e02b      	b.n	8003d56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	4a19      	ldr	r2, [pc, #100]	; (8003d68 <DFSDM_GetChannelFromInstance+0x80>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d102      	bne.n	8003d0c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8003d06:	2301      	movs	r3, #1
 8003d08:	60fb      	str	r3, [r7, #12]
 8003d0a:	e024      	b.n	8003d56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a17      	ldr	r2, [pc, #92]	; (8003d6c <DFSDM_GetChannelFromInstance+0x84>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d102      	bne.n	8003d1a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8003d14:	2302      	movs	r3, #2
 8003d16:	60fb      	str	r3, [r7, #12]
 8003d18:	e01d      	b.n	8003d56 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	4a14      	ldr	r2, [pc, #80]	; (8003d70 <DFSDM_GetChannelFromInstance+0x88>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d102      	bne.n	8003d28 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8003d22:	2304      	movs	r3, #4
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	e016      	b.n	8003d56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a12      	ldr	r2, [pc, #72]	; (8003d74 <DFSDM_GetChannelFromInstance+0x8c>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d102      	bne.n	8003d36 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8003d30:	2305      	movs	r3, #5
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	e00f      	b.n	8003d56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a0f      	ldr	r2, [pc, #60]	; (8003d78 <DFSDM_GetChannelFromInstance+0x90>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d102      	bne.n	8003d44 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8003d3e:	2306      	movs	r3, #6
 8003d40:	60fb      	str	r3, [r7, #12]
 8003d42:	e008      	b.n	8003d56 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	4a0d      	ldr	r2, [pc, #52]	; (8003d7c <DFSDM_GetChannelFromInstance+0x94>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d102      	bne.n	8003d52 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003d4c:	2307      	movs	r3, #7
 8003d4e:	60fb      	str	r3, [r7, #12]
 8003d50:	e001      	b.n	8003d56 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8003d52:	2303      	movs	r3, #3
 8003d54:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003d56:	68fb      	ldr	r3, [r7, #12]
}
 8003d58:	4618      	mov	r0, r3
 8003d5a:	3714      	adds	r7, #20
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr
 8003d64:	40016000 	.word	0x40016000
 8003d68:	40016020 	.word	0x40016020
 8003d6c:	40016040 	.word	0x40016040
 8003d70:	40016080 	.word	0x40016080
 8003d74:	400160a0 	.word	0x400160a0
 8003d78:	400160c0 	.word	0x400160c0
 8003d7c:	400160e0 	.word	0x400160e0

08003d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b087      	sub	sp, #28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
 8003d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d8e:	e17f      	b.n	8004090 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	2101      	movs	r1, #1
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f000 8171 	beq.w	800408a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f003 0303 	and.w	r3, r3, #3
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d005      	beq.n	8003dc0 <HAL_GPIO_Init+0x40>
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f003 0303 	and.w	r3, r3, #3
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d130      	bne.n	8003e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003dc6:	697b      	ldr	r3, [r7, #20]
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	2203      	movs	r2, #3
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	68da      	ldr	r2, [r3, #12]
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	005b      	lsls	r3, r3, #1
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003df6:	2201      	movs	r2, #1
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	4013      	ands	r3, r2
 8003e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	091b      	lsrs	r3, r3, #4
 8003e0c:	f003 0201 	and.w	r2, r3, #1
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	fa02 f303 	lsl.w	r3, r2, r3
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f003 0303 	and.w	r3, r3, #3
 8003e2a:	2b03      	cmp	r3, #3
 8003e2c:	d118      	bne.n	8003e60 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003e34:	2201      	movs	r2, #1
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	693a      	ldr	r2, [r7, #16]
 8003e40:	4013      	ands	r3, r2
 8003e42:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	08db      	lsrs	r3, r3, #3
 8003e4a:	f003 0201 	and.w	r2, r3, #1
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	693a      	ldr	r2, [r7, #16]
 8003e56:	4313      	orrs	r3, r2
 8003e58:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	693a      	ldr	r2, [r7, #16]
 8003e5e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f003 0303 	and.w	r3, r3, #3
 8003e68:	2b03      	cmp	r3, #3
 8003e6a:	d017      	beq.n	8003e9c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	2203      	movs	r2, #3
 8003e78:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7c:	43db      	mvns	r3, r3
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4013      	ands	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	689a      	ldr	r2, [r3, #8]
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	f003 0303 	and.w	r3, r3, #3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d123      	bne.n	8003ef0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	08da      	lsrs	r2, r3, #3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3208      	adds	r2, #8
 8003eb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	f003 0307 	and.w	r3, r3, #7
 8003ebc:	009b      	lsls	r3, r3, #2
 8003ebe:	220f      	movs	r2, #15
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	693a      	ldr	r2, [r7, #16]
 8003ec8:	4013      	ands	r3, r2
 8003eca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	691a      	ldr	r2, [r3, #16]
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	f003 0307 	and.w	r3, r3, #7
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	693a      	ldr	r2, [r7, #16]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	08da      	lsrs	r2, r3, #3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	3208      	adds	r2, #8
 8003eea:	6939      	ldr	r1, [r7, #16]
 8003eec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	2203      	movs	r2, #3
 8003efc:	fa02 f303 	lsl.w	r3, r2, r3
 8003f00:	43db      	mvns	r3, r3
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	4013      	ands	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f003 0203 	and.w	r2, r3, #3
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	fa02 f303 	lsl.w	r3, r2, r3
 8003f18:	693a      	ldr	r2, [r7, #16]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	693a      	ldr	r2, [r7, #16]
 8003f22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f000 80ac 	beq.w	800408a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f32:	4b5f      	ldr	r3, [pc, #380]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8003f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f36:	4a5e      	ldr	r2, [pc, #376]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8003f38:	f043 0301 	orr.w	r3, r3, #1
 8003f3c:	6613      	str	r3, [r2, #96]	; 0x60
 8003f3e:	4b5c      	ldr	r3, [pc, #368]	; (80040b0 <HAL_GPIO_Init+0x330>)
 8003f40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f42:	f003 0301 	and.w	r3, r3, #1
 8003f46:	60bb      	str	r3, [r7, #8]
 8003f48:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f4a:	4a5a      	ldr	r2, [pc, #360]	; (80040b4 <HAL_GPIO_Init+0x334>)
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	089b      	lsrs	r3, r3, #2
 8003f50:	3302      	adds	r3, #2
 8003f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f56:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f003 0303 	and.w	r3, r3, #3
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	220f      	movs	r2, #15
 8003f62:	fa02 f303 	lsl.w	r3, r2, r3
 8003f66:	43db      	mvns	r3, r3
 8003f68:	693a      	ldr	r2, [r7, #16]
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003f74:	d025      	beq.n	8003fc2 <HAL_GPIO_Init+0x242>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a4f      	ldr	r2, [pc, #316]	; (80040b8 <HAL_GPIO_Init+0x338>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d01f      	beq.n	8003fbe <HAL_GPIO_Init+0x23e>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a4e      	ldr	r2, [pc, #312]	; (80040bc <HAL_GPIO_Init+0x33c>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d019      	beq.n	8003fba <HAL_GPIO_Init+0x23a>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a4d      	ldr	r2, [pc, #308]	; (80040c0 <HAL_GPIO_Init+0x340>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d013      	beq.n	8003fb6 <HAL_GPIO_Init+0x236>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a4c      	ldr	r2, [pc, #304]	; (80040c4 <HAL_GPIO_Init+0x344>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d00d      	beq.n	8003fb2 <HAL_GPIO_Init+0x232>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a4b      	ldr	r2, [pc, #300]	; (80040c8 <HAL_GPIO_Init+0x348>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d007      	beq.n	8003fae <HAL_GPIO_Init+0x22e>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a4a      	ldr	r2, [pc, #296]	; (80040cc <HAL_GPIO_Init+0x34c>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d101      	bne.n	8003faa <HAL_GPIO_Init+0x22a>
 8003fa6:	2306      	movs	r3, #6
 8003fa8:	e00c      	b.n	8003fc4 <HAL_GPIO_Init+0x244>
 8003faa:	2307      	movs	r3, #7
 8003fac:	e00a      	b.n	8003fc4 <HAL_GPIO_Init+0x244>
 8003fae:	2305      	movs	r3, #5
 8003fb0:	e008      	b.n	8003fc4 <HAL_GPIO_Init+0x244>
 8003fb2:	2304      	movs	r3, #4
 8003fb4:	e006      	b.n	8003fc4 <HAL_GPIO_Init+0x244>
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e004      	b.n	8003fc4 <HAL_GPIO_Init+0x244>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e002      	b.n	8003fc4 <HAL_GPIO_Init+0x244>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e000      	b.n	8003fc4 <HAL_GPIO_Init+0x244>
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	697a      	ldr	r2, [r7, #20]
 8003fc6:	f002 0203 	and.w	r2, r2, #3
 8003fca:	0092      	lsls	r2, r2, #2
 8003fcc:	4093      	lsls	r3, r2
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fd4:	4937      	ldr	r1, [pc, #220]	; (80040b4 <HAL_GPIO_Init+0x334>)
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	089b      	lsrs	r3, r3, #2
 8003fda:	3302      	adds	r3, #2
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fe2:	4b3b      	ldr	r3, [pc, #236]	; (80040d0 <HAL_GPIO_Init+0x350>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	43db      	mvns	r3, r3
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	4313      	orrs	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004006:	4a32      	ldr	r2, [pc, #200]	; (80040d0 <HAL_GPIO_Init+0x350>)
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800400c:	4b30      	ldr	r3, [pc, #192]	; (80040d0 <HAL_GPIO_Init+0x350>)
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	43db      	mvns	r3, r3
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	4013      	ands	r3, r2
 800401a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d003      	beq.n	8004030 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	4313      	orrs	r3, r2
 800402e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004030:	4a27      	ldr	r2, [pc, #156]	; (80040d0 <HAL_GPIO_Init+0x350>)
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004036:	4b26      	ldr	r3, [pc, #152]	; (80040d0 <HAL_GPIO_Init+0x350>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	43db      	mvns	r3, r3
 8004040:	693a      	ldr	r2, [r7, #16]
 8004042:	4013      	ands	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d003      	beq.n	800405a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4313      	orrs	r3, r2
 8004058:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800405a:	4a1d      	ldr	r2, [pc, #116]	; (80040d0 <HAL_GPIO_Init+0x350>)
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004060:	4b1b      	ldr	r3, [pc, #108]	; (80040d0 <HAL_GPIO_Init+0x350>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	43db      	mvns	r3, r3
 800406a:	693a      	ldr	r2, [r7, #16]
 800406c:	4013      	ands	r3, r2
 800406e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800407c:	693a      	ldr	r2, [r7, #16]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	4313      	orrs	r3, r2
 8004082:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004084:	4a12      	ldr	r2, [pc, #72]	; (80040d0 <HAL_GPIO_Init+0x350>)
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	3301      	adds	r3, #1
 800408e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	fa22 f303 	lsr.w	r3, r2, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	f47f ae78 	bne.w	8003d90 <HAL_GPIO_Init+0x10>
  }
}
 80040a0:	bf00      	nop
 80040a2:	bf00      	nop
 80040a4:	371c      	adds	r7, #28
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	40021000 	.word	0x40021000
 80040b4:	40010000 	.word	0x40010000
 80040b8:	48000400 	.word	0x48000400
 80040bc:	48000800 	.word	0x48000800
 80040c0:	48000c00 	.word	0x48000c00
 80040c4:	48001000 	.word	0x48001000
 80040c8:	48001400 	.word	0x48001400
 80040cc:	48001800 	.word	0x48001800
 80040d0:	40010400 	.word	0x40010400

080040d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	460b      	mov	r3, r1
 80040de:	807b      	strh	r3, [r7, #2]
 80040e0:	4613      	mov	r3, r2
 80040e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040e4:	787b      	ldrb	r3, [r7, #1]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d003      	beq.n	80040f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040ea:	887a      	ldrh	r2, [r7, #2]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040f0:	e002      	b.n	80040f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040f2:	887a      	ldrh	r2, [r7, #2]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80040f8:	bf00      	nop
 80040fa:	370c      	adds	r7, #12
 80040fc:	46bd      	mov	sp, r7
 80040fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004102:	4770      	bx	lr

08004104 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004104:	b480      	push	{r7}
 8004106:	b085      	sub	sp, #20
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	460b      	mov	r3, r1
 800410e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004116:	887a      	ldrh	r2, [r7, #2]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	4013      	ands	r3, r2
 800411c:	041a      	lsls	r2, r3, #16
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	43d9      	mvns	r1, r3
 8004122:	887b      	ldrh	r3, [r7, #2]
 8004124:	400b      	ands	r3, r1
 8004126:	431a      	orrs	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	619a      	str	r2, [r3, #24]
}
 800412c:	bf00      	nop
 800412e:	3714      	adds	r7, #20
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	4603      	mov	r3, r0
 8004140:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004142:	4b08      	ldr	r3, [pc, #32]	; (8004164 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004144:	695a      	ldr	r2, [r3, #20]
 8004146:	88fb      	ldrh	r3, [r7, #6]
 8004148:	4013      	ands	r3, r2
 800414a:	2b00      	cmp	r3, #0
 800414c:	d006      	beq.n	800415c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800414e:	4a05      	ldr	r2, [pc, #20]	; (8004164 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004150:	88fb      	ldrh	r3, [r7, #6]
 8004152:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004154:	88fb      	ldrh	r3, [r7, #6]
 8004156:	4618      	mov	r0, r3
 8004158:	f000 f806 	bl	8004168 <HAL_GPIO_EXTI_Callback>
  }
}
 800415c:	bf00      	nop
 800415e:	3708      	adds	r7, #8
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40010400 	.word	0x40010400

08004168 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	4603      	mov	r3, r0
 8004170:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800417e:	b580      	push	{r7, lr}
 8004180:	b082      	sub	sp, #8
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d101      	bne.n	8004190 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e081      	b.n	8004294 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004196:	b2db      	uxtb	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d106      	bne.n	80041aa <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7fd fcb3 	bl	8001b10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2224      	movs	r2, #36	; 0x24
 80041ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f022 0201 	bic.w	r2, r2, #1
 80041c0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685a      	ldr	r2, [r3, #4]
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80041ce:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689a      	ldr	r2, [r3, #8]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041de:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d107      	bne.n	80041f8 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	689a      	ldr	r2, [r3, #8]
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041f4:	609a      	str	r2, [r3, #8]
 80041f6:	e006      	b.n	8004206 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004204:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	2b02      	cmp	r3, #2
 800420c:	d104      	bne.n	8004218 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004216:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004226:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800422a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68da      	ldr	r2, [r3, #12]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800423a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691a      	ldr	r2, [r3, #16]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	69d9      	ldr	r1, [r3, #28]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6a1a      	ldr	r2, [r3, #32]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f042 0201 	orr.w	r2, r2, #1
 8004274:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2220      	movs	r2, #32
 8004280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004292:	2300      	movs	r3, #0
}
 8004294:	4618      	mov	r0, r3
 8004296:	3708      	adds	r7, #8
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	2b20      	cmp	r3, #32
 80042b0:	d138      	bne.n	8004324 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80042bc:	2302      	movs	r3, #2
 80042be:	e032      	b.n	8004326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2224      	movs	r2, #36	; 0x24
 80042cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0201 	bic.w	r2, r2, #1
 80042de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80042ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	6819      	ldr	r1, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	683a      	ldr	r2, [r7, #0]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0201 	orr.w	r2, r2, #1
 800430e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004320:	2300      	movs	r3, #0
 8004322:	e000      	b.n	8004326 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004324:	2302      	movs	r3, #2
  }
}
 8004326:	4618      	mov	r0, r3
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004332:	b480      	push	{r7}
 8004334:	b085      	sub	sp, #20
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
 800433a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b20      	cmp	r3, #32
 8004346:	d139      	bne.n	80043bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800434e:	2b01      	cmp	r3, #1
 8004350:	d101      	bne.n	8004356 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004352:	2302      	movs	r3, #2
 8004354:	e033      	b.n	80043be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2224      	movs	r2, #36	; 0x24
 8004362:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0201 	bic.w	r2, r2, #1
 8004374:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004384:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	021b      	lsls	r3, r3, #8
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	4313      	orrs	r3, r2
 800438e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f042 0201 	orr.w	r2, r2, #1
 80043a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043b8:	2300      	movs	r3, #0
 80043ba:	e000      	b.n	80043be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80043bc:	2302      	movs	r3, #2
  }
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr

080043ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80043ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043cc:	b08f      	sub	sp, #60	; 0x3c
 80043ce:	af0a      	add	r7, sp, #40	; 0x28
 80043d0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d101      	bne.n	80043dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	e116      	b.n	800460a <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d106      	bne.n	80043fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7fd fd14 	bl	8001e24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2203      	movs	r2, #3
 8004400:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004408:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800440c:	2b00      	cmp	r3, #0
 800440e:	d102      	bne.n	8004416 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	4618      	mov	r0, r3
 800441c:	f002 fb43 	bl	8006aa6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	603b      	str	r3, [r7, #0]
 8004426:	687e      	ldr	r6, [r7, #4]
 8004428:	466d      	mov	r5, sp
 800442a:	f106 0410 	add.w	r4, r6, #16
 800442e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004430:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004432:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004434:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004436:	e894 0003 	ldmia.w	r4, {r0, r1}
 800443a:	e885 0003 	stmia.w	r5, {r0, r1}
 800443e:	1d33      	adds	r3, r6, #4
 8004440:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004442:	6838      	ldr	r0, [r7, #0]
 8004444:	f002 fb03 	bl	8006a4e <USB_CoreInit>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2202      	movs	r2, #2
 8004452:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e0d7      	b.n	800460a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2100      	movs	r1, #0
 8004460:	4618      	mov	r0, r3
 8004462:	f002 fb31 	bl	8006ac8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004466:	2300      	movs	r3, #0
 8004468:	73fb      	strb	r3, [r7, #15]
 800446a:	e04a      	b.n	8004502 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800446c:	7bfa      	ldrb	r2, [r7, #15]
 800446e:	6879      	ldr	r1, [r7, #4]
 8004470:	4613      	mov	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	440b      	add	r3, r1
 800447a:	333d      	adds	r3, #61	; 0x3d
 800447c:	2201      	movs	r2, #1
 800447e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004480:	7bfa      	ldrb	r2, [r7, #15]
 8004482:	6879      	ldr	r1, [r7, #4]
 8004484:	4613      	mov	r3, r2
 8004486:	00db      	lsls	r3, r3, #3
 8004488:	4413      	add	r3, r2
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	440b      	add	r3, r1
 800448e:	333c      	adds	r3, #60	; 0x3c
 8004490:	7bfa      	ldrb	r2, [r7, #15]
 8004492:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004494:	7bfa      	ldrb	r2, [r7, #15]
 8004496:	7bfb      	ldrb	r3, [r7, #15]
 8004498:	b298      	uxth	r0, r3
 800449a:	6879      	ldr	r1, [r7, #4]
 800449c:	4613      	mov	r3, r2
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	4413      	add	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	3344      	adds	r3, #68	; 0x44
 80044a8:	4602      	mov	r2, r0
 80044aa:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80044ac:	7bfa      	ldrb	r2, [r7, #15]
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	00db      	lsls	r3, r3, #3
 80044b4:	4413      	add	r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	440b      	add	r3, r1
 80044ba:	3340      	adds	r3, #64	; 0x40
 80044bc:	2200      	movs	r2, #0
 80044be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80044c0:	7bfa      	ldrb	r2, [r7, #15]
 80044c2:	6879      	ldr	r1, [r7, #4]
 80044c4:	4613      	mov	r3, r2
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	4413      	add	r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	3348      	adds	r3, #72	; 0x48
 80044d0:	2200      	movs	r2, #0
 80044d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80044d4:	7bfa      	ldrb	r2, [r7, #15]
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	4613      	mov	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	440b      	add	r3, r1
 80044e2:	334c      	adds	r3, #76	; 0x4c
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80044e8:	7bfa      	ldrb	r2, [r7, #15]
 80044ea:	6879      	ldr	r1, [r7, #4]
 80044ec:	4613      	mov	r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	4413      	add	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	440b      	add	r3, r1
 80044f6:	3354      	adds	r3, #84	; 0x54
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044fc:	7bfb      	ldrb	r3, [r7, #15]
 80044fe:	3301      	adds	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
 8004502:	7bfa      	ldrb	r2, [r7, #15]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	429a      	cmp	r2, r3
 800450a:	d3af      	bcc.n	800446c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]
 8004510:	e044      	b.n	800459c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004512:	7bfa      	ldrb	r2, [r7, #15]
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	4613      	mov	r3, r2
 8004518:	00db      	lsls	r3, r3, #3
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004524:	2200      	movs	r2, #0
 8004526:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004528:	7bfa      	ldrb	r2, [r7, #15]
 800452a:	6879      	ldr	r1, [r7, #4]
 800452c:	4613      	mov	r3, r2
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800453a:	7bfa      	ldrb	r2, [r7, #15]
 800453c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800453e:	7bfa      	ldrb	r2, [r7, #15]
 8004540:	6879      	ldr	r1, [r7, #4]
 8004542:	4613      	mov	r3, r2
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	4413      	add	r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	440b      	add	r3, r1
 800454c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8004550:	2200      	movs	r2, #0
 8004552:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004554:	7bfa      	ldrb	r2, [r7, #15]
 8004556:	6879      	ldr	r1, [r7, #4]
 8004558:	4613      	mov	r3, r2
 800455a:	00db      	lsls	r3, r3, #3
 800455c:	4413      	add	r3, r2
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	440b      	add	r3, r1
 8004562:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004566:	2200      	movs	r2, #0
 8004568:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800456a:	7bfa      	ldrb	r2, [r7, #15]
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	00db      	lsls	r3, r3, #3
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	440b      	add	r3, r1
 8004578:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004580:	7bfa      	ldrb	r2, [r7, #15]
 8004582:	6879      	ldr	r1, [r7, #4]
 8004584:	4613      	mov	r3, r2
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	4413      	add	r3, r2
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	440b      	add	r3, r1
 800458e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	3301      	adds	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
 800459c:	7bfa      	ldrb	r2, [r7, #15]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d3b5      	bcc.n	8004512 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	603b      	str	r3, [r7, #0]
 80045ac:	687e      	ldr	r6, [r7, #4]
 80045ae:	466d      	mov	r5, sp
 80045b0:	f106 0410 	add.w	r4, r6, #16
 80045b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80045ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80045bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80045c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80045c4:	1d33      	adds	r3, r6, #4
 80045c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80045c8:	6838      	ldr	r0, [r7, #0]
 80045ca:	f002 fac9 	bl	8006b60 <USB_DevInit>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d005      	beq.n	80045e0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e014      	b.n	800460a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d102      	bne.n	80045fe <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 f80a 	bl	8004612 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4618      	mov	r0, r3
 8004604:	f002 fc75 	bl	8006ef2 <USB_DevDisconnect>

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004612 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004612:	b480      	push	{r7}
 8004614:	b085      	sub	sp, #20
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004640:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004644:	f043 0303 	orr.w	r3, r3, #3
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
	...

0800465c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800465c:	b480      	push	{r7}
 800465e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004660:	4b05      	ldr	r3, [pc, #20]	; (8004678 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a04      	ldr	r2, [pc, #16]	; (8004678 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800466a:	6013      	str	r3, [r2, #0]
}
 800466c:	bf00      	nop
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40007000 	.word	0x40007000

0800467c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004680:	4b04      	ldr	r3, [pc, #16]	; (8004694 <HAL_PWREx_GetVoltageRange+0x18>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004688:	4618      	mov	r0, r3
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr
 8004692:	bf00      	nop
 8004694:	40007000 	.word	0x40007000

08004698 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046a6:	d130      	bne.n	800470a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80046a8:	4b23      	ldr	r3, [pc, #140]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80046b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80046b4:	d038      	beq.n	8004728 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046b6:	4b20      	ldr	r3, [pc, #128]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80046be:	4a1e      	ldr	r2, [pc, #120]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80046c4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80046c6:	4b1d      	ldr	r3, [pc, #116]	; (800473c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2232      	movs	r2, #50	; 0x32
 80046cc:	fb02 f303 	mul.w	r3, r2, r3
 80046d0:	4a1b      	ldr	r2, [pc, #108]	; (8004740 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80046d2:	fba2 2303 	umull	r2, r3, r2, r3
 80046d6:	0c9b      	lsrs	r3, r3, #18
 80046d8:	3301      	adds	r3, #1
 80046da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046dc:	e002      	b.n	80046e4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	3b01      	subs	r3, #1
 80046e2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046e4:	4b14      	ldr	r3, [pc, #80]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046f0:	d102      	bne.n	80046f8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d1f2      	bne.n	80046de <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046f8:	4b0f      	ldr	r3, [pc, #60]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80046fa:	695b      	ldr	r3, [r3, #20]
 80046fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004700:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004704:	d110      	bne.n	8004728 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e00f      	b.n	800472a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800470a:	4b0b      	ldr	r3, [pc, #44]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004712:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004716:	d007      	beq.n	8004728 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004718:	4b07      	ldr	r3, [pc, #28]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004720:	4a05      	ldr	r2, [pc, #20]	; (8004738 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004722:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004726:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40007000 	.word	0x40007000
 800473c:	20000000 	.word	0x20000000
 8004740:	431bde83 	.word	0x431bde83

08004744 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8004748:	4b05      	ldr	r3, [pc, #20]	; (8004760 <HAL_PWREx_EnableVddUSB+0x1c>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	4a04      	ldr	r2, [pc, #16]	; (8004760 <HAL_PWREx_EnableVddUSB+0x1c>)
 800474e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004752:	6053      	str	r3, [r2, #4]
}
 8004754:	bf00      	nop
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40007000 	.word	0x40007000

08004764 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b086      	sub	sp, #24
 8004768:	af02      	add	r7, sp, #8
 800476a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800476c:	f7fd fd82 	bl	8002274 <HAL_GetTick>
 8004770:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d101      	bne.n	800477c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e063      	b.n	8004844 <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b00      	cmp	r3, #0
 8004786:	d10b      	bne.n	80047a0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f7fd fa1b 	bl	8001bcc <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004796:	f241 3188 	movw	r1, #5000	; 0x1388
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f000 f858 	bl	8004850 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	3b01      	subs	r3, #1
 80047b0:	021a      	lsls	r2, r3, #8
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	430a      	orrs	r2, r1
 80047b8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047be:	9300      	str	r3, [sp, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	2120      	movs	r1, #32
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f850 	bl	800486c <QSPI_WaitFlagStateUntilTimeout>
 80047cc:	4603      	mov	r3, r0
 80047ce:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80047d0:	7afb      	ldrb	r3, [r7, #11]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d131      	bne.n	800483a <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047e0:	f023 0310 	bic.w	r3, r3, #16
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6852      	ldr	r2, [r2, #4]
 80047e8:	0611      	lsls	r1, r2, #24
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	68d2      	ldr	r2, [r2, #12]
 80047ee:	4311      	orrs	r1, r2
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6812      	ldr	r2, [r2, #0]
 80047f4:	430b      	orrs	r3, r1
 80047f6:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	4b13      	ldr	r3, [pc, #76]	; (800484c <HAL_QSPI_Init+0xe8>)
 8004800:	4013      	ands	r3, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6912      	ldr	r2, [r2, #16]
 8004806:	0411      	lsls	r1, r2, #16
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6952      	ldr	r2, [r2, #20]
 800480c:	4311      	orrs	r1, r2
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	6992      	ldr	r2, [r2, #24]
 8004812:	4311      	orrs	r1, r2
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6812      	ldr	r2, [r2, #0]
 8004818:	430b      	orrs	r3, r1
 800481a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f042 0201 	orr.w	r2, r2, #1
 800482a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004842:	7afb      	ldrb	r3, [r7, #11]
}
 8004844:	4618      	mov	r0, r3
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	ffe0f8fe 	.word	0xffe0f8fe

08004850 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	603b      	str	r3, [r7, #0]
 8004878:	4613      	mov	r3, r2
 800487a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800487c:	e01a      	b.n	80048b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004884:	d016      	beq.n	80048b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004886:	f7fd fcf5 	bl	8002274 <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	429a      	cmp	r2, r3
 8004894:	d302      	bcc.n	800489c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10b      	bne.n	80048b4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2204      	movs	r2, #4
 80048a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048a8:	f043 0201 	orr.w	r2, r3, #1
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e00e      	b.n	80048d2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689a      	ldr	r2, [r3, #8]
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	4013      	ands	r3, r2
 80048be:	2b00      	cmp	r3, #0
 80048c0:	bf14      	ite	ne
 80048c2:	2301      	movne	r3, #1
 80048c4:	2300      	moveq	r3, #0
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	461a      	mov	r2, r3
 80048ca:	79fb      	ldrb	r3, [r7, #7]
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d1d6      	bne.n	800487e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
	...

080048dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b088      	sub	sp, #32
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e3ca      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048ee:	4b97      	ldr	r3, [pc, #604]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 030c 	and.w	r3, r3, #12
 80048f6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048f8:	4b94      	ldr	r3, [pc, #592]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	f003 0303 	and.w	r3, r3, #3
 8004900:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0310 	and.w	r3, r3, #16
 800490a:	2b00      	cmp	r3, #0
 800490c:	f000 80e4 	beq.w	8004ad8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d007      	beq.n	8004926 <HAL_RCC_OscConfig+0x4a>
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2b0c      	cmp	r3, #12
 800491a:	f040 808b 	bne.w	8004a34 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	2b01      	cmp	r3, #1
 8004922:	f040 8087 	bne.w	8004a34 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004926:	4b89      	ldr	r3, [pc, #548]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0302 	and.w	r3, r3, #2
 800492e:	2b00      	cmp	r3, #0
 8004930:	d005      	beq.n	800493e <HAL_RCC_OscConfig+0x62>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e3a2      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a1a      	ldr	r2, [r3, #32]
 8004942:	4b82      	ldr	r3, [pc, #520]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0308 	and.w	r3, r3, #8
 800494a:	2b00      	cmp	r3, #0
 800494c:	d004      	beq.n	8004958 <HAL_RCC_OscConfig+0x7c>
 800494e:	4b7f      	ldr	r3, [pc, #508]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004956:	e005      	b.n	8004964 <HAL_RCC_OscConfig+0x88>
 8004958:	4b7c      	ldr	r3, [pc, #496]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 800495a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800495e:	091b      	lsrs	r3, r3, #4
 8004960:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004964:	4293      	cmp	r3, r2
 8004966:	d223      	bcs.n	80049b0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	4618      	mov	r0, r3
 800496e:	f000 fd55 	bl	800541c <RCC_SetFlashLatencyFromMSIRange>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e383      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800497c:	4b73      	ldr	r3, [pc, #460]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a72      	ldr	r2, [pc, #456]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004982:	f043 0308 	orr.w	r3, r3, #8
 8004986:	6013      	str	r3, [r2, #0]
 8004988:	4b70      	ldr	r3, [pc, #448]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	496d      	ldr	r1, [pc, #436]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004996:	4313      	orrs	r3, r2
 8004998:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800499a:	4b6c      	ldr	r3, [pc, #432]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	021b      	lsls	r3, r3, #8
 80049a8:	4968      	ldr	r1, [pc, #416]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	604b      	str	r3, [r1, #4]
 80049ae:	e025      	b.n	80049fc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049b0:	4b66      	ldr	r3, [pc, #408]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a65      	ldr	r2, [pc, #404]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80049b6:	f043 0308 	orr.w	r3, r3, #8
 80049ba:	6013      	str	r3, [r2, #0]
 80049bc:	4b63      	ldr	r3, [pc, #396]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	4960      	ldr	r1, [pc, #384]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049ce:	4b5f      	ldr	r3, [pc, #380]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	69db      	ldr	r3, [r3, #28]
 80049da:	021b      	lsls	r3, r3, #8
 80049dc:	495b      	ldr	r1, [pc, #364]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049e2:	69bb      	ldr	r3, [r7, #24]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d109      	bne.n	80049fc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a1b      	ldr	r3, [r3, #32]
 80049ec:	4618      	mov	r0, r3
 80049ee:	f000 fd15 	bl	800541c <RCC_SetFlashLatencyFromMSIRange>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d001      	beq.n	80049fc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e343      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049fc:	f000 fc4a 	bl	8005294 <HAL_RCC_GetSysClockFreq>
 8004a00:	4602      	mov	r2, r0
 8004a02:	4b52      	ldr	r3, [pc, #328]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	091b      	lsrs	r3, r3, #4
 8004a08:	f003 030f 	and.w	r3, r3, #15
 8004a0c:	4950      	ldr	r1, [pc, #320]	; (8004b50 <HAL_RCC_OscConfig+0x274>)
 8004a0e:	5ccb      	ldrb	r3, [r1, r3]
 8004a10:	f003 031f 	and.w	r3, r3, #31
 8004a14:	fa22 f303 	lsr.w	r3, r2, r3
 8004a18:	4a4e      	ldr	r2, [pc, #312]	; (8004b54 <HAL_RCC_OscConfig+0x278>)
 8004a1a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a1c:	4b4e      	ldr	r3, [pc, #312]	; (8004b58 <HAL_RCC_OscConfig+0x27c>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4618      	mov	r0, r3
 8004a22:	f7fd fbd7 	bl	80021d4 <HAL_InitTick>
 8004a26:	4603      	mov	r3, r0
 8004a28:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d052      	beq.n	8004ad6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004a30:	7bfb      	ldrb	r3, [r7, #15]
 8004a32:	e327      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d032      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a3c:	4b43      	ldr	r3, [pc, #268]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4a42      	ldr	r2, [pc, #264]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a48:	f7fd fc14 	bl	8002274 <HAL_GetTick>
 8004a4c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a4e:	e008      	b.n	8004a62 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a50:	f7fd fc10 	bl	8002274 <HAL_GetTick>
 8004a54:	4602      	mov	r2, r0
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	1ad3      	subs	r3, r2, r3
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e310      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a62:	4b3a      	ldr	r3, [pc, #232]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d0f0      	beq.n	8004a50 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a6e:	4b37      	ldr	r3, [pc, #220]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	4a36      	ldr	r2, [pc, #216]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a74:	f043 0308 	orr.w	r3, r3, #8
 8004a78:	6013      	str	r3, [r2, #0]
 8004a7a:	4b34      	ldr	r3, [pc, #208]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	4931      	ldr	r1, [pc, #196]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a8c:	4b2f      	ldr	r3, [pc, #188]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	021b      	lsls	r3, r3, #8
 8004a9a:	492c      	ldr	r1, [pc, #176]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	604b      	str	r3, [r1, #4]
 8004aa0:	e01a      	b.n	8004ad8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004aa2:	4b2a      	ldr	r3, [pc, #168]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a29      	ldr	r2, [pc, #164]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004aa8:	f023 0301 	bic.w	r3, r3, #1
 8004aac:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004aae:	f7fd fbe1 	bl	8002274 <HAL_GetTick>
 8004ab2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ab4:	e008      	b.n	8004ac8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ab6:	f7fd fbdd 	bl	8002274 <HAL_GetTick>
 8004aba:	4602      	mov	r2, r0
 8004abc:	693b      	ldr	r3, [r7, #16]
 8004abe:	1ad3      	subs	r3, r2, r3
 8004ac0:	2b02      	cmp	r3, #2
 8004ac2:	d901      	bls.n	8004ac8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004ac4:	2303      	movs	r3, #3
 8004ac6:	e2dd      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ac8:	4b20      	ldr	r3, [pc, #128]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0302 	and.w	r3, r3, #2
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d1f0      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x1da>
 8004ad4:	e000      	b.n	8004ad8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ad6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0301 	and.w	r3, r3, #1
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d074      	beq.n	8004bce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004ae4:	69bb      	ldr	r3, [r7, #24]
 8004ae6:	2b08      	cmp	r3, #8
 8004ae8:	d005      	beq.n	8004af6 <HAL_RCC_OscConfig+0x21a>
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	2b0c      	cmp	r3, #12
 8004aee:	d10e      	bne.n	8004b0e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d10b      	bne.n	8004b0e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af6:	4b15      	ldr	r3, [pc, #84]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d064      	beq.n	8004bcc <HAL_RCC_OscConfig+0x2f0>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d160      	bne.n	8004bcc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e2ba      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b16:	d106      	bne.n	8004b26 <HAL_RCC_OscConfig+0x24a>
 8004b18:	4b0c      	ldr	r3, [pc, #48]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a0b      	ldr	r2, [pc, #44]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004b1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	e026      	b.n	8004b74 <HAL_RCC_OscConfig+0x298>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b2e:	d115      	bne.n	8004b5c <HAL_RCC_OscConfig+0x280>
 8004b30:	4b06      	ldr	r3, [pc, #24]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a05      	ldr	r2, [pc, #20]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004b36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b3a:	6013      	str	r3, [r2, #0]
 8004b3c:	4b03      	ldr	r3, [pc, #12]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a02      	ldr	r2, [pc, #8]	; (8004b4c <HAL_RCC_OscConfig+0x270>)
 8004b42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b46:	6013      	str	r3, [r2, #0]
 8004b48:	e014      	b.n	8004b74 <HAL_RCC_OscConfig+0x298>
 8004b4a:	bf00      	nop
 8004b4c:	40021000 	.word	0x40021000
 8004b50:	08009e40 	.word	0x08009e40
 8004b54:	20000000 	.word	0x20000000
 8004b58:	20000004 	.word	0x20000004
 8004b5c:	4ba0      	ldr	r3, [pc, #640]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a9f      	ldr	r2, [pc, #636]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004b62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	4b9d      	ldr	r3, [pc, #628]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a9c      	ldr	r2, [pc, #624]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004b6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d013      	beq.n	8004ba4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7c:	f7fd fb7a 	bl	8002274 <HAL_GetTick>
 8004b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b82:	e008      	b.n	8004b96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b84:	f7fd fb76 	bl	8002274 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	2b64      	cmp	r3, #100	; 0x64
 8004b90:	d901      	bls.n	8004b96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b92:	2303      	movs	r3, #3
 8004b94:	e276      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b96:	4b92      	ldr	r3, [pc, #584]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d0f0      	beq.n	8004b84 <HAL_RCC_OscConfig+0x2a8>
 8004ba2:	e014      	b.n	8004bce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba4:	f7fd fb66 	bl	8002274 <HAL_GetTick>
 8004ba8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bac:	f7fd fb62 	bl	8002274 <HAL_GetTick>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	1ad3      	subs	r3, r2, r3
 8004bb6:	2b64      	cmp	r3, #100	; 0x64
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e262      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bbe:	4b88      	ldr	r3, [pc, #544]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1f0      	bne.n	8004bac <HAL_RCC_OscConfig+0x2d0>
 8004bca:	e000      	b.n	8004bce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d060      	beq.n	8004c9c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004bda:	69bb      	ldr	r3, [r7, #24]
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d005      	beq.n	8004bec <HAL_RCC_OscConfig+0x310>
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	2b0c      	cmp	r3, #12
 8004be4:	d119      	bne.n	8004c1a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	2b02      	cmp	r3, #2
 8004bea:	d116      	bne.n	8004c1a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bec:	4b7c      	ldr	r3, [pc, #496]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d005      	beq.n	8004c04 <HAL_RCC_OscConfig+0x328>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e23f      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c04:	4b76      	ldr	r3, [pc, #472]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	061b      	lsls	r3, r3, #24
 8004c12:	4973      	ldr	r1, [pc, #460]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c18:	e040      	b.n	8004c9c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d023      	beq.n	8004c6a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c22:	4b6f      	ldr	r3, [pc, #444]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a6e      	ldr	r2, [pc, #440]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c2e:	f7fd fb21 	bl	8002274 <HAL_GetTick>
 8004c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c34:	e008      	b.n	8004c48 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c36:	f7fd fb1d 	bl	8002274 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d901      	bls.n	8004c48 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e21d      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c48:	4b65      	ldr	r3, [pc, #404]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0f0      	beq.n	8004c36 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c54:	4b62      	ldr	r3, [pc, #392]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	061b      	lsls	r3, r3, #24
 8004c62:	495f      	ldr	r1, [pc, #380]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	604b      	str	r3, [r1, #4]
 8004c68:	e018      	b.n	8004c9c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c6a:	4b5d      	ldr	r3, [pc, #372]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a5c      	ldr	r2, [pc, #368]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c76:	f7fd fafd 	bl	8002274 <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c7c:	e008      	b.n	8004c90 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c7e:	f7fd faf9 	bl	8002274 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e1f9      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c90:	4b53      	ldr	r3, [pc, #332]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d1f0      	bne.n	8004c7e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 0308 	and.w	r3, r3, #8
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d03c      	beq.n	8004d22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	695b      	ldr	r3, [r3, #20]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d01c      	beq.n	8004cea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cb0:	4b4b      	ldr	r3, [pc, #300]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004cb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cb6:	4a4a      	ldr	r2, [pc, #296]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004cb8:	f043 0301 	orr.w	r3, r3, #1
 8004cbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cc0:	f7fd fad8 	bl	8002274 <HAL_GetTick>
 8004cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cc6:	e008      	b.n	8004cda <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cc8:	f7fd fad4 	bl	8002274 <HAL_GetTick>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	1ad3      	subs	r3, r2, r3
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d901      	bls.n	8004cda <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004cd6:	2303      	movs	r3, #3
 8004cd8:	e1d4      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cda:	4b41      	ldr	r3, [pc, #260]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d0ef      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x3ec>
 8004ce8:	e01b      	b.n	8004d22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cea:	4b3d      	ldr	r3, [pc, #244]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cf0:	4a3b      	ldr	r2, [pc, #236]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004cf2:	f023 0301 	bic.w	r3, r3, #1
 8004cf6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cfa:	f7fd fabb 	bl	8002274 <HAL_GetTick>
 8004cfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d00:	e008      	b.n	8004d14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d02:	f7fd fab7 	bl	8002274 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d901      	bls.n	8004d14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e1b7      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d14:	4b32      	ldr	r3, [pc, #200]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d1a:	f003 0302 	and.w	r3, r3, #2
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1ef      	bne.n	8004d02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f003 0304 	and.w	r3, r3, #4
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	f000 80a6 	beq.w	8004e7c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d30:	2300      	movs	r3, #0
 8004d32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d34:	4b2a      	ldr	r3, [pc, #168]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10d      	bne.n	8004d5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d40:	4b27      	ldr	r3, [pc, #156]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d44:	4a26      	ldr	r2, [pc, #152]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d4a:	6593      	str	r3, [r2, #88]	; 0x58
 8004d4c:	4b24      	ldr	r3, [pc, #144]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d54:	60bb      	str	r3, [r7, #8]
 8004d56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d5c:	4b21      	ldr	r3, [pc, #132]	; (8004de4 <HAL_RCC_OscConfig+0x508>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d118      	bne.n	8004d9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d68:	4b1e      	ldr	r3, [pc, #120]	; (8004de4 <HAL_RCC_OscConfig+0x508>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a1d      	ldr	r2, [pc, #116]	; (8004de4 <HAL_RCC_OscConfig+0x508>)
 8004d6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d74:	f7fd fa7e 	bl	8002274 <HAL_GetTick>
 8004d78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d7a:	e008      	b.n	8004d8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d7c:	f7fd fa7a 	bl	8002274 <HAL_GetTick>
 8004d80:	4602      	mov	r2, r0
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e17a      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d8e:	4b15      	ldr	r3, [pc, #84]	; (8004de4 <HAL_RCC_OscConfig+0x508>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d0f0      	beq.n	8004d7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	2b01      	cmp	r3, #1
 8004da0:	d108      	bne.n	8004db4 <HAL_RCC_OscConfig+0x4d8>
 8004da2:	4b0f      	ldr	r3, [pc, #60]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004da8:	4a0d      	ldr	r2, [pc, #52]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004daa:	f043 0301 	orr.w	r3, r3, #1
 8004dae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004db2:	e029      	b.n	8004e08 <HAL_RCC_OscConfig+0x52c>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	2b05      	cmp	r3, #5
 8004dba:	d115      	bne.n	8004de8 <HAL_RCC_OscConfig+0x50c>
 8004dbc:	4b08      	ldr	r3, [pc, #32]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc2:	4a07      	ldr	r2, [pc, #28]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004dc4:	f043 0304 	orr.w	r3, r3, #4
 8004dc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004dcc:	4b04      	ldr	r3, [pc, #16]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd2:	4a03      	ldr	r2, [pc, #12]	; (8004de0 <HAL_RCC_OscConfig+0x504>)
 8004dd4:	f043 0301 	orr.w	r3, r3, #1
 8004dd8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004ddc:	e014      	b.n	8004e08 <HAL_RCC_OscConfig+0x52c>
 8004dde:	bf00      	nop
 8004de0:	40021000 	.word	0x40021000
 8004de4:	40007000 	.word	0x40007000
 8004de8:	4b9c      	ldr	r3, [pc, #624]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dee:	4a9b      	ldr	r2, [pc, #620]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004df0:	f023 0301 	bic.w	r3, r3, #1
 8004df4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004df8:	4b98      	ldr	r3, [pc, #608]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dfe:	4a97      	ldr	r2, [pc, #604]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004e00:	f023 0304 	bic.w	r3, r3, #4
 8004e04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d016      	beq.n	8004e3e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e10:	f7fd fa30 	bl	8002274 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e16:	e00a      	b.n	8004e2e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e18:	f7fd fa2c 	bl	8002274 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e12a      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e2e:	4b8b      	ldr	r3, [pc, #556]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d0ed      	beq.n	8004e18 <HAL_RCC_OscConfig+0x53c>
 8004e3c:	e015      	b.n	8004e6a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e3e:	f7fd fa19 	bl	8002274 <HAL_GetTick>
 8004e42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e44:	e00a      	b.n	8004e5c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e46:	f7fd fa15 	bl	8002274 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d901      	bls.n	8004e5c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e113      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e5c:	4b7f      	ldr	r3, [pc, #508]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004e5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1ed      	bne.n	8004e46 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e6a:	7ffb      	ldrb	r3, [r7, #31]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d105      	bne.n	8004e7c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e70:	4b7a      	ldr	r3, [pc, #488]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e74:	4a79      	ldr	r2, [pc, #484]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004e76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e7a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	f000 80fe 	beq.w	8005082 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e8a:	2b02      	cmp	r3, #2
 8004e8c:	f040 80d0 	bne.w	8005030 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e90:	4b72      	ldr	r3, [pc, #456]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	f003 0203 	and.w	r2, r3, #3
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d130      	bne.n	8004f06 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d127      	bne.n	8004f06 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d11f      	bne.n	8004f06 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ecc:	687a      	ldr	r2, [r7, #4]
 8004ece:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ed0:	2a07      	cmp	r2, #7
 8004ed2:	bf14      	ite	ne
 8004ed4:	2201      	movne	r2, #1
 8004ed6:	2200      	moveq	r2, #0
 8004ed8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004eda:	4293      	cmp	r3, r2
 8004edc:	d113      	bne.n	8004f06 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ede:	697b      	ldr	r3, [r7, #20]
 8004ee0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ee8:	085b      	lsrs	r3, r3, #1
 8004eea:	3b01      	subs	r3, #1
 8004eec:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d109      	bne.n	8004f06 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efc:	085b      	lsrs	r3, r3, #1
 8004efe:	3b01      	subs	r3, #1
 8004f00:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d06e      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	2b0c      	cmp	r3, #12
 8004f0a:	d069      	beq.n	8004fe0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f0c:	4b53      	ldr	r3, [pc, #332]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d105      	bne.n	8004f24 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f18:	4b50      	ldr	r3, [pc, #320]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e0ad      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f28:	4b4c      	ldr	r3, [pc, #304]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a4b      	ldr	r2, [pc, #300]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004f2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f32:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f34:	f7fd f99e 	bl	8002274 <HAL_GetTick>
 8004f38:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f3a:	e008      	b.n	8004f4e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f3c:	f7fd f99a 	bl	8002274 <HAL_GetTick>
 8004f40:	4602      	mov	r2, r0
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	1ad3      	subs	r3, r2, r3
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d901      	bls.n	8004f4e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004f4a:	2303      	movs	r3, #3
 8004f4c:	e09a      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f4e:	4b43      	ldr	r3, [pc, #268]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1f0      	bne.n	8004f3c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f5a:	4b40      	ldr	r3, [pc, #256]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004f5c:	68da      	ldr	r2, [r3, #12]
 8004f5e:	4b40      	ldr	r3, [pc, #256]	; (8005060 <HAL_RCC_OscConfig+0x784>)
 8004f60:	4013      	ands	r3, r2
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004f6a:	3a01      	subs	r2, #1
 8004f6c:	0112      	lsls	r2, r2, #4
 8004f6e:	4311      	orrs	r1, r2
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004f74:	0212      	lsls	r2, r2, #8
 8004f76:	4311      	orrs	r1, r2
 8004f78:	687a      	ldr	r2, [r7, #4]
 8004f7a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004f7c:	0852      	lsrs	r2, r2, #1
 8004f7e:	3a01      	subs	r2, #1
 8004f80:	0552      	lsls	r2, r2, #21
 8004f82:	4311      	orrs	r1, r2
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004f88:	0852      	lsrs	r2, r2, #1
 8004f8a:	3a01      	subs	r2, #1
 8004f8c:	0652      	lsls	r2, r2, #25
 8004f8e:	4311      	orrs	r1, r2
 8004f90:	687a      	ldr	r2, [r7, #4]
 8004f92:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f94:	0912      	lsrs	r2, r2, #4
 8004f96:	0452      	lsls	r2, r2, #17
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	4930      	ldr	r1, [pc, #192]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004fa0:	4b2e      	ldr	r3, [pc, #184]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a2d      	ldr	r2, [pc, #180]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004fa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004faa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fac:	4b2b      	ldr	r3, [pc, #172]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	4a2a      	ldr	r2, [pc, #168]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004fb2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fb6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fb8:	f7fd f95c 	bl	8002274 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc0:	f7fd f958 	bl	8002274 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e058      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fd2:	4b22      	ldr	r3, [pc, #136]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0f0      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fde:	e050      	b.n	8005082 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e04f      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fe4:	4b1d      	ldr	r3, [pc, #116]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d148      	bne.n	8005082 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004ff0:	4b1a      	ldr	r3, [pc, #104]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a19      	ldr	r2, [pc, #100]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004ff6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ffa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ffc:	4b17      	ldr	r3, [pc, #92]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	4a16      	ldr	r2, [pc, #88]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8005002:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005006:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005008:	f7fd f934 	bl	8002274 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005010:	f7fd f930 	bl	8002274 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e030      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005022:	4b0e      	ldr	r3, [pc, #56]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f0      	beq.n	8005010 <HAL_RCC_OscConfig+0x734>
 800502e:	e028      	b.n	8005082 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	2b0c      	cmp	r3, #12
 8005034:	d023      	beq.n	800507e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005036:	4b09      	ldr	r3, [pc, #36]	; (800505c <HAL_RCC_OscConfig+0x780>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a08      	ldr	r2, [pc, #32]	; (800505c <HAL_RCC_OscConfig+0x780>)
 800503c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005042:	f7fd f917 	bl	8002274 <HAL_GetTick>
 8005046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005048:	e00c      	b.n	8005064 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800504a:	f7fd f913 	bl	8002274 <HAL_GetTick>
 800504e:	4602      	mov	r2, r0
 8005050:	693b      	ldr	r3, [r7, #16]
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	2b02      	cmp	r3, #2
 8005056:	d905      	bls.n	8005064 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e013      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
 800505c:	40021000 	.word	0x40021000
 8005060:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005064:	4b09      	ldr	r3, [pc, #36]	; (800508c <HAL_RCC_OscConfig+0x7b0>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1ec      	bne.n	800504a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005070:	4b06      	ldr	r3, [pc, #24]	; (800508c <HAL_RCC_OscConfig+0x7b0>)
 8005072:	68da      	ldr	r2, [r3, #12]
 8005074:	4905      	ldr	r1, [pc, #20]	; (800508c <HAL_RCC_OscConfig+0x7b0>)
 8005076:	4b06      	ldr	r3, [pc, #24]	; (8005090 <HAL_RCC_OscConfig+0x7b4>)
 8005078:	4013      	ands	r3, r2
 800507a:	60cb      	str	r3, [r1, #12]
 800507c:	e001      	b.n	8005082 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e000      	b.n	8005084 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3720      	adds	r7, #32
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	40021000 	.word	0x40021000
 8005090:	feeefffc 	.word	0xfeeefffc

08005094 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
 800509c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e0e7      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050a8:	4b75      	ldr	r3, [pc, #468]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0307 	and.w	r3, r3, #7
 80050b0:	683a      	ldr	r2, [r7, #0]
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d910      	bls.n	80050d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050b6:	4b72      	ldr	r3, [pc, #456]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f023 0207 	bic.w	r2, r3, #7
 80050be:	4970      	ldr	r1, [pc, #448]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	4313      	orrs	r3, r2
 80050c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050c6:	4b6e      	ldr	r3, [pc, #440]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f003 0307 	and.w	r3, r3, #7
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d001      	beq.n	80050d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e0cf      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0302 	and.w	r3, r3, #2
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d010      	beq.n	8005106 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	689a      	ldr	r2, [r3, #8]
 80050e8:	4b66      	ldr	r3, [pc, #408]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d908      	bls.n	8005106 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050f4:	4b63      	ldr	r3, [pc, #396]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	689b      	ldr	r3, [r3, #8]
 8005100:	4960      	ldr	r1, [pc, #384]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005102:	4313      	orrs	r3, r2
 8005104:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d04c      	beq.n	80051ac <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	2b03      	cmp	r3, #3
 8005118:	d107      	bne.n	800512a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800511a:	4b5a      	ldr	r3, [pc, #360]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d121      	bne.n	800516a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	e0a6      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	2b02      	cmp	r3, #2
 8005130:	d107      	bne.n	8005142 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005132:	4b54      	ldr	r3, [pc, #336]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d115      	bne.n	800516a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e09a      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d107      	bne.n	800515a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800514a:	4b4e      	ldr	r3, [pc, #312]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d109      	bne.n	800516a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e08e      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800515a:	4b4a      	ldr	r3, [pc, #296]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e086      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800516a:	4b46      	ldr	r3, [pc, #280]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	f023 0203 	bic.w	r2, r3, #3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	4943      	ldr	r1, [pc, #268]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005178:	4313      	orrs	r3, r2
 800517a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800517c:	f7fd f87a 	bl	8002274 <HAL_GetTick>
 8005180:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005182:	e00a      	b.n	800519a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005184:	f7fd f876 	bl	8002274 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e06e      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800519a:	4b3a      	ldr	r3, [pc, #232]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f003 020c 	and.w	r2, r3, #12
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d1eb      	bne.n	8005184 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d010      	beq.n	80051da <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689a      	ldr	r2, [r3, #8]
 80051bc:	4b31      	ldr	r3, [pc, #196]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d208      	bcs.n	80051da <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051c8:	4b2e      	ldr	r3, [pc, #184]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	492b      	ldr	r1, [pc, #172]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051da:	4b29      	ldr	r3, [pc, #164]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d210      	bcs.n	800520a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051e8:	4b25      	ldr	r3, [pc, #148]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f023 0207 	bic.w	r2, r3, #7
 80051f0:	4923      	ldr	r1, [pc, #140]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051f8:	4b21      	ldr	r3, [pc, #132]	; (8005280 <HAL_RCC_ClockConfig+0x1ec>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0307 	and.w	r3, r3, #7
 8005200:	683a      	ldr	r2, [r7, #0]
 8005202:	429a      	cmp	r2, r3
 8005204:	d001      	beq.n	800520a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e036      	b.n	8005278 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0304 	and.w	r3, r3, #4
 8005212:	2b00      	cmp	r3, #0
 8005214:	d008      	beq.n	8005228 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005216:	4b1b      	ldr	r3, [pc, #108]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	4918      	ldr	r1, [pc, #96]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005224:	4313      	orrs	r3, r2
 8005226:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f003 0308 	and.w	r3, r3, #8
 8005230:	2b00      	cmp	r3, #0
 8005232:	d009      	beq.n	8005248 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005234:	4b13      	ldr	r3, [pc, #76]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	00db      	lsls	r3, r3, #3
 8005242:	4910      	ldr	r1, [pc, #64]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005244:	4313      	orrs	r3, r2
 8005246:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005248:	f000 f824 	bl	8005294 <HAL_RCC_GetSysClockFreq>
 800524c:	4602      	mov	r2, r0
 800524e:	4b0d      	ldr	r3, [pc, #52]	; (8005284 <HAL_RCC_ClockConfig+0x1f0>)
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	091b      	lsrs	r3, r3, #4
 8005254:	f003 030f 	and.w	r3, r3, #15
 8005258:	490b      	ldr	r1, [pc, #44]	; (8005288 <HAL_RCC_ClockConfig+0x1f4>)
 800525a:	5ccb      	ldrb	r3, [r1, r3]
 800525c:	f003 031f 	and.w	r3, r3, #31
 8005260:	fa22 f303 	lsr.w	r3, r2, r3
 8005264:	4a09      	ldr	r2, [pc, #36]	; (800528c <HAL_RCC_ClockConfig+0x1f8>)
 8005266:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005268:	4b09      	ldr	r3, [pc, #36]	; (8005290 <HAL_RCC_ClockConfig+0x1fc>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4618      	mov	r0, r3
 800526e:	f7fc ffb1 	bl	80021d4 <HAL_InitTick>
 8005272:	4603      	mov	r3, r0
 8005274:	72fb      	strb	r3, [r7, #11]

  return status;
 8005276:	7afb      	ldrb	r3, [r7, #11]
}
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}
 8005280:	40022000 	.word	0x40022000
 8005284:	40021000 	.word	0x40021000
 8005288:	08009e40 	.word	0x08009e40
 800528c:	20000000 	.word	0x20000000
 8005290:	20000004 	.word	0x20000004

08005294 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005294:	b480      	push	{r7}
 8005296:	b089      	sub	sp, #36	; 0x24
 8005298:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800529a:	2300      	movs	r3, #0
 800529c:	61fb      	str	r3, [r7, #28]
 800529e:	2300      	movs	r3, #0
 80052a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052a2:	4b3e      	ldr	r3, [pc, #248]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	f003 030c 	and.w	r3, r3, #12
 80052aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052ac:	4b3b      	ldr	r3, [pc, #236]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	f003 0303 	and.w	r3, r3, #3
 80052b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d005      	beq.n	80052c8 <HAL_RCC_GetSysClockFreq+0x34>
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	2b0c      	cmp	r3, #12
 80052c0:	d121      	bne.n	8005306 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d11e      	bne.n	8005306 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052c8:	4b34      	ldr	r3, [pc, #208]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0308 	and.w	r3, r3, #8
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d107      	bne.n	80052e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80052d4:	4b31      	ldr	r3, [pc, #196]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 80052d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052da:	0a1b      	lsrs	r3, r3, #8
 80052dc:	f003 030f 	and.w	r3, r3, #15
 80052e0:	61fb      	str	r3, [r7, #28]
 80052e2:	e005      	b.n	80052f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80052e4:	4b2d      	ldr	r3, [pc, #180]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	091b      	lsrs	r3, r3, #4
 80052ea:	f003 030f 	and.w	r3, r3, #15
 80052ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80052f0:	4a2b      	ldr	r2, [pc, #172]	; (80053a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10d      	bne.n	800531c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005304:	e00a      	b.n	800531c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	2b04      	cmp	r3, #4
 800530a:	d102      	bne.n	8005312 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800530c:	4b25      	ldr	r3, [pc, #148]	; (80053a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800530e:	61bb      	str	r3, [r7, #24]
 8005310:	e004      	b.n	800531c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	2b08      	cmp	r3, #8
 8005316:	d101      	bne.n	800531c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005318:	4b23      	ldr	r3, [pc, #140]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x114>)
 800531a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	2b0c      	cmp	r3, #12
 8005320:	d134      	bne.n	800538c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005322:	4b1e      	ldr	r3, [pc, #120]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 8005324:	68db      	ldr	r3, [r3, #12]
 8005326:	f003 0303 	and.w	r3, r3, #3
 800532a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	2b02      	cmp	r3, #2
 8005330:	d003      	beq.n	800533a <HAL_RCC_GetSysClockFreq+0xa6>
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2b03      	cmp	r3, #3
 8005336:	d003      	beq.n	8005340 <HAL_RCC_GetSysClockFreq+0xac>
 8005338:	e005      	b.n	8005346 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800533a:	4b1a      	ldr	r3, [pc, #104]	; (80053a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800533c:	617b      	str	r3, [r7, #20]
      break;
 800533e:	e005      	b.n	800534c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005340:	4b19      	ldr	r3, [pc, #100]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x114>)
 8005342:	617b      	str	r3, [r7, #20]
      break;
 8005344:	e002      	b.n	800534c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	617b      	str	r3, [r7, #20]
      break;
 800534a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800534c:	4b13      	ldr	r3, [pc, #76]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	091b      	lsrs	r3, r3, #4
 8005352:	f003 0307 	and.w	r3, r3, #7
 8005356:	3301      	adds	r3, #1
 8005358:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800535a:	4b10      	ldr	r3, [pc, #64]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	0a1b      	lsrs	r3, r3, #8
 8005360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005364:	697a      	ldr	r2, [r7, #20]
 8005366:	fb03 f202 	mul.w	r2, r3, r2
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005370:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005372:	4b0a      	ldr	r3, [pc, #40]	; (800539c <HAL_RCC_GetSysClockFreq+0x108>)
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	0e5b      	lsrs	r3, r3, #25
 8005378:	f003 0303 	and.w	r3, r3, #3
 800537c:	3301      	adds	r3, #1
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	fbb2 f3f3 	udiv	r3, r2, r3
 800538a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800538c:	69bb      	ldr	r3, [r7, #24]
}
 800538e:	4618      	mov	r0, r3
 8005390:	3724      	adds	r7, #36	; 0x24
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	40021000 	.word	0x40021000
 80053a0:	08009e58 	.word	0x08009e58
 80053a4:	00f42400 	.word	0x00f42400
 80053a8:	007a1200 	.word	0x007a1200

080053ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053b0:	4b03      	ldr	r3, [pc, #12]	; (80053c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80053b2:	681b      	ldr	r3, [r3, #0]
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	20000000 	.word	0x20000000

080053c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053c8:	f7ff fff0 	bl	80053ac <HAL_RCC_GetHCLKFreq>
 80053cc:	4602      	mov	r2, r0
 80053ce:	4b06      	ldr	r3, [pc, #24]	; (80053e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	0a1b      	lsrs	r3, r3, #8
 80053d4:	f003 0307 	and.w	r3, r3, #7
 80053d8:	4904      	ldr	r1, [pc, #16]	; (80053ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80053da:	5ccb      	ldrb	r3, [r1, r3]
 80053dc:	f003 031f 	and.w	r3, r3, #31
 80053e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	40021000 	.word	0x40021000
 80053ec:	08009e50 	.word	0x08009e50

080053f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80053f4:	f7ff ffda 	bl	80053ac <HAL_RCC_GetHCLKFreq>
 80053f8:	4602      	mov	r2, r0
 80053fa:	4b06      	ldr	r3, [pc, #24]	; (8005414 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	0adb      	lsrs	r3, r3, #11
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	4904      	ldr	r1, [pc, #16]	; (8005418 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005406:	5ccb      	ldrb	r3, [r1, r3]
 8005408:	f003 031f 	and.w	r3, r3, #31
 800540c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005410:	4618      	mov	r0, r3
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40021000 	.word	0x40021000
 8005418:	08009e50 	.word	0x08009e50

0800541c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005424:	2300      	movs	r3, #0
 8005426:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005428:	4b2a      	ldr	r3, [pc, #168]	; (80054d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800542a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800542c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005430:	2b00      	cmp	r3, #0
 8005432:	d003      	beq.n	800543c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005434:	f7ff f922 	bl	800467c <HAL_PWREx_GetVoltageRange>
 8005438:	6178      	str	r0, [r7, #20]
 800543a:	e014      	b.n	8005466 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800543c:	4b25      	ldr	r3, [pc, #148]	; (80054d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800543e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005440:	4a24      	ldr	r2, [pc, #144]	; (80054d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005446:	6593      	str	r3, [r2, #88]	; 0x58
 8005448:	4b22      	ldr	r3, [pc, #136]	; (80054d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800544a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800544c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005450:	60fb      	str	r3, [r7, #12]
 8005452:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005454:	f7ff f912 	bl	800467c <HAL_PWREx_GetVoltageRange>
 8005458:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800545a:	4b1e      	ldr	r3, [pc, #120]	; (80054d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800545c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800545e:	4a1d      	ldr	r2, [pc, #116]	; (80054d4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005460:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005464:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800546c:	d10b      	bne.n	8005486 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b80      	cmp	r3, #128	; 0x80
 8005472:	d919      	bls.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2ba0      	cmp	r3, #160	; 0xa0
 8005478:	d902      	bls.n	8005480 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800547a:	2302      	movs	r3, #2
 800547c:	613b      	str	r3, [r7, #16]
 800547e:	e013      	b.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005480:	2301      	movs	r3, #1
 8005482:	613b      	str	r3, [r7, #16]
 8005484:	e010      	b.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2b80      	cmp	r3, #128	; 0x80
 800548a:	d902      	bls.n	8005492 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800548c:	2303      	movs	r3, #3
 800548e:	613b      	str	r3, [r7, #16]
 8005490:	e00a      	b.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2b80      	cmp	r3, #128	; 0x80
 8005496:	d102      	bne.n	800549e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005498:	2302      	movs	r3, #2
 800549a:	613b      	str	r3, [r7, #16]
 800549c:	e004      	b.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2b70      	cmp	r3, #112	; 0x70
 80054a2:	d101      	bne.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80054a4:	2301      	movs	r3, #1
 80054a6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80054a8:	4b0b      	ldr	r3, [pc, #44]	; (80054d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f023 0207 	bic.w	r2, r3, #7
 80054b0:	4909      	ldr	r1, [pc, #36]	; (80054d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80054b8:	4b07      	ldr	r3, [pc, #28]	; (80054d8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0307 	and.w	r3, r3, #7
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d001      	beq.n	80054ca <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e000      	b.n	80054cc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80054ca:	2300      	movs	r3, #0
}
 80054cc:	4618      	mov	r0, r3
 80054ce:	3718      	adds	r7, #24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bd80      	pop	{r7, pc}
 80054d4:	40021000 	.word	0x40021000
 80054d8:	40022000 	.word	0x40022000

080054dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80054e4:	2300      	movs	r3, #0
 80054e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80054e8:	2300      	movs	r3, #0
 80054ea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d041      	beq.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005500:	d02a      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005502:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005506:	d824      	bhi.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005508:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800550c:	d008      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800550e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005512:	d81e      	bhi.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00a      	beq.n	800552e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8005518:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800551c:	d010      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800551e:	e018      	b.n	8005552 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005520:	4b86      	ldr	r3, [pc, #536]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005522:	68db      	ldr	r3, [r3, #12]
 8005524:	4a85      	ldr	r2, [pc, #532]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005526:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800552a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800552c:	e015      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	3304      	adds	r3, #4
 8005532:	2100      	movs	r1, #0
 8005534:	4618      	mov	r0, r3
 8005536:	f000 facb 	bl	8005ad0 <RCCEx_PLLSAI1_Config>
 800553a:	4603      	mov	r3, r0
 800553c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800553e:	e00c      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3320      	adds	r3, #32
 8005544:	2100      	movs	r1, #0
 8005546:	4618      	mov	r0, r3
 8005548:	f000 fbb6 	bl	8005cb8 <RCCEx_PLLSAI2_Config>
 800554c:	4603      	mov	r3, r0
 800554e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005550:	e003      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	74fb      	strb	r3, [r7, #19]
      break;
 8005556:	e000      	b.n	800555a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8005558:	bf00      	nop
    }

    if(ret == HAL_OK)
 800555a:	7cfb      	ldrb	r3, [r7, #19]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d10b      	bne.n	8005578 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005560:	4b76      	ldr	r3, [pc, #472]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005566:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800556e:	4973      	ldr	r1, [pc, #460]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005570:	4313      	orrs	r3, r2
 8005572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005576:	e001      	b.n	800557c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005578:	7cfb      	ldrb	r3, [r7, #19]
 800557a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d041      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800558c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005590:	d02a      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005592:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005596:	d824      	bhi.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005598:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800559c:	d008      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800559e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80055a2:	d81e      	bhi.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00a      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80055a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055ac:	d010      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80055ae:	e018      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055b0:	4b62      	ldr	r3, [pc, #392]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	4a61      	ldr	r2, [pc, #388]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055ba:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80055bc:	e015      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	3304      	adds	r3, #4
 80055c2:	2100      	movs	r1, #0
 80055c4:	4618      	mov	r0, r3
 80055c6:	f000 fa83 	bl	8005ad0 <RCCEx_PLLSAI1_Config>
 80055ca:	4603      	mov	r3, r0
 80055cc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80055ce:	e00c      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3320      	adds	r3, #32
 80055d4:	2100      	movs	r1, #0
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fb6e 	bl	8005cb8 <RCCEx_PLLSAI2_Config>
 80055dc:	4603      	mov	r3, r0
 80055de:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80055e0:	e003      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	74fb      	strb	r3, [r7, #19]
      break;
 80055e6:	e000      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80055e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055ea:	7cfb      	ldrb	r3, [r7, #19]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10b      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80055f0:	4b52      	ldr	r3, [pc, #328]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055f6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80055fe:	494f      	ldr	r1, [pc, #316]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005606:	e001      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005608:	7cfb      	ldrb	r3, [r7, #19]
 800560a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 80a0 	beq.w	800575a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800561a:	2300      	movs	r3, #0
 800561c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800561e:	4b47      	ldr	r3, [pc, #284]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d101      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800562a:	2301      	movs	r3, #1
 800562c:	e000      	b.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800562e:	2300      	movs	r3, #0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d00d      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005634:	4b41      	ldr	r3, [pc, #260]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005638:	4a40      	ldr	r2, [pc, #256]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800563a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800563e:	6593      	str	r3, [r2, #88]	; 0x58
 8005640:	4b3e      	ldr	r3, [pc, #248]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005642:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005648:	60bb      	str	r3, [r7, #8]
 800564a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800564c:	2301      	movs	r3, #1
 800564e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005650:	4b3b      	ldr	r3, [pc, #236]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a3a      	ldr	r2, [pc, #232]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800565a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800565c:	f7fc fe0a 	bl	8002274 <HAL_GetTick>
 8005660:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005662:	e009      	b.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005664:	f7fc fe06 	bl	8002274 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	2b02      	cmp	r3, #2
 8005670:	d902      	bls.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005672:	2303      	movs	r3, #3
 8005674:	74fb      	strb	r3, [r7, #19]
        break;
 8005676:	e005      	b.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005678:	4b31      	ldr	r3, [pc, #196]	; (8005740 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005680:	2b00      	cmp	r3, #0
 8005682:	d0ef      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005684:	7cfb      	ldrb	r3, [r7, #19]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d15c      	bne.n	8005744 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800568a:	4b2c      	ldr	r3, [pc, #176]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800568c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005690:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005694:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d01f      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x200>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d019      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80056a8:	4b24      	ldr	r3, [pc, #144]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80056b4:	4b21      	ldr	r3, [pc, #132]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ba:	4a20      	ldr	r2, [pc, #128]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056c4:	4b1d      	ldr	r3, [pc, #116]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056ca:	4a1c      	ldr	r2, [pc, #112]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80056d4:	4a19      	ldr	r2, [pc, #100]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d016      	beq.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e6:	f7fc fdc5 	bl	8002274 <HAL_GetTick>
 80056ea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ec:	e00b      	b.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ee:	f7fc fdc1 	bl	8002274 <HAL_GetTick>
 80056f2:	4602      	mov	r2, r0
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	1ad3      	subs	r3, r2, r3
 80056f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d902      	bls.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	74fb      	strb	r3, [r7, #19]
            break;
 8005704:	e006      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005706:	4b0d      	ldr	r3, [pc, #52]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005708:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800570c:	f003 0302 	and.w	r3, r3, #2
 8005710:	2b00      	cmp	r3, #0
 8005712:	d0ec      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005714:	7cfb      	ldrb	r3, [r7, #19]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10c      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800571a:	4b08      	ldr	r3, [pc, #32]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005720:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800572a:	4904      	ldr	r1, [pc, #16]	; (800573c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800572c:	4313      	orrs	r3, r2
 800572e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005732:	e009      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005734:	7cfb      	ldrb	r3, [r7, #19]
 8005736:	74bb      	strb	r3, [r7, #18]
 8005738:	e006      	b.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800573a:	bf00      	nop
 800573c:	40021000 	.word	0x40021000
 8005740:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005744:	7cfb      	ldrb	r3, [r7, #19]
 8005746:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005748:	7c7b      	ldrb	r3, [r7, #17]
 800574a:	2b01      	cmp	r3, #1
 800574c:	d105      	bne.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800574e:	4b9e      	ldr	r3, [pc, #632]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005750:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005752:	4a9d      	ldr	r2, [pc, #628]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005758:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00a      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005766:	4b98      	ldr	r3, [pc, #608]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800576c:	f023 0203 	bic.w	r2, r3, #3
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005774:	4994      	ldr	r1, [pc, #592]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005776:	4313      	orrs	r3, r2
 8005778:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 0302 	and.w	r3, r3, #2
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00a      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005788:	4b8f      	ldr	r3, [pc, #572]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800578a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800578e:	f023 020c 	bic.w	r2, r3, #12
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005796:	498c      	ldr	r1, [pc, #560]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005798:	4313      	orrs	r3, r2
 800579a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f003 0304 	and.w	r3, r3, #4
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00a      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80057aa:	4b87      	ldr	r3, [pc, #540]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057b0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b8:	4983      	ldr	r1, [pc, #524]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ba:	4313      	orrs	r3, r2
 80057bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 0308 	and.w	r3, r3, #8
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00a      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80057cc:	4b7e      	ldr	r3, [pc, #504]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057d2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057da:	497b      	ldr	r1, [pc, #492]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057dc:	4313      	orrs	r3, r2
 80057de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0310 	and.w	r3, r3, #16
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d00a      	beq.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80057ee:	4b76      	ldr	r3, [pc, #472]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057fc:	4972      	ldr	r1, [pc, #456]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057fe:	4313      	orrs	r3, r2
 8005800:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f003 0320 	and.w	r3, r3, #32
 800580c:	2b00      	cmp	r3, #0
 800580e:	d00a      	beq.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005810:	4b6d      	ldr	r3, [pc, #436]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005812:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005816:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800581e:	496a      	ldr	r1, [pc, #424]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005820:	4313      	orrs	r3, r2
 8005822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00a      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005832:	4b65      	ldr	r3, [pc, #404]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005834:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005838:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005840:	4961      	ldr	r1, [pc, #388]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005842:	4313      	orrs	r3, r2
 8005844:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005850:	2b00      	cmp	r3, #0
 8005852:	d00a      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005854:	4b5c      	ldr	r3, [pc, #368]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800585a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005862:	4959      	ldr	r1, [pc, #356]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005864:	4313      	orrs	r3, r2
 8005866:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00a      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005876:	4b54      	ldr	r3, [pc, #336]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005878:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800587c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005884:	4950      	ldr	r1, [pc, #320]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005886:	4313      	orrs	r3, r2
 8005888:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005894:	2b00      	cmp	r3, #0
 8005896:	d00a      	beq.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005898:	4b4b      	ldr	r3, [pc, #300]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800589a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058a6:	4948      	ldr	r1, [pc, #288]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00a      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058ba:	4b43      	ldr	r3, [pc, #268]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c8:	493f      	ldr	r1, [pc, #252]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d028      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058dc:	4b3a      	ldr	r3, [pc, #232]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058ea:	4937      	ldr	r1, [pc, #220]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058ec:	4313      	orrs	r3, r2
 80058ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80058fa:	d106      	bne.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058fc:	4b32      	ldr	r3, [pc, #200]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	4a31      	ldr	r2, [pc, #196]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005902:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005906:	60d3      	str	r3, [r2, #12]
 8005908:	e011      	b.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800590e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005912:	d10c      	bne.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	3304      	adds	r3, #4
 8005918:	2101      	movs	r1, #1
 800591a:	4618      	mov	r0, r3
 800591c:	f000 f8d8 	bl	8005ad0 <RCCEx_PLLSAI1_Config>
 8005920:	4603      	mov	r3, r0
 8005922:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005924:	7cfb      	ldrb	r3, [r7, #19]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d001      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800592a:	7cfb      	ldrb	r3, [r7, #19]
 800592c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d028      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800593a:	4b23      	ldr	r3, [pc, #140]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800593c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005940:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005948:	491f      	ldr	r1, [pc, #124]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800594a:	4313      	orrs	r3, r2
 800594c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005954:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005958:	d106      	bne.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800595a:	4b1b      	ldr	r3, [pc, #108]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800595c:	68db      	ldr	r3, [r3, #12]
 800595e:	4a1a      	ldr	r2, [pc, #104]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005960:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005964:	60d3      	str	r3, [r2, #12]
 8005966:	e011      	b.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800596c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005970:	d10c      	bne.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	3304      	adds	r3, #4
 8005976:	2101      	movs	r1, #1
 8005978:	4618      	mov	r0, r3
 800597a:	f000 f8a9 	bl	8005ad0 <RCCEx_PLLSAI1_Config>
 800597e:	4603      	mov	r3, r0
 8005980:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005982:	7cfb      	ldrb	r3, [r7, #19]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d001      	beq.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005988:	7cfb      	ldrb	r3, [r7, #19]
 800598a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005994:	2b00      	cmp	r3, #0
 8005996:	d02b      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005998:	4b0b      	ldr	r3, [pc, #44]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800599a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800599e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059a6:	4908      	ldr	r1, [pc, #32]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059b6:	d109      	bne.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059b8:	4b03      	ldr	r3, [pc, #12]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	4a02      	ldr	r2, [pc, #8]	; (80059c8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059c2:	60d3      	str	r3, [r2, #12]
 80059c4:	e014      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80059c6:	bf00      	nop
 80059c8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80059d4:	d10c      	bne.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	3304      	adds	r3, #4
 80059da:	2101      	movs	r1, #1
 80059dc:	4618      	mov	r0, r3
 80059de:	f000 f877 	bl	8005ad0 <RCCEx_PLLSAI1_Config>
 80059e2:	4603      	mov	r3, r0
 80059e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80059e6:	7cfb      	ldrb	r3, [r7, #19]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d001      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80059ec:	7cfb      	ldrb	r3, [r7, #19]
 80059ee:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d02f      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059fc:	4b2b      	ldr	r3, [pc, #172]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80059fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a02:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a0a:	4928      	ldr	r1, [pc, #160]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005a1a:	d10d      	bne.n	8005a38 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	3304      	adds	r3, #4
 8005a20:	2102      	movs	r1, #2
 8005a22:	4618      	mov	r0, r3
 8005a24:	f000 f854 	bl	8005ad0 <RCCEx_PLLSAI1_Config>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a2c:	7cfb      	ldrb	r3, [r7, #19]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d014      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005a32:	7cfb      	ldrb	r3, [r7, #19]
 8005a34:	74bb      	strb	r3, [r7, #18]
 8005a36:	e011      	b.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005a40:	d10c      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	3320      	adds	r3, #32
 8005a46:	2102      	movs	r1, #2
 8005a48:	4618      	mov	r0, r3
 8005a4a:	f000 f935 	bl	8005cb8 <RCCEx_PLLSAI2_Config>
 8005a4e:	4603      	mov	r3, r0
 8005a50:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a52:	7cfb      	ldrb	r3, [r7, #19]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d001      	beq.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005a58:	7cfb      	ldrb	r3, [r7, #19]
 8005a5a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d00a      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005a68:	4b10      	ldr	r3, [pc, #64]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a6e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a76:	490d      	ldr	r1, [pc, #52]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d00b      	beq.n	8005aa2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005a8a:	4b08      	ldr	r3, [pc, #32]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a90:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005a9a:	4904      	ldr	r1, [pc, #16]	; (8005aac <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005aa2:	7cbb      	ldrb	r3, [r7, #18]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3718      	adds	r7, #24
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}
 8005aac:	40021000 	.word	0x40021000

08005ab0 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005ab4:	4b05      	ldr	r3, [pc, #20]	; (8005acc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4a04      	ldr	r2, [pc, #16]	; (8005acc <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005aba:	f043 0304 	orr.w	r3, r3, #4
 8005abe:	6013      	str	r3, [r2, #0]
}
 8005ac0:	bf00      	nop
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac8:	4770      	bx	lr
 8005aca:	bf00      	nop
 8005acc:	40021000 	.word	0x40021000

08005ad0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005ade:	4b75      	ldr	r3, [pc, #468]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f003 0303 	and.w	r3, r3, #3
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d018      	beq.n	8005b1c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005aea:	4b72      	ldr	r3, [pc, #456]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f003 0203 	and.w	r2, r3, #3
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d10d      	bne.n	8005b16 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
       ||
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d009      	beq.n	8005b16 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005b02:	4b6c      	ldr	r3, [pc, #432]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b04:	68db      	ldr	r3, [r3, #12]
 8005b06:	091b      	lsrs	r3, r3, #4
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	685b      	ldr	r3, [r3, #4]
       ||
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d047      	beq.n	8005ba6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	73fb      	strb	r3, [r7, #15]
 8005b1a:	e044      	b.n	8005ba6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2b03      	cmp	r3, #3
 8005b22:	d018      	beq.n	8005b56 <RCCEx_PLLSAI1_Config+0x86>
 8005b24:	2b03      	cmp	r3, #3
 8005b26:	d825      	bhi.n	8005b74 <RCCEx_PLLSAI1_Config+0xa4>
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d002      	beq.n	8005b32 <RCCEx_PLLSAI1_Config+0x62>
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d009      	beq.n	8005b44 <RCCEx_PLLSAI1_Config+0x74>
 8005b30:	e020      	b.n	8005b74 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b32:	4b60      	ldr	r3, [pc, #384]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d11d      	bne.n	8005b7a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b42:	e01a      	b.n	8005b7a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b44:	4b5b      	ldr	r3, [pc, #364]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d116      	bne.n	8005b7e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b54:	e013      	b.n	8005b7e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005b56:	4b57      	ldr	r3, [pc, #348]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10f      	bne.n	8005b82 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005b62:	4b54      	ldr	r3, [pc, #336]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d109      	bne.n	8005b82 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005b6e:	2301      	movs	r3, #1
 8005b70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005b72:	e006      	b.n	8005b82 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	73fb      	strb	r3, [r7, #15]
      break;
 8005b78:	e004      	b.n	8005b84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b7a:	bf00      	nop
 8005b7c:	e002      	b.n	8005b84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b7e:	bf00      	nop
 8005b80:	e000      	b.n	8005b84 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005b82:	bf00      	nop
    }

    if(status == HAL_OK)
 8005b84:	7bfb      	ldrb	r3, [r7, #15]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10d      	bne.n	8005ba6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005b8a:	4b4a      	ldr	r3, [pc, #296]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6819      	ldr	r1, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	3b01      	subs	r3, #1
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	430b      	orrs	r3, r1
 8005ba0:	4944      	ldr	r1, [pc, #272]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d17d      	bne.n	8005ca8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005bac:	4b41      	ldr	r3, [pc, #260]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a40      	ldr	r2, [pc, #256]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bb2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005bb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bb8:	f7fc fb5c 	bl	8002274 <HAL_GetTick>
 8005bbc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005bbe:	e009      	b.n	8005bd4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005bc0:	f7fc fb58 	bl	8002274 <HAL_GetTick>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	1ad3      	subs	r3, r2, r3
 8005bca:	2b02      	cmp	r3, #2
 8005bcc:	d902      	bls.n	8005bd4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	73fb      	strb	r3, [r7, #15]
        break;
 8005bd2:	e005      	b.n	8005be0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005bd4:	4b37      	ldr	r3, [pc, #220]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1ef      	bne.n	8005bc0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005be0:	7bfb      	ldrb	r3, [r7, #15]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d160      	bne.n	8005ca8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d111      	bne.n	8005c10 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005bec:	4b31      	ldr	r3, [pc, #196]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bf8:	687a      	ldr	r2, [r7, #4]
 8005bfa:	6892      	ldr	r2, [r2, #8]
 8005bfc:	0211      	lsls	r1, r2, #8
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	68d2      	ldr	r2, [r2, #12]
 8005c02:	0912      	lsrs	r2, r2, #4
 8005c04:	0452      	lsls	r2, r2, #17
 8005c06:	430a      	orrs	r2, r1
 8005c08:	492a      	ldr	r1, [pc, #168]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	610b      	str	r3, [r1, #16]
 8005c0e:	e027      	b.n	8005c60 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d112      	bne.n	8005c3c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c16:	4b27      	ldr	r3, [pc, #156]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005c1e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	6892      	ldr	r2, [r2, #8]
 8005c26:	0211      	lsls	r1, r2, #8
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	6912      	ldr	r2, [r2, #16]
 8005c2c:	0852      	lsrs	r2, r2, #1
 8005c2e:	3a01      	subs	r2, #1
 8005c30:	0552      	lsls	r2, r2, #21
 8005c32:	430a      	orrs	r2, r1
 8005c34:	491f      	ldr	r1, [pc, #124]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c36:	4313      	orrs	r3, r2
 8005c38:	610b      	str	r3, [r1, #16]
 8005c3a:	e011      	b.n	8005c60 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c3c:	4b1d      	ldr	r3, [pc, #116]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005c44:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6892      	ldr	r2, [r2, #8]
 8005c4c:	0211      	lsls	r1, r2, #8
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	6952      	ldr	r2, [r2, #20]
 8005c52:	0852      	lsrs	r2, r2, #1
 8005c54:	3a01      	subs	r2, #1
 8005c56:	0652      	lsls	r2, r2, #25
 8005c58:	430a      	orrs	r2, r1
 8005c5a:	4916      	ldr	r1, [pc, #88]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005c60:	4b14      	ldr	r3, [pc, #80]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a13      	ldr	r2, [pc, #76]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c6a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c6c:	f7fc fb02 	bl	8002274 <HAL_GetTick>
 8005c70:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c72:	e009      	b.n	8005c88 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c74:	f7fc fafe 	bl	8002274 <HAL_GetTick>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	68bb      	ldr	r3, [r7, #8]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d902      	bls.n	8005c88 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005c82:	2303      	movs	r3, #3
 8005c84:	73fb      	strb	r3, [r7, #15]
          break;
 8005c86:	e005      	b.n	8005c94 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005c88:	4b0a      	ldr	r3, [pc, #40]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d0ef      	beq.n	8005c74 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005c94:	7bfb      	ldrb	r3, [r7, #15]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d106      	bne.n	8005ca8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005c9a:	4b06      	ldr	r3, [pc, #24]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c9c:	691a      	ldr	r2, [r3, #16]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	699b      	ldr	r3, [r3, #24]
 8005ca2:	4904      	ldr	r1, [pc, #16]	; (8005cb4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}
 8005cb2:	bf00      	nop
 8005cb4:	40021000 	.word	0x40021000

08005cb8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
 8005cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005cc6:	4b6a      	ldr	r3, [pc, #424]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	f003 0303 	and.w	r3, r3, #3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d018      	beq.n	8005d04 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005cd2:	4b67      	ldr	r3, [pc, #412]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cd4:	68db      	ldr	r3, [r3, #12]
 8005cd6:	f003 0203 	and.w	r2, r3, #3
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d10d      	bne.n	8005cfe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
       ||
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d009      	beq.n	8005cfe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005cea:	4b61      	ldr	r3, [pc, #388]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005cec:	68db      	ldr	r3, [r3, #12]
 8005cee:	091b      	lsrs	r3, r3, #4
 8005cf0:	f003 0307 	and.w	r3, r3, #7
 8005cf4:	1c5a      	adds	r2, r3, #1
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
       ||
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d047      	beq.n	8005d8e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	73fb      	strb	r3, [r7, #15]
 8005d02:	e044      	b.n	8005d8e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	2b03      	cmp	r3, #3
 8005d0a:	d018      	beq.n	8005d3e <RCCEx_PLLSAI2_Config+0x86>
 8005d0c:	2b03      	cmp	r3, #3
 8005d0e:	d825      	bhi.n	8005d5c <RCCEx_PLLSAI2_Config+0xa4>
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d002      	beq.n	8005d1a <RCCEx_PLLSAI2_Config+0x62>
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d009      	beq.n	8005d2c <RCCEx_PLLSAI2_Config+0x74>
 8005d18:	e020      	b.n	8005d5c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d1a:	4b55      	ldr	r3, [pc, #340]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d11d      	bne.n	8005d62 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005d26:	2301      	movs	r3, #1
 8005d28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d2a:	e01a      	b.n	8005d62 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d2c:	4b50      	ldr	r3, [pc, #320]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d116      	bne.n	8005d66 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d3c:	e013      	b.n	8005d66 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d3e:	4b4c      	ldr	r3, [pc, #304]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10f      	bne.n	8005d6a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d4a:	4b49      	ldr	r3, [pc, #292]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d109      	bne.n	8005d6a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005d5a:	e006      	b.n	8005d6a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d60:	e004      	b.n	8005d6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005d62:	bf00      	nop
 8005d64:	e002      	b.n	8005d6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005d66:	bf00      	nop
 8005d68:	e000      	b.n	8005d6c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005d6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005d6c:	7bfb      	ldrb	r3, [r7, #15]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d10d      	bne.n	8005d8e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005d72:	4b3f      	ldr	r3, [pc, #252]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6819      	ldr	r1, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	3b01      	subs	r3, #1
 8005d84:	011b      	lsls	r3, r3, #4
 8005d86:	430b      	orrs	r3, r1
 8005d88:	4939      	ldr	r1, [pc, #228]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005d8e:	7bfb      	ldrb	r3, [r7, #15]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d167      	bne.n	8005e64 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005d94:	4b36      	ldr	r3, [pc, #216]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a35      	ldr	r2, [pc, #212]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005da0:	f7fc fa68 	bl	8002274 <HAL_GetTick>
 8005da4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005da6:	e009      	b.n	8005dbc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005da8:	f7fc fa64 	bl	8002274 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d902      	bls.n	8005dbc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	73fb      	strb	r3, [r7, #15]
        break;
 8005dba:	e005      	b.n	8005dc8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005dbc:	4b2c      	ldr	r3, [pc, #176]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1ef      	bne.n	8005da8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005dc8:	7bfb      	ldrb	r3, [r7, #15]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d14a      	bne.n	8005e64 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d111      	bne.n	8005df8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005dd4:	4b26      	ldr	r3, [pc, #152]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	6892      	ldr	r2, [r2, #8]
 8005de4:	0211      	lsls	r1, r2, #8
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	68d2      	ldr	r2, [r2, #12]
 8005dea:	0912      	lsrs	r2, r2, #4
 8005dec:	0452      	lsls	r2, r2, #17
 8005dee:	430a      	orrs	r2, r1
 8005df0:	491f      	ldr	r1, [pc, #124]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	614b      	str	r3, [r1, #20]
 8005df6:	e011      	b.n	8005e1c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005df8:	4b1d      	ldr	r3, [pc, #116]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dfa:	695b      	ldr	r3, [r3, #20]
 8005dfc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005e00:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	6892      	ldr	r2, [r2, #8]
 8005e08:	0211      	lsls	r1, r2, #8
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	6912      	ldr	r2, [r2, #16]
 8005e0e:	0852      	lsrs	r2, r2, #1
 8005e10:	3a01      	subs	r2, #1
 8005e12:	0652      	lsls	r2, r2, #25
 8005e14:	430a      	orrs	r2, r1
 8005e16:	4916      	ldr	r1, [pc, #88]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005e1c:	4b14      	ldr	r3, [pc, #80]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a13      	ldr	r2, [pc, #76]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e26:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e28:	f7fc fa24 	bl	8002274 <HAL_GetTick>
 8005e2c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e2e:	e009      	b.n	8005e44 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e30:	f7fc fa20 	bl	8002274 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d902      	bls.n	8005e44 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	73fb      	strb	r3, [r7, #15]
          break;
 8005e42:	e005      	b.n	8005e50 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e44:	4b0a      	ldr	r3, [pc, #40]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d0ef      	beq.n	8005e30 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d106      	bne.n	8005e64 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005e56:	4b06      	ldr	r3, [pc, #24]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e58:	695a      	ldr	r2, [r3, #20]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	4904      	ldr	r1, [pc, #16]	; (8005e70 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	40021000 	.word	0x40021000

08005e74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b084      	sub	sp, #16
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d101      	bne.n	8005e86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e095      	b.n	8005fb2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d108      	bne.n	8005ea0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e96:	d009      	beq.n	8005eac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	61da      	str	r2, [r3, #28]
 8005e9e:	e005      	b.n	8005eac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d106      	bne.n	8005ecc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f7fb fec4 	bl	8001c54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ee2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005eec:	d902      	bls.n	8005ef4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	60fb      	str	r3, [r7, #12]
 8005ef2:	e002      	b.n	8005efa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ef8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005f02:	d007      	beq.n	8005f14 <HAL_SPI_Init+0xa0>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005f0c:	d002      	beq.n	8005f14 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005f24:	431a      	orrs	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	f003 0302 	and.w	r3, r3, #2
 8005f2e:	431a      	orrs	r2, r3
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	695b      	ldr	r3, [r3, #20]
 8005f34:	f003 0301 	and.w	r3, r3, #1
 8005f38:	431a      	orrs	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f42:	431a      	orrs	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f4c:	431a      	orrs	r2, r3
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f56:	ea42 0103 	orr.w	r1, r2, r3
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f5e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	0c1b      	lsrs	r3, r3, #16
 8005f70:	f003 0204 	and.w	r2, r3, #4
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f78:	f003 0310 	and.w	r3, r3, #16
 8005f7c:	431a      	orrs	r2, r3
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f82:	f003 0308 	and.w	r3, r3, #8
 8005f86:	431a      	orrs	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005f90:	ea42 0103 	orr.w	r1, r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b082      	sub	sp, #8
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d101      	bne.n	8005fcc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e040      	b.n	800604e <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d106      	bne.n	8005fe2 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7fb fe7d 	bl	8001cdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2224      	movs	r2, #36	; 0x24
 8005fe6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	681a      	ldr	r2, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 0201 	bic.w	r2, r2, #1
 8005ff6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f8c1 	bl	8006180 <UART_SetConfig>
 8005ffe:	4603      	mov	r3, r0
 8006000:	2b01      	cmp	r3, #1
 8006002:	d101      	bne.n	8006008 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e022      	b.n	800604e <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600c:	2b00      	cmp	r3, #0
 800600e:	d002      	beq.n	8006016 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 fb6d 	bl	80066f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	685a      	ldr	r2, [r3, #4]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006024:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006034:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f042 0201 	orr.w	r2, r2, #1
 8006044:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 fbf4 	bl	8006834 <UART_CheckIdleState>
 800604c:	4603      	mov	r3, r0
}
 800604e:	4618      	mov	r0, r3
 8006050:	3708      	adds	r7, #8
 8006052:	46bd      	mov	sp, r7
 8006054:	bd80      	pop	{r7, pc}

08006056 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006056:	b580      	push	{r7, lr}
 8006058:	b08a      	sub	sp, #40	; 0x28
 800605a:	af02      	add	r7, sp, #8
 800605c:	60f8      	str	r0, [r7, #12]
 800605e:	60b9      	str	r1, [r7, #8]
 8006060:	603b      	str	r3, [r7, #0]
 8006062:	4613      	mov	r3, r2
 8006064:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800606a:	2b20      	cmp	r3, #32
 800606c:	f040 8082 	bne.w	8006174 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d002      	beq.n	800607c <HAL_UART_Transmit+0x26>
 8006076:	88fb      	ldrh	r3, [r7, #6]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e07a      	b.n	8006176 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006086:	2b01      	cmp	r3, #1
 8006088:	d101      	bne.n	800608e <HAL_UART_Transmit+0x38>
 800608a:	2302      	movs	r3, #2
 800608c:	e073      	b.n	8006176 <HAL_UART_Transmit+0x120>
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2221      	movs	r2, #33	; 0x21
 80060a2:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060a4:	f7fc f8e6 	bl	8002274 <HAL_GetTick>
 80060a8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	88fa      	ldrh	r2, [r7, #6]
 80060ae:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	88fa      	ldrh	r2, [r7, #6]
 80060b6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060c2:	d108      	bne.n	80060d6 <HAL_UART_Transmit+0x80>
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	691b      	ldr	r3, [r3, #16]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d104      	bne.n	80060d6 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80060cc:	2300      	movs	r3, #0
 80060ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	61bb      	str	r3, [r7, #24]
 80060d4:	e003      	b.n	80060de <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060da:	2300      	movs	r3, #0
 80060dc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2200      	movs	r2, #0
 80060e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80060e6:	e02d      	b.n	8006144 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2200      	movs	r2, #0
 80060f0:	2180      	movs	r1, #128	; 0x80
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f000 fbe7 	bl	80068c6 <UART_WaitOnFlagUntilTimeout>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d001      	beq.n	8006102 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e039      	b.n	8006176 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006102:	69fb      	ldr	r3, [r7, #28]
 8006104:	2b00      	cmp	r3, #0
 8006106:	d10b      	bne.n	8006120 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	881a      	ldrh	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006114:	b292      	uxth	r2, r2
 8006116:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	3302      	adds	r3, #2
 800611c:	61bb      	str	r3, [r7, #24]
 800611e:	e008      	b.n	8006132 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	781a      	ldrb	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	b292      	uxth	r2, r2
 800612a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	3301      	adds	r3, #1
 8006130:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006138:	b29b      	uxth	r3, r3
 800613a:	3b01      	subs	r3, #1
 800613c:	b29a      	uxth	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800614a:	b29b      	uxth	r3, r3
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1cb      	bne.n	80060e8 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	9300      	str	r3, [sp, #0]
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	2200      	movs	r2, #0
 8006158:	2140      	movs	r1, #64	; 0x40
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 fbb3 	bl	80068c6 <UART_WaitOnFlagUntilTimeout>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d001      	beq.n	800616a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e005      	b.n	8006176 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2220      	movs	r2, #32
 800616e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006170:	2300      	movs	r3, #0
 8006172:	e000      	b.n	8006176 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006174:	2302      	movs	r3, #2
  }
}
 8006176:	4618      	mov	r0, r3
 8006178:	3720      	adds	r7, #32
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
	...

08006180 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006184:	b08a      	sub	sp, #40	; 0x28
 8006186:	af00      	add	r7, sp, #0
 8006188:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800618a:	2300      	movs	r3, #0
 800618c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	689a      	ldr	r2, [r3, #8]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	691b      	ldr	r3, [r3, #16]
 8006198:	431a      	orrs	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	695b      	ldr	r3, [r3, #20]
 800619e:	431a      	orrs	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	69db      	ldr	r3, [r3, #28]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	4ba4      	ldr	r3, [pc, #656]	; (8006440 <UART_SetConfig+0x2c0>)
 80061b0:	4013      	ands	r3, r2
 80061b2:	68fa      	ldr	r2, [r7, #12]
 80061b4:	6812      	ldr	r2, [r2, #0]
 80061b6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80061b8:	430b      	orrs	r3, r1
 80061ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	68da      	ldr	r2, [r3, #12]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a99      	ldr	r2, [pc, #612]	; (8006444 <UART_SetConfig+0x2c4>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d004      	beq.n	80061ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061e8:	4313      	orrs	r3, r2
 80061ea:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061fc:	430a      	orrs	r2, r1
 80061fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4a90      	ldr	r2, [pc, #576]	; (8006448 <UART_SetConfig+0x2c8>)
 8006206:	4293      	cmp	r3, r2
 8006208:	d126      	bne.n	8006258 <UART_SetConfig+0xd8>
 800620a:	4b90      	ldr	r3, [pc, #576]	; (800644c <UART_SetConfig+0x2cc>)
 800620c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006210:	f003 0303 	and.w	r3, r3, #3
 8006214:	2b03      	cmp	r3, #3
 8006216:	d81b      	bhi.n	8006250 <UART_SetConfig+0xd0>
 8006218:	a201      	add	r2, pc, #4	; (adr r2, 8006220 <UART_SetConfig+0xa0>)
 800621a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800621e:	bf00      	nop
 8006220:	08006231 	.word	0x08006231
 8006224:	08006241 	.word	0x08006241
 8006228:	08006239 	.word	0x08006239
 800622c:	08006249 	.word	0x08006249
 8006230:	2301      	movs	r3, #1
 8006232:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006236:	e116      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006238:	2302      	movs	r3, #2
 800623a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800623e:	e112      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006240:	2304      	movs	r3, #4
 8006242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006246:	e10e      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006248:	2308      	movs	r3, #8
 800624a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800624e:	e10a      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006250:	2310      	movs	r3, #16
 8006252:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006256:	e106      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a7c      	ldr	r2, [pc, #496]	; (8006450 <UART_SetConfig+0x2d0>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d138      	bne.n	80062d4 <UART_SetConfig+0x154>
 8006262:	4b7a      	ldr	r3, [pc, #488]	; (800644c <UART_SetConfig+0x2cc>)
 8006264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006268:	f003 030c 	and.w	r3, r3, #12
 800626c:	2b0c      	cmp	r3, #12
 800626e:	d82d      	bhi.n	80062cc <UART_SetConfig+0x14c>
 8006270:	a201      	add	r2, pc, #4	; (adr r2, 8006278 <UART_SetConfig+0xf8>)
 8006272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006276:	bf00      	nop
 8006278:	080062ad 	.word	0x080062ad
 800627c:	080062cd 	.word	0x080062cd
 8006280:	080062cd 	.word	0x080062cd
 8006284:	080062cd 	.word	0x080062cd
 8006288:	080062bd 	.word	0x080062bd
 800628c:	080062cd 	.word	0x080062cd
 8006290:	080062cd 	.word	0x080062cd
 8006294:	080062cd 	.word	0x080062cd
 8006298:	080062b5 	.word	0x080062b5
 800629c:	080062cd 	.word	0x080062cd
 80062a0:	080062cd 	.word	0x080062cd
 80062a4:	080062cd 	.word	0x080062cd
 80062a8:	080062c5 	.word	0x080062c5
 80062ac:	2300      	movs	r3, #0
 80062ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062b2:	e0d8      	b.n	8006466 <UART_SetConfig+0x2e6>
 80062b4:	2302      	movs	r3, #2
 80062b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062ba:	e0d4      	b.n	8006466 <UART_SetConfig+0x2e6>
 80062bc:	2304      	movs	r3, #4
 80062be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062c2:	e0d0      	b.n	8006466 <UART_SetConfig+0x2e6>
 80062c4:	2308      	movs	r3, #8
 80062c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062ca:	e0cc      	b.n	8006466 <UART_SetConfig+0x2e6>
 80062cc:	2310      	movs	r3, #16
 80062ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80062d2:	e0c8      	b.n	8006466 <UART_SetConfig+0x2e6>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4a5e      	ldr	r2, [pc, #376]	; (8006454 <UART_SetConfig+0x2d4>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d125      	bne.n	800632a <UART_SetConfig+0x1aa>
 80062de:	4b5b      	ldr	r3, [pc, #364]	; (800644c <UART_SetConfig+0x2cc>)
 80062e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80062e8:	2b30      	cmp	r3, #48	; 0x30
 80062ea:	d016      	beq.n	800631a <UART_SetConfig+0x19a>
 80062ec:	2b30      	cmp	r3, #48	; 0x30
 80062ee:	d818      	bhi.n	8006322 <UART_SetConfig+0x1a2>
 80062f0:	2b20      	cmp	r3, #32
 80062f2:	d00a      	beq.n	800630a <UART_SetConfig+0x18a>
 80062f4:	2b20      	cmp	r3, #32
 80062f6:	d814      	bhi.n	8006322 <UART_SetConfig+0x1a2>
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d002      	beq.n	8006302 <UART_SetConfig+0x182>
 80062fc:	2b10      	cmp	r3, #16
 80062fe:	d008      	beq.n	8006312 <UART_SetConfig+0x192>
 8006300:	e00f      	b.n	8006322 <UART_SetConfig+0x1a2>
 8006302:	2300      	movs	r3, #0
 8006304:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006308:	e0ad      	b.n	8006466 <UART_SetConfig+0x2e6>
 800630a:	2302      	movs	r3, #2
 800630c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006310:	e0a9      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006312:	2304      	movs	r3, #4
 8006314:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006318:	e0a5      	b.n	8006466 <UART_SetConfig+0x2e6>
 800631a:	2308      	movs	r3, #8
 800631c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006320:	e0a1      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006322:	2310      	movs	r3, #16
 8006324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006328:	e09d      	b.n	8006466 <UART_SetConfig+0x2e6>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a4a      	ldr	r2, [pc, #296]	; (8006458 <UART_SetConfig+0x2d8>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d125      	bne.n	8006380 <UART_SetConfig+0x200>
 8006334:	4b45      	ldr	r3, [pc, #276]	; (800644c <UART_SetConfig+0x2cc>)
 8006336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800633a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800633e:	2bc0      	cmp	r3, #192	; 0xc0
 8006340:	d016      	beq.n	8006370 <UART_SetConfig+0x1f0>
 8006342:	2bc0      	cmp	r3, #192	; 0xc0
 8006344:	d818      	bhi.n	8006378 <UART_SetConfig+0x1f8>
 8006346:	2b80      	cmp	r3, #128	; 0x80
 8006348:	d00a      	beq.n	8006360 <UART_SetConfig+0x1e0>
 800634a:	2b80      	cmp	r3, #128	; 0x80
 800634c:	d814      	bhi.n	8006378 <UART_SetConfig+0x1f8>
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <UART_SetConfig+0x1d8>
 8006352:	2b40      	cmp	r3, #64	; 0x40
 8006354:	d008      	beq.n	8006368 <UART_SetConfig+0x1e8>
 8006356:	e00f      	b.n	8006378 <UART_SetConfig+0x1f8>
 8006358:	2300      	movs	r3, #0
 800635a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800635e:	e082      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006360:	2302      	movs	r3, #2
 8006362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006366:	e07e      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006368:	2304      	movs	r3, #4
 800636a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800636e:	e07a      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006370:	2308      	movs	r3, #8
 8006372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006376:	e076      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006378:	2310      	movs	r3, #16
 800637a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800637e:	e072      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	4a35      	ldr	r2, [pc, #212]	; (800645c <UART_SetConfig+0x2dc>)
 8006386:	4293      	cmp	r3, r2
 8006388:	d12a      	bne.n	80063e0 <UART_SetConfig+0x260>
 800638a:	4b30      	ldr	r3, [pc, #192]	; (800644c <UART_SetConfig+0x2cc>)
 800638c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006390:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006394:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006398:	d01a      	beq.n	80063d0 <UART_SetConfig+0x250>
 800639a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800639e:	d81b      	bhi.n	80063d8 <UART_SetConfig+0x258>
 80063a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063a4:	d00c      	beq.n	80063c0 <UART_SetConfig+0x240>
 80063a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063aa:	d815      	bhi.n	80063d8 <UART_SetConfig+0x258>
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d003      	beq.n	80063b8 <UART_SetConfig+0x238>
 80063b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80063b4:	d008      	beq.n	80063c8 <UART_SetConfig+0x248>
 80063b6:	e00f      	b.n	80063d8 <UART_SetConfig+0x258>
 80063b8:	2300      	movs	r3, #0
 80063ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063be:	e052      	b.n	8006466 <UART_SetConfig+0x2e6>
 80063c0:	2302      	movs	r3, #2
 80063c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063c6:	e04e      	b.n	8006466 <UART_SetConfig+0x2e6>
 80063c8:	2304      	movs	r3, #4
 80063ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063ce:	e04a      	b.n	8006466 <UART_SetConfig+0x2e6>
 80063d0:	2308      	movs	r3, #8
 80063d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063d6:	e046      	b.n	8006466 <UART_SetConfig+0x2e6>
 80063d8:	2310      	movs	r3, #16
 80063da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80063de:	e042      	b.n	8006466 <UART_SetConfig+0x2e6>
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a17      	ldr	r2, [pc, #92]	; (8006444 <UART_SetConfig+0x2c4>)
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d13a      	bne.n	8006460 <UART_SetConfig+0x2e0>
 80063ea:	4b18      	ldr	r3, [pc, #96]	; (800644c <UART_SetConfig+0x2cc>)
 80063ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80063f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80063f8:	d01a      	beq.n	8006430 <UART_SetConfig+0x2b0>
 80063fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80063fe:	d81b      	bhi.n	8006438 <UART_SetConfig+0x2b8>
 8006400:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006404:	d00c      	beq.n	8006420 <UART_SetConfig+0x2a0>
 8006406:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800640a:	d815      	bhi.n	8006438 <UART_SetConfig+0x2b8>
 800640c:	2b00      	cmp	r3, #0
 800640e:	d003      	beq.n	8006418 <UART_SetConfig+0x298>
 8006410:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006414:	d008      	beq.n	8006428 <UART_SetConfig+0x2a8>
 8006416:	e00f      	b.n	8006438 <UART_SetConfig+0x2b8>
 8006418:	2300      	movs	r3, #0
 800641a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800641e:	e022      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006420:	2302      	movs	r3, #2
 8006422:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006426:	e01e      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006428:	2304      	movs	r3, #4
 800642a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800642e:	e01a      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006430:	2308      	movs	r3, #8
 8006432:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006436:	e016      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006438:	2310      	movs	r3, #16
 800643a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800643e:	e012      	b.n	8006466 <UART_SetConfig+0x2e6>
 8006440:	efff69f3 	.word	0xefff69f3
 8006444:	40008000 	.word	0x40008000
 8006448:	40013800 	.word	0x40013800
 800644c:	40021000 	.word	0x40021000
 8006450:	40004400 	.word	0x40004400
 8006454:	40004800 	.word	0x40004800
 8006458:	40004c00 	.word	0x40004c00
 800645c:	40005000 	.word	0x40005000
 8006460:	2310      	movs	r3, #16
 8006462:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a9f      	ldr	r2, [pc, #636]	; (80066e8 <UART_SetConfig+0x568>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d17a      	bne.n	8006566 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006470:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006474:	2b08      	cmp	r3, #8
 8006476:	d824      	bhi.n	80064c2 <UART_SetConfig+0x342>
 8006478:	a201      	add	r2, pc, #4	; (adr r2, 8006480 <UART_SetConfig+0x300>)
 800647a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800647e:	bf00      	nop
 8006480:	080064a5 	.word	0x080064a5
 8006484:	080064c3 	.word	0x080064c3
 8006488:	080064ad 	.word	0x080064ad
 800648c:	080064c3 	.word	0x080064c3
 8006490:	080064b3 	.word	0x080064b3
 8006494:	080064c3 	.word	0x080064c3
 8006498:	080064c3 	.word	0x080064c3
 800649c:	080064c3 	.word	0x080064c3
 80064a0:	080064bb 	.word	0x080064bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064a4:	f7fe ff8e 	bl	80053c4 <HAL_RCC_GetPCLK1Freq>
 80064a8:	61f8      	str	r0, [r7, #28]
        break;
 80064aa:	e010      	b.n	80064ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064ac:	4b8f      	ldr	r3, [pc, #572]	; (80066ec <UART_SetConfig+0x56c>)
 80064ae:	61fb      	str	r3, [r7, #28]
        break;
 80064b0:	e00d      	b.n	80064ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064b2:	f7fe feef 	bl	8005294 <HAL_RCC_GetSysClockFreq>
 80064b6:	61f8      	str	r0, [r7, #28]
        break;
 80064b8:	e009      	b.n	80064ce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064be:	61fb      	str	r3, [r7, #28]
        break;
 80064c0:	e005      	b.n	80064ce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80064c2:	2300      	movs	r3, #0
 80064c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80064cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80064ce:	69fb      	ldr	r3, [r7, #28]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 80fb 	beq.w	80066cc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	685a      	ldr	r2, [r3, #4]
 80064da:	4613      	mov	r3, r2
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	4413      	add	r3, r2
 80064e0:	69fa      	ldr	r2, [r7, #28]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d305      	bcc.n	80064f2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80064ec:	69fa      	ldr	r2, [r7, #28]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d903      	bls.n	80064fa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80064f8:	e0e8      	b.n	80066cc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	2200      	movs	r2, #0
 80064fe:	461c      	mov	r4, r3
 8006500:	4615      	mov	r5, r2
 8006502:	f04f 0200 	mov.w	r2, #0
 8006506:	f04f 0300 	mov.w	r3, #0
 800650a:	022b      	lsls	r3, r5, #8
 800650c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006510:	0222      	lsls	r2, r4, #8
 8006512:	68f9      	ldr	r1, [r7, #12]
 8006514:	6849      	ldr	r1, [r1, #4]
 8006516:	0849      	lsrs	r1, r1, #1
 8006518:	2000      	movs	r0, #0
 800651a:	4688      	mov	r8, r1
 800651c:	4681      	mov	r9, r0
 800651e:	eb12 0a08 	adds.w	sl, r2, r8
 8006522:	eb43 0b09 	adc.w	fp, r3, r9
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	603b      	str	r3, [r7, #0]
 800652e:	607a      	str	r2, [r7, #4]
 8006530:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006534:	4650      	mov	r0, sl
 8006536:	4659      	mov	r1, fp
 8006538:	f7fa fb86 	bl	8000c48 <__aeabi_uldivmod>
 800653c:	4602      	mov	r2, r0
 800653e:	460b      	mov	r3, r1
 8006540:	4613      	mov	r3, r2
 8006542:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800654a:	d308      	bcc.n	800655e <UART_SetConfig+0x3de>
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006552:	d204      	bcs.n	800655e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	69ba      	ldr	r2, [r7, #24]
 800655a:	60da      	str	r2, [r3, #12]
 800655c:	e0b6      	b.n	80066cc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006564:	e0b2      	b.n	80066cc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	69db      	ldr	r3, [r3, #28]
 800656a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800656e:	d15e      	bne.n	800662e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006570:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006574:	2b08      	cmp	r3, #8
 8006576:	d828      	bhi.n	80065ca <UART_SetConfig+0x44a>
 8006578:	a201      	add	r2, pc, #4	; (adr r2, 8006580 <UART_SetConfig+0x400>)
 800657a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800657e:	bf00      	nop
 8006580:	080065a5 	.word	0x080065a5
 8006584:	080065ad 	.word	0x080065ad
 8006588:	080065b5 	.word	0x080065b5
 800658c:	080065cb 	.word	0x080065cb
 8006590:	080065bb 	.word	0x080065bb
 8006594:	080065cb 	.word	0x080065cb
 8006598:	080065cb 	.word	0x080065cb
 800659c:	080065cb 	.word	0x080065cb
 80065a0:	080065c3 	.word	0x080065c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065a4:	f7fe ff0e 	bl	80053c4 <HAL_RCC_GetPCLK1Freq>
 80065a8:	61f8      	str	r0, [r7, #28]
        break;
 80065aa:	e014      	b.n	80065d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065ac:	f7fe ff20 	bl	80053f0 <HAL_RCC_GetPCLK2Freq>
 80065b0:	61f8      	str	r0, [r7, #28]
        break;
 80065b2:	e010      	b.n	80065d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065b4:	4b4d      	ldr	r3, [pc, #308]	; (80066ec <UART_SetConfig+0x56c>)
 80065b6:	61fb      	str	r3, [r7, #28]
        break;
 80065b8:	e00d      	b.n	80065d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065ba:	f7fe fe6b 	bl	8005294 <HAL_RCC_GetSysClockFreq>
 80065be:	61f8      	str	r0, [r7, #28]
        break;
 80065c0:	e009      	b.n	80065d6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065c6:	61fb      	str	r3, [r7, #28]
        break;
 80065c8:	e005      	b.n	80065d6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80065ca:	2300      	movs	r3, #0
 80065cc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065ce:	2301      	movs	r3, #1
 80065d0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80065d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80065d6:	69fb      	ldr	r3, [r7, #28]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d077      	beq.n	80066cc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	005a      	lsls	r2, r3, #1
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	085b      	lsrs	r3, r3, #1
 80065e6:	441a      	add	r2, r3
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80065f2:	69bb      	ldr	r3, [r7, #24]
 80065f4:	2b0f      	cmp	r3, #15
 80065f6:	d916      	bls.n	8006626 <UART_SetConfig+0x4a6>
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065fe:	d212      	bcs.n	8006626 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	b29b      	uxth	r3, r3
 8006604:	f023 030f 	bic.w	r3, r3, #15
 8006608:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	085b      	lsrs	r3, r3, #1
 800660e:	b29b      	uxth	r3, r3
 8006610:	f003 0307 	and.w	r3, r3, #7
 8006614:	b29a      	uxth	r2, r3
 8006616:	8afb      	ldrh	r3, [r7, #22]
 8006618:	4313      	orrs	r3, r2
 800661a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	8afa      	ldrh	r2, [r7, #22]
 8006622:	60da      	str	r2, [r3, #12]
 8006624:	e052      	b.n	80066cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800662c:	e04e      	b.n	80066cc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800662e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006632:	2b08      	cmp	r3, #8
 8006634:	d827      	bhi.n	8006686 <UART_SetConfig+0x506>
 8006636:	a201      	add	r2, pc, #4	; (adr r2, 800663c <UART_SetConfig+0x4bc>)
 8006638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800663c:	08006661 	.word	0x08006661
 8006640:	08006669 	.word	0x08006669
 8006644:	08006671 	.word	0x08006671
 8006648:	08006687 	.word	0x08006687
 800664c:	08006677 	.word	0x08006677
 8006650:	08006687 	.word	0x08006687
 8006654:	08006687 	.word	0x08006687
 8006658:	08006687 	.word	0x08006687
 800665c:	0800667f 	.word	0x0800667f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006660:	f7fe feb0 	bl	80053c4 <HAL_RCC_GetPCLK1Freq>
 8006664:	61f8      	str	r0, [r7, #28]
        break;
 8006666:	e014      	b.n	8006692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006668:	f7fe fec2 	bl	80053f0 <HAL_RCC_GetPCLK2Freq>
 800666c:	61f8      	str	r0, [r7, #28]
        break;
 800666e:	e010      	b.n	8006692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006670:	4b1e      	ldr	r3, [pc, #120]	; (80066ec <UART_SetConfig+0x56c>)
 8006672:	61fb      	str	r3, [r7, #28]
        break;
 8006674:	e00d      	b.n	8006692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006676:	f7fe fe0d 	bl	8005294 <HAL_RCC_GetSysClockFreq>
 800667a:	61f8      	str	r0, [r7, #28]
        break;
 800667c:	e009      	b.n	8006692 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800667e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006682:	61fb      	str	r3, [r7, #28]
        break;
 8006684:	e005      	b.n	8006692 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006686:	2300      	movs	r3, #0
 8006688:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006690:	bf00      	nop
    }

    if (pclk != 0U)
 8006692:	69fb      	ldr	r3, [r7, #28]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d019      	beq.n	80066cc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	085a      	lsrs	r2, r3, #1
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	441a      	add	r2, r3
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066aa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	2b0f      	cmp	r3, #15
 80066b0:	d909      	bls.n	80066c6 <UART_SetConfig+0x546>
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066b8:	d205      	bcs.n	80066c6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	b29a      	uxth	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	60da      	str	r2, [r3, #12]
 80066c4:	e002      	b.n	80066cc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2200      	movs	r2, #0
 80066d6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80066d8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3728      	adds	r7, #40	; 0x28
 80066e0:	46bd      	mov	sp, r7
 80066e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066e6:	bf00      	nop
 80066e8:	40008000 	.word	0x40008000
 80066ec:	00f42400 	.word	0x00f42400

080066f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b083      	sub	sp, #12
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fc:	f003 0301 	and.w	r3, r3, #1
 8006700:	2b00      	cmp	r3, #0
 8006702:	d00a      	beq.n	800671a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	430a      	orrs	r2, r1
 8006718:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671e:	f003 0302 	and.w	r3, r3, #2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d00a      	beq.n	800673c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	430a      	orrs	r2, r1
 800673a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006740:	f003 0304 	and.w	r3, r3, #4
 8006744:	2b00      	cmp	r3, #0
 8006746:	d00a      	beq.n	800675e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685b      	ldr	r3, [r3, #4]
 800674e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	430a      	orrs	r2, r1
 800675c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006762:	f003 0308 	and.w	r3, r3, #8
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00a      	beq.n	8006780 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	430a      	orrs	r2, r1
 800677e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006784:	f003 0310 	and.w	r3, r3, #16
 8006788:	2b00      	cmp	r3, #0
 800678a:	d00a      	beq.n	80067a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	689b      	ldr	r3, [r3, #8]
 8006792:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	430a      	orrs	r2, r1
 80067a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a6:	f003 0320 	and.w	r3, r3, #32
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00a      	beq.n	80067c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	430a      	orrs	r2, r1
 80067c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d01a      	beq.n	8006806 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	430a      	orrs	r2, r1
 80067e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067ee:	d10a      	bne.n	8006806 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	430a      	orrs	r2, r1
 8006804:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800680e:	2b00      	cmp	r3, #0
 8006810:	d00a      	beq.n	8006828 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	430a      	orrs	r2, r1
 8006826:	605a      	str	r2, [r3, #4]
  }
}
 8006828:	bf00      	nop
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af02      	add	r7, sp, #8
 800683a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006844:	f7fb fd16 	bl	8002274 <HAL_GetTick>
 8006848:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f003 0308 	and.w	r3, r3, #8
 8006854:	2b08      	cmp	r3, #8
 8006856:	d10e      	bne.n	8006876 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006858:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 f82d 	bl	80068c6 <UART_WaitOnFlagUntilTimeout>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d001      	beq.n	8006876 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006872:	2303      	movs	r3, #3
 8006874:	e023      	b.n	80068be <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0304 	and.w	r3, r3, #4
 8006880:	2b04      	cmp	r3, #4
 8006882:	d10e      	bne.n	80068a2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006884:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006888:	9300      	str	r3, [sp, #0]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 f817 	bl	80068c6 <UART_WaitOnFlagUntilTimeout>
 8006898:	4603      	mov	r3, r0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d001      	beq.n	80068a2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e00d      	b.n	80068be <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2220      	movs	r2, #32
 80068a6:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2220      	movs	r2, #32
 80068ac:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2200      	movs	r2, #0
 80068b2:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3710      	adds	r7, #16
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}

080068c6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80068c6:	b580      	push	{r7, lr}
 80068c8:	b09c      	sub	sp, #112	; 0x70
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	60f8      	str	r0, [r7, #12]
 80068ce:	60b9      	str	r1, [r7, #8]
 80068d0:	603b      	str	r3, [r7, #0]
 80068d2:	4613      	mov	r3, r2
 80068d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068d6:	e0a5      	b.n	8006a24 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068de:	f000 80a1 	beq.w	8006a24 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068e2:	f7fb fcc7 	bl	8002274 <HAL_GetTick>
 80068e6:	4602      	mov	r2, r0
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	1ad3      	subs	r3, r2, r3
 80068ec:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80068ee:	429a      	cmp	r2, r3
 80068f0:	d302      	bcc.n	80068f8 <UART_WaitOnFlagUntilTimeout+0x32>
 80068f2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d13e      	bne.n	8006976 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006900:	e853 3f00 	ldrex	r3, [r3]
 8006904:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006906:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006908:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800690c:	667b      	str	r3, [r7, #100]	; 0x64
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006916:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006918:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800691c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800691e:	e841 2300 	strex	r3, r2, [r1]
 8006922:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006924:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1e6      	bne.n	80068f8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	3308      	adds	r3, #8
 8006930:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006932:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006934:	e853 3f00 	ldrex	r3, [r3]
 8006938:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800693a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800693c:	f023 0301 	bic.w	r3, r3, #1
 8006940:	663b      	str	r3, [r7, #96]	; 0x60
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	3308      	adds	r3, #8
 8006948:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800694a:	64ba      	str	r2, [r7, #72]	; 0x48
 800694c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800694e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006950:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006952:	e841 2300 	strex	r3, r2, [r1]
 8006956:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006958:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800695a:	2b00      	cmp	r3, #0
 800695c:	d1e5      	bne.n	800692a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2220      	movs	r2, #32
 8006962:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2220      	movs	r2, #32
 8006968:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e067      	b.n	8006a46 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f003 0304 	and.w	r3, r3, #4
 8006980:	2b00      	cmp	r3, #0
 8006982:	d04f      	beq.n	8006a24 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	69db      	ldr	r3, [r3, #28]
 800698a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800698e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006992:	d147      	bne.n	8006a24 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800699c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a6:	e853 3f00 	ldrex	r3, [r3]
 80069aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80069b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	461a      	mov	r2, r3
 80069ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069bc:	637b      	str	r3, [r7, #52]	; 0x34
 80069be:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80069c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069c4:	e841 2300 	strex	r3, r2, [r1]
 80069c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80069ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d1e6      	bne.n	800699e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	3308      	adds	r3, #8
 80069d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	e853 3f00 	ldrex	r3, [r3]
 80069de:	613b      	str	r3, [r7, #16]
   return(result);
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	f023 0301 	bic.w	r3, r3, #1
 80069e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	3308      	adds	r3, #8
 80069ee:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80069f0:	623a      	str	r2, [r7, #32]
 80069f2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f4:	69f9      	ldr	r1, [r7, #28]
 80069f6:	6a3a      	ldr	r2, [r7, #32]
 80069f8:	e841 2300 	strex	r3, r2, [r1]
 80069fc:	61bb      	str	r3, [r7, #24]
   return(result);
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d1e5      	bne.n	80069d0 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	2220      	movs	r2, #32
 8006a08:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	2220      	movs	r2, #32
 8006a0e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2220      	movs	r2, #32
 8006a14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e010      	b.n	8006a46 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	69da      	ldr	r2, [r3, #28]
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	68ba      	ldr	r2, [r7, #8]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	bf0c      	ite	eq
 8006a34:	2301      	moveq	r3, #1
 8006a36:	2300      	movne	r3, #0
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	79fb      	ldrb	r3, [r7, #7]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	f43f af4a 	beq.w	80068d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3770      	adds	r7, #112	; 0x70
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}

08006a4e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006a4e:	b084      	sub	sp, #16
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	f107 001c 	add.w	r0, r7, #28
 8006a5c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fa6f 	bl	8006f50 <USB_CoreReset>
 8006a72:	4603      	mov	r3, r0
 8006a74:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8006a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d106      	bne.n	8006a8a <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a80:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	639a      	str	r2, [r3, #56]	; 0x38
 8006a88:	e005      	b.n	8006a96 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a8e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8006a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3710      	adds	r7, #16
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006aa2:	b004      	add	sp, #16
 8006aa4:	4770      	bx	lr

08006aa6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b083      	sub	sp, #12
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	f023 0201 	bic.w	r2, r3, #1
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	370c      	adds	r7, #12
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr

08006ac8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006ae4:	78fb      	ldrb	r3, [r7, #3]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d115      	bne.n	8006b16 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006af6:	2001      	movs	r0, #1
 8006af8:	f7fb fbc8 	bl	800228c <HAL_Delay>
      ms++;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	3301      	adds	r3, #1
 8006b00:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fa16 	bl	8006f34 <USB_GetMode>
 8006b08:	4603      	mov	r3, r0
 8006b0a:	2b01      	cmp	r3, #1
 8006b0c:	d01e      	beq.n	8006b4c <USB_SetCurrentMode+0x84>
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	2b31      	cmp	r3, #49	; 0x31
 8006b12:	d9f0      	bls.n	8006af6 <USB_SetCurrentMode+0x2e>
 8006b14:	e01a      	b.n	8006b4c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006b16:	78fb      	ldrb	r3, [r7, #3]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d115      	bne.n	8006b48 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8006b28:	2001      	movs	r0, #1
 8006b2a:	f7fb fbaf 	bl	800228c <HAL_Delay>
      ms++;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	3301      	adds	r3, #1
 8006b32:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 f9fd 	bl	8006f34 <USB_GetMode>
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d005      	beq.n	8006b4c <USB_SetCurrentMode+0x84>
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2b31      	cmp	r3, #49	; 0x31
 8006b44:	d9f0      	bls.n	8006b28 <USB_SetCurrentMode+0x60>
 8006b46:	e001      	b.n	8006b4c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e005      	b.n	8006b58 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2b32      	cmp	r3, #50	; 0x32
 8006b50:	d101      	bne.n	8006b56 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006b52:	2301      	movs	r3, #1
 8006b54:	e000      	b.n	8006b58 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3710      	adds	r7, #16
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bd80      	pop	{r7, pc}

08006b60 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b60:	b084      	sub	sp, #16
 8006b62:	b580      	push	{r7, lr}
 8006b64:	b086      	sub	sp, #24
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
 8006b6a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006b6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006b72:	2300      	movs	r3, #0
 8006b74:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	613b      	str	r3, [r7, #16]
 8006b7e:	e009      	b.n	8006b94 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	3340      	adds	r3, #64	; 0x40
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	3301      	adds	r3, #1
 8006b92:	613b      	str	r3, [r7, #16]
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	2b0e      	cmp	r3, #14
 8006b98:	d9f2      	bls.n	8006b80 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006b9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d11c      	bne.n	8006bda <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	68fa      	ldr	r2, [r7, #12]
 8006baa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006bae:	f043 0302 	orr.w	r3, r3, #2
 8006bb2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	601a      	str	r2, [r3, #0]
 8006bd8:	e005      	b.n	8006be6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bde:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006bec:	461a      	mov	r2, r3
 8006bee:	2300      	movs	r3, #0
 8006bf0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c00:	461a      	mov	r2, r3
 8006c02:	680b      	ldr	r3, [r1, #0]
 8006c04:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006c06:	2103      	movs	r1, #3
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f959 	bl	8006ec0 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006c0e:	2110      	movs	r1, #16
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 f8f1 	bl	8006df8 <USB_FlushTxFifo>
 8006c16:	4603      	mov	r3, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d001      	beq.n	8006c20 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 f91d 	bl	8006e60 <USB_FlushRxFifo>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d001      	beq.n	8006c30 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c36:	461a      	mov	r2, r3
 8006c38:	2300      	movs	r3, #0
 8006c3a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c42:	461a      	mov	r2, r3
 8006c44:	2300      	movs	r3, #0
 8006c46:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c4e:	461a      	mov	r2, r3
 8006c50:	2300      	movs	r3, #0
 8006c52:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c54:	2300      	movs	r3, #0
 8006c56:	613b      	str	r3, [r7, #16]
 8006c58:	e043      	b.n	8006ce2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c70:	d118      	bne.n	8006ca4 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d10a      	bne.n	8006c8e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	015a      	lsls	r2, r3, #5
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	4413      	add	r3, r2
 8006c80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c84:	461a      	mov	r2, r3
 8006c86:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006c8a:	6013      	str	r3, [r2, #0]
 8006c8c:	e013      	b.n	8006cb6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006ca0:	6013      	str	r3, [r2, #0]
 8006ca2:	e008      	b.n	8006cb6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	015a      	lsls	r2, r3, #5
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	4413      	add	r3, r2
 8006cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	015a      	lsls	r2, r3, #5
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	4413      	add	r3, r2
 8006cbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	015a      	lsls	r2, r3, #5
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	4413      	add	r3, r2
 8006cd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006cda:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	613b      	str	r3, [r7, #16]
 8006ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce4:	693a      	ldr	r2, [r7, #16]
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d3b7      	bcc.n	8006c5a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cea:	2300      	movs	r3, #0
 8006cec:	613b      	str	r3, [r7, #16]
 8006cee:	e043      	b.n	8006d78 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	015a      	lsls	r2, r3, #5
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d06:	d118      	bne.n	8006d3a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10a      	bne.n	8006d24 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	015a      	lsls	r2, r3, #5
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	4413      	add	r3, r2
 8006d16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d1a:	461a      	mov	r2, r3
 8006d1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006d20:	6013      	str	r3, [r2, #0]
 8006d22:	e013      	b.n	8006d4c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	015a      	lsls	r2, r3, #5
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	4413      	add	r3, r2
 8006d2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d30:	461a      	mov	r2, r3
 8006d32:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006d36:	6013      	str	r3, [r2, #0]
 8006d38:	e008      	b.n	8006d4c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	015a      	lsls	r2, r3, #5
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	4413      	add	r3, r2
 8006d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d46:	461a      	mov	r2, r3
 8006d48:	2300      	movs	r3, #0
 8006d4a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d58:	461a      	mov	r2, r3
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	015a      	lsls	r2, r3, #5
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	4413      	add	r3, r2
 8006d66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d70:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	3301      	adds	r3, #1
 8006d76:	613b      	str	r3, [r7, #16]
 8006d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d7a:	693a      	ldr	r2, [r7, #16]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d3b7      	bcc.n	8006cf0 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d92:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006da0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	699b      	ldr	r3, [r3, #24]
 8006da6:	f043 0210 	orr.w	r2, r3, #16
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	699a      	ldr	r2, [r3, #24]
 8006db2:	4b10      	ldr	r3, [pc, #64]	; (8006df4 <USB_DevInit+0x294>)
 8006db4:	4313      	orrs	r3, r2
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006dba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d005      	beq.n	8006dcc <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	699b      	ldr	r3, [r3, #24]
 8006dc4:	f043 0208 	orr.w	r2, r3, #8
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006dcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dce:	2b01      	cmp	r3, #1
 8006dd0:	d107      	bne.n	8006de2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	699b      	ldr	r3, [r3, #24]
 8006dd6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006dda:	f043 0304 	orr.w	r3, r3, #4
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3718      	adds	r7, #24
 8006de8:	46bd      	mov	sp, r7
 8006dea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006dee:	b004      	add	sp, #16
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	803c3800 	.word	0x803c3800

08006df8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006e02:	2300      	movs	r3, #0
 8006e04:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	4a13      	ldr	r2, [pc, #76]	; (8006e5c <USB_FlushTxFifo+0x64>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d901      	bls.n	8006e18 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006e14:	2303      	movs	r3, #3
 8006e16:	e01b      	b.n	8006e50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	691b      	ldr	r3, [r3, #16]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	daf2      	bge.n	8006e06 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006e20:	2300      	movs	r3, #0
 8006e22:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006e24:	683b      	ldr	r3, [r7, #0]
 8006e26:	019b      	lsls	r3, r3, #6
 8006e28:	f043 0220 	orr.w	r2, r3, #32
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	3301      	adds	r3, #1
 8006e34:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	4a08      	ldr	r2, [pc, #32]	; (8006e5c <USB_FlushTxFifo+0x64>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d901      	bls.n	8006e42 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e006      	b.n	8006e50 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	f003 0320 	and.w	r3, r3, #32
 8006e4a:	2b20      	cmp	r3, #32
 8006e4c:	d0f0      	beq.n	8006e30 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3714      	adds	r7, #20
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr
 8006e5c:	00030d40 	.word	0x00030d40

08006e60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	3301      	adds	r3, #1
 8006e70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	4a11      	ldr	r2, [pc, #68]	; (8006ebc <USB_FlushRxFifo+0x5c>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d901      	bls.n	8006e7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e018      	b.n	8006eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	daf2      	bge.n	8006e6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e86:	2300      	movs	r3, #0
 8006e88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2210      	movs	r2, #16
 8006e8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	3301      	adds	r3, #1
 8006e94:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	4a08      	ldr	r2, [pc, #32]	; (8006ebc <USB_FlushRxFifo+0x5c>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d901      	bls.n	8006ea2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e9e:	2303      	movs	r3, #3
 8006ea0:	e006      	b.n	8006eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	f003 0310 	and.w	r3, r3, #16
 8006eaa:	2b10      	cmp	r3, #16
 8006eac:	d0f0      	beq.n	8006e90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006eae:	2300      	movs	r3, #0
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	3714      	adds	r7, #20
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	00030d40 	.word	0x00030d40

08006ec0 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	460b      	mov	r3, r1
 8006eca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	78fb      	ldrb	r3, [r7, #3]
 8006eda:	68f9      	ldr	r1, [r7, #12]
 8006edc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3714      	adds	r7, #20
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr

08006ef2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b085      	sub	sp, #20
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006f0c:	f023 0303 	bic.w	r3, r3, #3
 8006f10:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006f20:	f043 0302 	orr.w	r3, r3, #2
 8006f24:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3714      	adds	r7, #20
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f32:	4770      	bx	lr

08006f34 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	695b      	ldr	r3, [r3, #20]
 8006f40:	f003 0301 	and.w	r3, r3, #1
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	370c      	adds	r7, #12
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4e:	4770      	bx	lr

08006f50 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b085      	sub	sp, #20
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	4a13      	ldr	r2, [pc, #76]	; (8006fb4 <USB_CoreReset+0x64>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d901      	bls.n	8006f6e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	e01b      	b.n	8006fa6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	daf2      	bge.n	8006f5c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006f76:	2300      	movs	r3, #0
 8006f78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	f043 0201 	orr.w	r2, r3, #1
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	4a09      	ldr	r2, [pc, #36]	; (8006fb4 <USB_CoreReset+0x64>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d901      	bls.n	8006f98 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006f94:	2303      	movs	r3, #3
 8006f96:	e006      	b.n	8006fa6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	f003 0301 	and.w	r3, r3, #1
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d0f0      	beq.n	8006f86 <USB_CoreReset+0x36>

  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3714      	adds	r7, #20
 8006faa:	46bd      	mov	sp, r7
 8006fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb0:	4770      	bx	lr
 8006fb2:	bf00      	nop
 8006fb4:	00030d40 	.word	0x00030d40

08006fb8 <__errno>:
 8006fb8:	4b01      	ldr	r3, [pc, #4]	; (8006fc0 <__errno+0x8>)
 8006fba:	6818      	ldr	r0, [r3, #0]
 8006fbc:	4770      	bx	lr
 8006fbe:	bf00      	nop
 8006fc0:	2000000c 	.word	0x2000000c

08006fc4 <__libc_init_array>:
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	4d0d      	ldr	r5, [pc, #52]	; (8006ffc <__libc_init_array+0x38>)
 8006fc8:	4c0d      	ldr	r4, [pc, #52]	; (8007000 <__libc_init_array+0x3c>)
 8006fca:	1b64      	subs	r4, r4, r5
 8006fcc:	10a4      	asrs	r4, r4, #2
 8006fce:	2600      	movs	r6, #0
 8006fd0:	42a6      	cmp	r6, r4
 8006fd2:	d109      	bne.n	8006fe8 <__libc_init_array+0x24>
 8006fd4:	4d0b      	ldr	r5, [pc, #44]	; (8007004 <__libc_init_array+0x40>)
 8006fd6:	4c0c      	ldr	r4, [pc, #48]	; (8007008 <__libc_init_array+0x44>)
 8006fd8:	f002 ff16 	bl	8009e08 <_init>
 8006fdc:	1b64      	subs	r4, r4, r5
 8006fde:	10a4      	asrs	r4, r4, #2
 8006fe0:	2600      	movs	r6, #0
 8006fe2:	42a6      	cmp	r6, r4
 8006fe4:	d105      	bne.n	8006ff2 <__libc_init_array+0x2e>
 8006fe6:	bd70      	pop	{r4, r5, r6, pc}
 8006fe8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006fec:	4798      	blx	r3
 8006fee:	3601      	adds	r6, #1
 8006ff0:	e7ee      	b.n	8006fd0 <__libc_init_array+0xc>
 8006ff2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff6:	4798      	blx	r3
 8006ff8:	3601      	adds	r6, #1
 8006ffa:	e7f2      	b.n	8006fe2 <__libc_init_array+0x1e>
 8006ffc:	0800a26c 	.word	0x0800a26c
 8007000:	0800a26c 	.word	0x0800a26c
 8007004:	0800a26c 	.word	0x0800a26c
 8007008:	0800a270 	.word	0x0800a270

0800700c <memset>:
 800700c:	4402      	add	r2, r0
 800700e:	4603      	mov	r3, r0
 8007010:	4293      	cmp	r3, r2
 8007012:	d100      	bne.n	8007016 <memset+0xa>
 8007014:	4770      	bx	lr
 8007016:	f803 1b01 	strb.w	r1, [r3], #1
 800701a:	e7f9      	b.n	8007010 <memset+0x4>

0800701c <__cvt>:
 800701c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007020:	ec55 4b10 	vmov	r4, r5, d0
 8007024:	2d00      	cmp	r5, #0
 8007026:	460e      	mov	r6, r1
 8007028:	4619      	mov	r1, r3
 800702a:	462b      	mov	r3, r5
 800702c:	bfbb      	ittet	lt
 800702e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007032:	461d      	movlt	r5, r3
 8007034:	2300      	movge	r3, #0
 8007036:	232d      	movlt	r3, #45	; 0x2d
 8007038:	700b      	strb	r3, [r1, #0]
 800703a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800703c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007040:	4691      	mov	r9, r2
 8007042:	f023 0820 	bic.w	r8, r3, #32
 8007046:	bfbc      	itt	lt
 8007048:	4622      	movlt	r2, r4
 800704a:	4614      	movlt	r4, r2
 800704c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007050:	d005      	beq.n	800705e <__cvt+0x42>
 8007052:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007056:	d100      	bne.n	800705a <__cvt+0x3e>
 8007058:	3601      	adds	r6, #1
 800705a:	2102      	movs	r1, #2
 800705c:	e000      	b.n	8007060 <__cvt+0x44>
 800705e:	2103      	movs	r1, #3
 8007060:	ab03      	add	r3, sp, #12
 8007062:	9301      	str	r3, [sp, #4]
 8007064:	ab02      	add	r3, sp, #8
 8007066:	9300      	str	r3, [sp, #0]
 8007068:	ec45 4b10 	vmov	d0, r4, r5
 800706c:	4653      	mov	r3, sl
 800706e:	4632      	mov	r2, r6
 8007070:	f000 fcfe 	bl	8007a70 <_dtoa_r>
 8007074:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007078:	4607      	mov	r7, r0
 800707a:	d102      	bne.n	8007082 <__cvt+0x66>
 800707c:	f019 0f01 	tst.w	r9, #1
 8007080:	d022      	beq.n	80070c8 <__cvt+0xac>
 8007082:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007086:	eb07 0906 	add.w	r9, r7, r6
 800708a:	d110      	bne.n	80070ae <__cvt+0x92>
 800708c:	783b      	ldrb	r3, [r7, #0]
 800708e:	2b30      	cmp	r3, #48	; 0x30
 8007090:	d10a      	bne.n	80070a8 <__cvt+0x8c>
 8007092:	2200      	movs	r2, #0
 8007094:	2300      	movs	r3, #0
 8007096:	4620      	mov	r0, r4
 8007098:	4629      	mov	r1, r5
 800709a:	f7f9 fd15 	bl	8000ac8 <__aeabi_dcmpeq>
 800709e:	b918      	cbnz	r0, 80070a8 <__cvt+0x8c>
 80070a0:	f1c6 0601 	rsb	r6, r6, #1
 80070a4:	f8ca 6000 	str.w	r6, [sl]
 80070a8:	f8da 3000 	ldr.w	r3, [sl]
 80070ac:	4499      	add	r9, r3
 80070ae:	2200      	movs	r2, #0
 80070b0:	2300      	movs	r3, #0
 80070b2:	4620      	mov	r0, r4
 80070b4:	4629      	mov	r1, r5
 80070b6:	f7f9 fd07 	bl	8000ac8 <__aeabi_dcmpeq>
 80070ba:	b108      	cbz	r0, 80070c0 <__cvt+0xa4>
 80070bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80070c0:	2230      	movs	r2, #48	; 0x30
 80070c2:	9b03      	ldr	r3, [sp, #12]
 80070c4:	454b      	cmp	r3, r9
 80070c6:	d307      	bcc.n	80070d8 <__cvt+0xbc>
 80070c8:	9b03      	ldr	r3, [sp, #12]
 80070ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070cc:	1bdb      	subs	r3, r3, r7
 80070ce:	4638      	mov	r0, r7
 80070d0:	6013      	str	r3, [r2, #0]
 80070d2:	b004      	add	sp, #16
 80070d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070d8:	1c59      	adds	r1, r3, #1
 80070da:	9103      	str	r1, [sp, #12]
 80070dc:	701a      	strb	r2, [r3, #0]
 80070de:	e7f0      	b.n	80070c2 <__cvt+0xa6>

080070e0 <__exponent>:
 80070e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070e2:	4603      	mov	r3, r0
 80070e4:	2900      	cmp	r1, #0
 80070e6:	bfb8      	it	lt
 80070e8:	4249      	neglt	r1, r1
 80070ea:	f803 2b02 	strb.w	r2, [r3], #2
 80070ee:	bfb4      	ite	lt
 80070f0:	222d      	movlt	r2, #45	; 0x2d
 80070f2:	222b      	movge	r2, #43	; 0x2b
 80070f4:	2909      	cmp	r1, #9
 80070f6:	7042      	strb	r2, [r0, #1]
 80070f8:	dd2a      	ble.n	8007150 <__exponent+0x70>
 80070fa:	f10d 0407 	add.w	r4, sp, #7
 80070fe:	46a4      	mov	ip, r4
 8007100:	270a      	movs	r7, #10
 8007102:	46a6      	mov	lr, r4
 8007104:	460a      	mov	r2, r1
 8007106:	fb91 f6f7 	sdiv	r6, r1, r7
 800710a:	fb07 1516 	mls	r5, r7, r6, r1
 800710e:	3530      	adds	r5, #48	; 0x30
 8007110:	2a63      	cmp	r2, #99	; 0x63
 8007112:	f104 34ff 	add.w	r4, r4, #4294967295
 8007116:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800711a:	4631      	mov	r1, r6
 800711c:	dcf1      	bgt.n	8007102 <__exponent+0x22>
 800711e:	3130      	adds	r1, #48	; 0x30
 8007120:	f1ae 0502 	sub.w	r5, lr, #2
 8007124:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007128:	1c44      	adds	r4, r0, #1
 800712a:	4629      	mov	r1, r5
 800712c:	4561      	cmp	r1, ip
 800712e:	d30a      	bcc.n	8007146 <__exponent+0x66>
 8007130:	f10d 0209 	add.w	r2, sp, #9
 8007134:	eba2 020e 	sub.w	r2, r2, lr
 8007138:	4565      	cmp	r5, ip
 800713a:	bf88      	it	hi
 800713c:	2200      	movhi	r2, #0
 800713e:	4413      	add	r3, r2
 8007140:	1a18      	subs	r0, r3, r0
 8007142:	b003      	add	sp, #12
 8007144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007146:	f811 2b01 	ldrb.w	r2, [r1], #1
 800714a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800714e:	e7ed      	b.n	800712c <__exponent+0x4c>
 8007150:	2330      	movs	r3, #48	; 0x30
 8007152:	3130      	adds	r1, #48	; 0x30
 8007154:	7083      	strb	r3, [r0, #2]
 8007156:	70c1      	strb	r1, [r0, #3]
 8007158:	1d03      	adds	r3, r0, #4
 800715a:	e7f1      	b.n	8007140 <__exponent+0x60>

0800715c <_printf_float>:
 800715c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007160:	ed2d 8b02 	vpush	{d8}
 8007164:	b08d      	sub	sp, #52	; 0x34
 8007166:	460c      	mov	r4, r1
 8007168:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800716c:	4616      	mov	r6, r2
 800716e:	461f      	mov	r7, r3
 8007170:	4605      	mov	r5, r0
 8007172:	f001 fa6b 	bl	800864c <_localeconv_r>
 8007176:	f8d0 a000 	ldr.w	sl, [r0]
 800717a:	4650      	mov	r0, sl
 800717c:	f7f9 f828 	bl	80001d0 <strlen>
 8007180:	2300      	movs	r3, #0
 8007182:	930a      	str	r3, [sp, #40]	; 0x28
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	9305      	str	r3, [sp, #20]
 8007188:	f8d8 3000 	ldr.w	r3, [r8]
 800718c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007190:	3307      	adds	r3, #7
 8007192:	f023 0307 	bic.w	r3, r3, #7
 8007196:	f103 0208 	add.w	r2, r3, #8
 800719a:	f8c8 2000 	str.w	r2, [r8]
 800719e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80071a6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80071aa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80071ae:	9307      	str	r3, [sp, #28]
 80071b0:	f8cd 8018 	str.w	r8, [sp, #24]
 80071b4:	ee08 0a10 	vmov	s16, r0
 80071b8:	4b9f      	ldr	r3, [pc, #636]	; (8007438 <_printf_float+0x2dc>)
 80071ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071be:	f04f 32ff 	mov.w	r2, #4294967295
 80071c2:	f7f9 fcb3 	bl	8000b2c <__aeabi_dcmpun>
 80071c6:	bb88      	cbnz	r0, 800722c <_printf_float+0xd0>
 80071c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071cc:	4b9a      	ldr	r3, [pc, #616]	; (8007438 <_printf_float+0x2dc>)
 80071ce:	f04f 32ff 	mov.w	r2, #4294967295
 80071d2:	f7f9 fc8d 	bl	8000af0 <__aeabi_dcmple>
 80071d6:	bb48      	cbnz	r0, 800722c <_printf_float+0xd0>
 80071d8:	2200      	movs	r2, #0
 80071da:	2300      	movs	r3, #0
 80071dc:	4640      	mov	r0, r8
 80071de:	4649      	mov	r1, r9
 80071e0:	f7f9 fc7c 	bl	8000adc <__aeabi_dcmplt>
 80071e4:	b110      	cbz	r0, 80071ec <_printf_float+0x90>
 80071e6:	232d      	movs	r3, #45	; 0x2d
 80071e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071ec:	4b93      	ldr	r3, [pc, #588]	; (800743c <_printf_float+0x2e0>)
 80071ee:	4894      	ldr	r0, [pc, #592]	; (8007440 <_printf_float+0x2e4>)
 80071f0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80071f4:	bf94      	ite	ls
 80071f6:	4698      	movls	r8, r3
 80071f8:	4680      	movhi	r8, r0
 80071fa:	2303      	movs	r3, #3
 80071fc:	6123      	str	r3, [r4, #16]
 80071fe:	9b05      	ldr	r3, [sp, #20]
 8007200:	f023 0204 	bic.w	r2, r3, #4
 8007204:	6022      	str	r2, [r4, #0]
 8007206:	f04f 0900 	mov.w	r9, #0
 800720a:	9700      	str	r7, [sp, #0]
 800720c:	4633      	mov	r3, r6
 800720e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007210:	4621      	mov	r1, r4
 8007212:	4628      	mov	r0, r5
 8007214:	f000 f9d8 	bl	80075c8 <_printf_common>
 8007218:	3001      	adds	r0, #1
 800721a:	f040 8090 	bne.w	800733e <_printf_float+0x1e2>
 800721e:	f04f 30ff 	mov.w	r0, #4294967295
 8007222:	b00d      	add	sp, #52	; 0x34
 8007224:	ecbd 8b02 	vpop	{d8}
 8007228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800722c:	4642      	mov	r2, r8
 800722e:	464b      	mov	r3, r9
 8007230:	4640      	mov	r0, r8
 8007232:	4649      	mov	r1, r9
 8007234:	f7f9 fc7a 	bl	8000b2c <__aeabi_dcmpun>
 8007238:	b140      	cbz	r0, 800724c <_printf_float+0xf0>
 800723a:	464b      	mov	r3, r9
 800723c:	2b00      	cmp	r3, #0
 800723e:	bfbc      	itt	lt
 8007240:	232d      	movlt	r3, #45	; 0x2d
 8007242:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007246:	487f      	ldr	r0, [pc, #508]	; (8007444 <_printf_float+0x2e8>)
 8007248:	4b7f      	ldr	r3, [pc, #508]	; (8007448 <_printf_float+0x2ec>)
 800724a:	e7d1      	b.n	80071f0 <_printf_float+0x94>
 800724c:	6863      	ldr	r3, [r4, #4]
 800724e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007252:	9206      	str	r2, [sp, #24]
 8007254:	1c5a      	adds	r2, r3, #1
 8007256:	d13f      	bne.n	80072d8 <_printf_float+0x17c>
 8007258:	2306      	movs	r3, #6
 800725a:	6063      	str	r3, [r4, #4]
 800725c:	9b05      	ldr	r3, [sp, #20]
 800725e:	6861      	ldr	r1, [r4, #4]
 8007260:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007264:	2300      	movs	r3, #0
 8007266:	9303      	str	r3, [sp, #12]
 8007268:	ab0a      	add	r3, sp, #40	; 0x28
 800726a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800726e:	ab09      	add	r3, sp, #36	; 0x24
 8007270:	ec49 8b10 	vmov	d0, r8, r9
 8007274:	9300      	str	r3, [sp, #0]
 8007276:	6022      	str	r2, [r4, #0]
 8007278:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800727c:	4628      	mov	r0, r5
 800727e:	f7ff fecd 	bl	800701c <__cvt>
 8007282:	9b06      	ldr	r3, [sp, #24]
 8007284:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007286:	2b47      	cmp	r3, #71	; 0x47
 8007288:	4680      	mov	r8, r0
 800728a:	d108      	bne.n	800729e <_printf_float+0x142>
 800728c:	1cc8      	adds	r0, r1, #3
 800728e:	db02      	blt.n	8007296 <_printf_float+0x13a>
 8007290:	6863      	ldr	r3, [r4, #4]
 8007292:	4299      	cmp	r1, r3
 8007294:	dd41      	ble.n	800731a <_printf_float+0x1be>
 8007296:	f1ab 0b02 	sub.w	fp, fp, #2
 800729a:	fa5f fb8b 	uxtb.w	fp, fp
 800729e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80072a2:	d820      	bhi.n	80072e6 <_printf_float+0x18a>
 80072a4:	3901      	subs	r1, #1
 80072a6:	465a      	mov	r2, fp
 80072a8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80072ac:	9109      	str	r1, [sp, #36]	; 0x24
 80072ae:	f7ff ff17 	bl	80070e0 <__exponent>
 80072b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072b4:	1813      	adds	r3, r2, r0
 80072b6:	2a01      	cmp	r2, #1
 80072b8:	4681      	mov	r9, r0
 80072ba:	6123      	str	r3, [r4, #16]
 80072bc:	dc02      	bgt.n	80072c4 <_printf_float+0x168>
 80072be:	6822      	ldr	r2, [r4, #0]
 80072c0:	07d2      	lsls	r2, r2, #31
 80072c2:	d501      	bpl.n	80072c8 <_printf_float+0x16c>
 80072c4:	3301      	adds	r3, #1
 80072c6:	6123      	str	r3, [r4, #16]
 80072c8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d09c      	beq.n	800720a <_printf_float+0xae>
 80072d0:	232d      	movs	r3, #45	; 0x2d
 80072d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072d6:	e798      	b.n	800720a <_printf_float+0xae>
 80072d8:	9a06      	ldr	r2, [sp, #24]
 80072da:	2a47      	cmp	r2, #71	; 0x47
 80072dc:	d1be      	bne.n	800725c <_printf_float+0x100>
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1bc      	bne.n	800725c <_printf_float+0x100>
 80072e2:	2301      	movs	r3, #1
 80072e4:	e7b9      	b.n	800725a <_printf_float+0xfe>
 80072e6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80072ea:	d118      	bne.n	800731e <_printf_float+0x1c2>
 80072ec:	2900      	cmp	r1, #0
 80072ee:	6863      	ldr	r3, [r4, #4]
 80072f0:	dd0b      	ble.n	800730a <_printf_float+0x1ae>
 80072f2:	6121      	str	r1, [r4, #16]
 80072f4:	b913      	cbnz	r3, 80072fc <_printf_float+0x1a0>
 80072f6:	6822      	ldr	r2, [r4, #0]
 80072f8:	07d0      	lsls	r0, r2, #31
 80072fa:	d502      	bpl.n	8007302 <_printf_float+0x1a6>
 80072fc:	3301      	adds	r3, #1
 80072fe:	440b      	add	r3, r1
 8007300:	6123      	str	r3, [r4, #16]
 8007302:	65a1      	str	r1, [r4, #88]	; 0x58
 8007304:	f04f 0900 	mov.w	r9, #0
 8007308:	e7de      	b.n	80072c8 <_printf_float+0x16c>
 800730a:	b913      	cbnz	r3, 8007312 <_printf_float+0x1b6>
 800730c:	6822      	ldr	r2, [r4, #0]
 800730e:	07d2      	lsls	r2, r2, #31
 8007310:	d501      	bpl.n	8007316 <_printf_float+0x1ba>
 8007312:	3302      	adds	r3, #2
 8007314:	e7f4      	b.n	8007300 <_printf_float+0x1a4>
 8007316:	2301      	movs	r3, #1
 8007318:	e7f2      	b.n	8007300 <_printf_float+0x1a4>
 800731a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800731e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007320:	4299      	cmp	r1, r3
 8007322:	db05      	blt.n	8007330 <_printf_float+0x1d4>
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	6121      	str	r1, [r4, #16]
 8007328:	07d8      	lsls	r0, r3, #31
 800732a:	d5ea      	bpl.n	8007302 <_printf_float+0x1a6>
 800732c:	1c4b      	adds	r3, r1, #1
 800732e:	e7e7      	b.n	8007300 <_printf_float+0x1a4>
 8007330:	2900      	cmp	r1, #0
 8007332:	bfd4      	ite	le
 8007334:	f1c1 0202 	rsble	r2, r1, #2
 8007338:	2201      	movgt	r2, #1
 800733a:	4413      	add	r3, r2
 800733c:	e7e0      	b.n	8007300 <_printf_float+0x1a4>
 800733e:	6823      	ldr	r3, [r4, #0]
 8007340:	055a      	lsls	r2, r3, #21
 8007342:	d407      	bmi.n	8007354 <_printf_float+0x1f8>
 8007344:	6923      	ldr	r3, [r4, #16]
 8007346:	4642      	mov	r2, r8
 8007348:	4631      	mov	r1, r6
 800734a:	4628      	mov	r0, r5
 800734c:	47b8      	blx	r7
 800734e:	3001      	adds	r0, #1
 8007350:	d12c      	bne.n	80073ac <_printf_float+0x250>
 8007352:	e764      	b.n	800721e <_printf_float+0xc2>
 8007354:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007358:	f240 80e0 	bls.w	800751c <_printf_float+0x3c0>
 800735c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007360:	2200      	movs	r2, #0
 8007362:	2300      	movs	r3, #0
 8007364:	f7f9 fbb0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007368:	2800      	cmp	r0, #0
 800736a:	d034      	beq.n	80073d6 <_printf_float+0x27a>
 800736c:	4a37      	ldr	r2, [pc, #220]	; (800744c <_printf_float+0x2f0>)
 800736e:	2301      	movs	r3, #1
 8007370:	4631      	mov	r1, r6
 8007372:	4628      	mov	r0, r5
 8007374:	47b8      	blx	r7
 8007376:	3001      	adds	r0, #1
 8007378:	f43f af51 	beq.w	800721e <_printf_float+0xc2>
 800737c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007380:	429a      	cmp	r2, r3
 8007382:	db02      	blt.n	800738a <_printf_float+0x22e>
 8007384:	6823      	ldr	r3, [r4, #0]
 8007386:	07d8      	lsls	r0, r3, #31
 8007388:	d510      	bpl.n	80073ac <_printf_float+0x250>
 800738a:	ee18 3a10 	vmov	r3, s16
 800738e:	4652      	mov	r2, sl
 8007390:	4631      	mov	r1, r6
 8007392:	4628      	mov	r0, r5
 8007394:	47b8      	blx	r7
 8007396:	3001      	adds	r0, #1
 8007398:	f43f af41 	beq.w	800721e <_printf_float+0xc2>
 800739c:	f04f 0800 	mov.w	r8, #0
 80073a0:	f104 091a 	add.w	r9, r4, #26
 80073a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073a6:	3b01      	subs	r3, #1
 80073a8:	4543      	cmp	r3, r8
 80073aa:	dc09      	bgt.n	80073c0 <_printf_float+0x264>
 80073ac:	6823      	ldr	r3, [r4, #0]
 80073ae:	079b      	lsls	r3, r3, #30
 80073b0:	f100 8105 	bmi.w	80075be <_printf_float+0x462>
 80073b4:	68e0      	ldr	r0, [r4, #12]
 80073b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073b8:	4298      	cmp	r0, r3
 80073ba:	bfb8      	it	lt
 80073bc:	4618      	movlt	r0, r3
 80073be:	e730      	b.n	8007222 <_printf_float+0xc6>
 80073c0:	2301      	movs	r3, #1
 80073c2:	464a      	mov	r2, r9
 80073c4:	4631      	mov	r1, r6
 80073c6:	4628      	mov	r0, r5
 80073c8:	47b8      	blx	r7
 80073ca:	3001      	adds	r0, #1
 80073cc:	f43f af27 	beq.w	800721e <_printf_float+0xc2>
 80073d0:	f108 0801 	add.w	r8, r8, #1
 80073d4:	e7e6      	b.n	80073a4 <_printf_float+0x248>
 80073d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d8:	2b00      	cmp	r3, #0
 80073da:	dc39      	bgt.n	8007450 <_printf_float+0x2f4>
 80073dc:	4a1b      	ldr	r2, [pc, #108]	; (800744c <_printf_float+0x2f0>)
 80073de:	2301      	movs	r3, #1
 80073e0:	4631      	mov	r1, r6
 80073e2:	4628      	mov	r0, r5
 80073e4:	47b8      	blx	r7
 80073e6:	3001      	adds	r0, #1
 80073e8:	f43f af19 	beq.w	800721e <_printf_float+0xc2>
 80073ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073f0:	4313      	orrs	r3, r2
 80073f2:	d102      	bne.n	80073fa <_printf_float+0x29e>
 80073f4:	6823      	ldr	r3, [r4, #0]
 80073f6:	07d9      	lsls	r1, r3, #31
 80073f8:	d5d8      	bpl.n	80073ac <_printf_float+0x250>
 80073fa:	ee18 3a10 	vmov	r3, s16
 80073fe:	4652      	mov	r2, sl
 8007400:	4631      	mov	r1, r6
 8007402:	4628      	mov	r0, r5
 8007404:	47b8      	blx	r7
 8007406:	3001      	adds	r0, #1
 8007408:	f43f af09 	beq.w	800721e <_printf_float+0xc2>
 800740c:	f04f 0900 	mov.w	r9, #0
 8007410:	f104 0a1a 	add.w	sl, r4, #26
 8007414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007416:	425b      	negs	r3, r3
 8007418:	454b      	cmp	r3, r9
 800741a:	dc01      	bgt.n	8007420 <_printf_float+0x2c4>
 800741c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800741e:	e792      	b.n	8007346 <_printf_float+0x1ea>
 8007420:	2301      	movs	r3, #1
 8007422:	4652      	mov	r2, sl
 8007424:	4631      	mov	r1, r6
 8007426:	4628      	mov	r0, r5
 8007428:	47b8      	blx	r7
 800742a:	3001      	adds	r0, #1
 800742c:	f43f aef7 	beq.w	800721e <_printf_float+0xc2>
 8007430:	f109 0901 	add.w	r9, r9, #1
 8007434:	e7ee      	b.n	8007414 <_printf_float+0x2b8>
 8007436:	bf00      	nop
 8007438:	7fefffff 	.word	0x7fefffff
 800743c:	08009e8c 	.word	0x08009e8c
 8007440:	08009e90 	.word	0x08009e90
 8007444:	08009e98 	.word	0x08009e98
 8007448:	08009e94 	.word	0x08009e94
 800744c:	08009e9c 	.word	0x08009e9c
 8007450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007452:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007454:	429a      	cmp	r2, r3
 8007456:	bfa8      	it	ge
 8007458:	461a      	movge	r2, r3
 800745a:	2a00      	cmp	r2, #0
 800745c:	4691      	mov	r9, r2
 800745e:	dc37      	bgt.n	80074d0 <_printf_float+0x374>
 8007460:	f04f 0b00 	mov.w	fp, #0
 8007464:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007468:	f104 021a 	add.w	r2, r4, #26
 800746c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800746e:	9305      	str	r3, [sp, #20]
 8007470:	eba3 0309 	sub.w	r3, r3, r9
 8007474:	455b      	cmp	r3, fp
 8007476:	dc33      	bgt.n	80074e0 <_printf_float+0x384>
 8007478:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800747c:	429a      	cmp	r2, r3
 800747e:	db3b      	blt.n	80074f8 <_printf_float+0x39c>
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	07da      	lsls	r2, r3, #31
 8007484:	d438      	bmi.n	80074f8 <_printf_float+0x39c>
 8007486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007488:	9a05      	ldr	r2, [sp, #20]
 800748a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800748c:	1a9a      	subs	r2, r3, r2
 800748e:	eba3 0901 	sub.w	r9, r3, r1
 8007492:	4591      	cmp	r9, r2
 8007494:	bfa8      	it	ge
 8007496:	4691      	movge	r9, r2
 8007498:	f1b9 0f00 	cmp.w	r9, #0
 800749c:	dc35      	bgt.n	800750a <_printf_float+0x3ae>
 800749e:	f04f 0800 	mov.w	r8, #0
 80074a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074a6:	f104 0a1a 	add.w	sl, r4, #26
 80074aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074ae:	1a9b      	subs	r3, r3, r2
 80074b0:	eba3 0309 	sub.w	r3, r3, r9
 80074b4:	4543      	cmp	r3, r8
 80074b6:	f77f af79 	ble.w	80073ac <_printf_float+0x250>
 80074ba:	2301      	movs	r3, #1
 80074bc:	4652      	mov	r2, sl
 80074be:	4631      	mov	r1, r6
 80074c0:	4628      	mov	r0, r5
 80074c2:	47b8      	blx	r7
 80074c4:	3001      	adds	r0, #1
 80074c6:	f43f aeaa 	beq.w	800721e <_printf_float+0xc2>
 80074ca:	f108 0801 	add.w	r8, r8, #1
 80074ce:	e7ec      	b.n	80074aa <_printf_float+0x34e>
 80074d0:	4613      	mov	r3, r2
 80074d2:	4631      	mov	r1, r6
 80074d4:	4642      	mov	r2, r8
 80074d6:	4628      	mov	r0, r5
 80074d8:	47b8      	blx	r7
 80074da:	3001      	adds	r0, #1
 80074dc:	d1c0      	bne.n	8007460 <_printf_float+0x304>
 80074de:	e69e      	b.n	800721e <_printf_float+0xc2>
 80074e0:	2301      	movs	r3, #1
 80074e2:	4631      	mov	r1, r6
 80074e4:	4628      	mov	r0, r5
 80074e6:	9205      	str	r2, [sp, #20]
 80074e8:	47b8      	blx	r7
 80074ea:	3001      	adds	r0, #1
 80074ec:	f43f ae97 	beq.w	800721e <_printf_float+0xc2>
 80074f0:	9a05      	ldr	r2, [sp, #20]
 80074f2:	f10b 0b01 	add.w	fp, fp, #1
 80074f6:	e7b9      	b.n	800746c <_printf_float+0x310>
 80074f8:	ee18 3a10 	vmov	r3, s16
 80074fc:	4652      	mov	r2, sl
 80074fe:	4631      	mov	r1, r6
 8007500:	4628      	mov	r0, r5
 8007502:	47b8      	blx	r7
 8007504:	3001      	adds	r0, #1
 8007506:	d1be      	bne.n	8007486 <_printf_float+0x32a>
 8007508:	e689      	b.n	800721e <_printf_float+0xc2>
 800750a:	9a05      	ldr	r2, [sp, #20]
 800750c:	464b      	mov	r3, r9
 800750e:	4442      	add	r2, r8
 8007510:	4631      	mov	r1, r6
 8007512:	4628      	mov	r0, r5
 8007514:	47b8      	blx	r7
 8007516:	3001      	adds	r0, #1
 8007518:	d1c1      	bne.n	800749e <_printf_float+0x342>
 800751a:	e680      	b.n	800721e <_printf_float+0xc2>
 800751c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800751e:	2a01      	cmp	r2, #1
 8007520:	dc01      	bgt.n	8007526 <_printf_float+0x3ca>
 8007522:	07db      	lsls	r3, r3, #31
 8007524:	d538      	bpl.n	8007598 <_printf_float+0x43c>
 8007526:	2301      	movs	r3, #1
 8007528:	4642      	mov	r2, r8
 800752a:	4631      	mov	r1, r6
 800752c:	4628      	mov	r0, r5
 800752e:	47b8      	blx	r7
 8007530:	3001      	adds	r0, #1
 8007532:	f43f ae74 	beq.w	800721e <_printf_float+0xc2>
 8007536:	ee18 3a10 	vmov	r3, s16
 800753a:	4652      	mov	r2, sl
 800753c:	4631      	mov	r1, r6
 800753e:	4628      	mov	r0, r5
 8007540:	47b8      	blx	r7
 8007542:	3001      	adds	r0, #1
 8007544:	f43f ae6b 	beq.w	800721e <_printf_float+0xc2>
 8007548:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800754c:	2200      	movs	r2, #0
 800754e:	2300      	movs	r3, #0
 8007550:	f7f9 faba 	bl	8000ac8 <__aeabi_dcmpeq>
 8007554:	b9d8      	cbnz	r0, 800758e <_printf_float+0x432>
 8007556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007558:	f108 0201 	add.w	r2, r8, #1
 800755c:	3b01      	subs	r3, #1
 800755e:	4631      	mov	r1, r6
 8007560:	4628      	mov	r0, r5
 8007562:	47b8      	blx	r7
 8007564:	3001      	adds	r0, #1
 8007566:	d10e      	bne.n	8007586 <_printf_float+0x42a>
 8007568:	e659      	b.n	800721e <_printf_float+0xc2>
 800756a:	2301      	movs	r3, #1
 800756c:	4652      	mov	r2, sl
 800756e:	4631      	mov	r1, r6
 8007570:	4628      	mov	r0, r5
 8007572:	47b8      	blx	r7
 8007574:	3001      	adds	r0, #1
 8007576:	f43f ae52 	beq.w	800721e <_printf_float+0xc2>
 800757a:	f108 0801 	add.w	r8, r8, #1
 800757e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007580:	3b01      	subs	r3, #1
 8007582:	4543      	cmp	r3, r8
 8007584:	dcf1      	bgt.n	800756a <_printf_float+0x40e>
 8007586:	464b      	mov	r3, r9
 8007588:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800758c:	e6dc      	b.n	8007348 <_printf_float+0x1ec>
 800758e:	f04f 0800 	mov.w	r8, #0
 8007592:	f104 0a1a 	add.w	sl, r4, #26
 8007596:	e7f2      	b.n	800757e <_printf_float+0x422>
 8007598:	2301      	movs	r3, #1
 800759a:	4642      	mov	r2, r8
 800759c:	e7df      	b.n	800755e <_printf_float+0x402>
 800759e:	2301      	movs	r3, #1
 80075a0:	464a      	mov	r2, r9
 80075a2:	4631      	mov	r1, r6
 80075a4:	4628      	mov	r0, r5
 80075a6:	47b8      	blx	r7
 80075a8:	3001      	adds	r0, #1
 80075aa:	f43f ae38 	beq.w	800721e <_printf_float+0xc2>
 80075ae:	f108 0801 	add.w	r8, r8, #1
 80075b2:	68e3      	ldr	r3, [r4, #12]
 80075b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075b6:	1a5b      	subs	r3, r3, r1
 80075b8:	4543      	cmp	r3, r8
 80075ba:	dcf0      	bgt.n	800759e <_printf_float+0x442>
 80075bc:	e6fa      	b.n	80073b4 <_printf_float+0x258>
 80075be:	f04f 0800 	mov.w	r8, #0
 80075c2:	f104 0919 	add.w	r9, r4, #25
 80075c6:	e7f4      	b.n	80075b2 <_printf_float+0x456>

080075c8 <_printf_common>:
 80075c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075cc:	4616      	mov	r6, r2
 80075ce:	4699      	mov	r9, r3
 80075d0:	688a      	ldr	r2, [r1, #8]
 80075d2:	690b      	ldr	r3, [r1, #16]
 80075d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075d8:	4293      	cmp	r3, r2
 80075da:	bfb8      	it	lt
 80075dc:	4613      	movlt	r3, r2
 80075de:	6033      	str	r3, [r6, #0]
 80075e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075e4:	4607      	mov	r7, r0
 80075e6:	460c      	mov	r4, r1
 80075e8:	b10a      	cbz	r2, 80075ee <_printf_common+0x26>
 80075ea:	3301      	adds	r3, #1
 80075ec:	6033      	str	r3, [r6, #0]
 80075ee:	6823      	ldr	r3, [r4, #0]
 80075f0:	0699      	lsls	r1, r3, #26
 80075f2:	bf42      	ittt	mi
 80075f4:	6833      	ldrmi	r3, [r6, #0]
 80075f6:	3302      	addmi	r3, #2
 80075f8:	6033      	strmi	r3, [r6, #0]
 80075fa:	6825      	ldr	r5, [r4, #0]
 80075fc:	f015 0506 	ands.w	r5, r5, #6
 8007600:	d106      	bne.n	8007610 <_printf_common+0x48>
 8007602:	f104 0a19 	add.w	sl, r4, #25
 8007606:	68e3      	ldr	r3, [r4, #12]
 8007608:	6832      	ldr	r2, [r6, #0]
 800760a:	1a9b      	subs	r3, r3, r2
 800760c:	42ab      	cmp	r3, r5
 800760e:	dc26      	bgt.n	800765e <_printf_common+0x96>
 8007610:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007614:	1e13      	subs	r3, r2, #0
 8007616:	6822      	ldr	r2, [r4, #0]
 8007618:	bf18      	it	ne
 800761a:	2301      	movne	r3, #1
 800761c:	0692      	lsls	r2, r2, #26
 800761e:	d42b      	bmi.n	8007678 <_printf_common+0xb0>
 8007620:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007624:	4649      	mov	r1, r9
 8007626:	4638      	mov	r0, r7
 8007628:	47c0      	blx	r8
 800762a:	3001      	adds	r0, #1
 800762c:	d01e      	beq.n	800766c <_printf_common+0xa4>
 800762e:	6823      	ldr	r3, [r4, #0]
 8007630:	68e5      	ldr	r5, [r4, #12]
 8007632:	6832      	ldr	r2, [r6, #0]
 8007634:	f003 0306 	and.w	r3, r3, #6
 8007638:	2b04      	cmp	r3, #4
 800763a:	bf08      	it	eq
 800763c:	1aad      	subeq	r5, r5, r2
 800763e:	68a3      	ldr	r3, [r4, #8]
 8007640:	6922      	ldr	r2, [r4, #16]
 8007642:	bf0c      	ite	eq
 8007644:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007648:	2500      	movne	r5, #0
 800764a:	4293      	cmp	r3, r2
 800764c:	bfc4      	itt	gt
 800764e:	1a9b      	subgt	r3, r3, r2
 8007650:	18ed      	addgt	r5, r5, r3
 8007652:	2600      	movs	r6, #0
 8007654:	341a      	adds	r4, #26
 8007656:	42b5      	cmp	r5, r6
 8007658:	d11a      	bne.n	8007690 <_printf_common+0xc8>
 800765a:	2000      	movs	r0, #0
 800765c:	e008      	b.n	8007670 <_printf_common+0xa8>
 800765e:	2301      	movs	r3, #1
 8007660:	4652      	mov	r2, sl
 8007662:	4649      	mov	r1, r9
 8007664:	4638      	mov	r0, r7
 8007666:	47c0      	blx	r8
 8007668:	3001      	adds	r0, #1
 800766a:	d103      	bne.n	8007674 <_printf_common+0xac>
 800766c:	f04f 30ff 	mov.w	r0, #4294967295
 8007670:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007674:	3501      	adds	r5, #1
 8007676:	e7c6      	b.n	8007606 <_printf_common+0x3e>
 8007678:	18e1      	adds	r1, r4, r3
 800767a:	1c5a      	adds	r2, r3, #1
 800767c:	2030      	movs	r0, #48	; 0x30
 800767e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007682:	4422      	add	r2, r4
 8007684:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007688:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800768c:	3302      	adds	r3, #2
 800768e:	e7c7      	b.n	8007620 <_printf_common+0x58>
 8007690:	2301      	movs	r3, #1
 8007692:	4622      	mov	r2, r4
 8007694:	4649      	mov	r1, r9
 8007696:	4638      	mov	r0, r7
 8007698:	47c0      	blx	r8
 800769a:	3001      	adds	r0, #1
 800769c:	d0e6      	beq.n	800766c <_printf_common+0xa4>
 800769e:	3601      	adds	r6, #1
 80076a0:	e7d9      	b.n	8007656 <_printf_common+0x8e>
	...

080076a4 <_printf_i>:
 80076a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076a8:	7e0f      	ldrb	r7, [r1, #24]
 80076aa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80076ac:	2f78      	cmp	r7, #120	; 0x78
 80076ae:	4691      	mov	r9, r2
 80076b0:	4680      	mov	r8, r0
 80076b2:	460c      	mov	r4, r1
 80076b4:	469a      	mov	sl, r3
 80076b6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80076ba:	d807      	bhi.n	80076cc <_printf_i+0x28>
 80076bc:	2f62      	cmp	r7, #98	; 0x62
 80076be:	d80a      	bhi.n	80076d6 <_printf_i+0x32>
 80076c0:	2f00      	cmp	r7, #0
 80076c2:	f000 80d8 	beq.w	8007876 <_printf_i+0x1d2>
 80076c6:	2f58      	cmp	r7, #88	; 0x58
 80076c8:	f000 80a3 	beq.w	8007812 <_printf_i+0x16e>
 80076cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076d4:	e03a      	b.n	800774c <_printf_i+0xa8>
 80076d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80076da:	2b15      	cmp	r3, #21
 80076dc:	d8f6      	bhi.n	80076cc <_printf_i+0x28>
 80076de:	a101      	add	r1, pc, #4	; (adr r1, 80076e4 <_printf_i+0x40>)
 80076e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076e4:	0800773d 	.word	0x0800773d
 80076e8:	08007751 	.word	0x08007751
 80076ec:	080076cd 	.word	0x080076cd
 80076f0:	080076cd 	.word	0x080076cd
 80076f4:	080076cd 	.word	0x080076cd
 80076f8:	080076cd 	.word	0x080076cd
 80076fc:	08007751 	.word	0x08007751
 8007700:	080076cd 	.word	0x080076cd
 8007704:	080076cd 	.word	0x080076cd
 8007708:	080076cd 	.word	0x080076cd
 800770c:	080076cd 	.word	0x080076cd
 8007710:	0800785d 	.word	0x0800785d
 8007714:	08007781 	.word	0x08007781
 8007718:	0800783f 	.word	0x0800783f
 800771c:	080076cd 	.word	0x080076cd
 8007720:	080076cd 	.word	0x080076cd
 8007724:	0800787f 	.word	0x0800787f
 8007728:	080076cd 	.word	0x080076cd
 800772c:	08007781 	.word	0x08007781
 8007730:	080076cd 	.word	0x080076cd
 8007734:	080076cd 	.word	0x080076cd
 8007738:	08007847 	.word	0x08007847
 800773c:	682b      	ldr	r3, [r5, #0]
 800773e:	1d1a      	adds	r2, r3, #4
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	602a      	str	r2, [r5, #0]
 8007744:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007748:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800774c:	2301      	movs	r3, #1
 800774e:	e0a3      	b.n	8007898 <_printf_i+0x1f4>
 8007750:	6820      	ldr	r0, [r4, #0]
 8007752:	6829      	ldr	r1, [r5, #0]
 8007754:	0606      	lsls	r6, r0, #24
 8007756:	f101 0304 	add.w	r3, r1, #4
 800775a:	d50a      	bpl.n	8007772 <_printf_i+0xce>
 800775c:	680e      	ldr	r6, [r1, #0]
 800775e:	602b      	str	r3, [r5, #0]
 8007760:	2e00      	cmp	r6, #0
 8007762:	da03      	bge.n	800776c <_printf_i+0xc8>
 8007764:	232d      	movs	r3, #45	; 0x2d
 8007766:	4276      	negs	r6, r6
 8007768:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800776c:	485e      	ldr	r0, [pc, #376]	; (80078e8 <_printf_i+0x244>)
 800776e:	230a      	movs	r3, #10
 8007770:	e019      	b.n	80077a6 <_printf_i+0x102>
 8007772:	680e      	ldr	r6, [r1, #0]
 8007774:	602b      	str	r3, [r5, #0]
 8007776:	f010 0f40 	tst.w	r0, #64	; 0x40
 800777a:	bf18      	it	ne
 800777c:	b236      	sxthne	r6, r6
 800777e:	e7ef      	b.n	8007760 <_printf_i+0xbc>
 8007780:	682b      	ldr	r3, [r5, #0]
 8007782:	6820      	ldr	r0, [r4, #0]
 8007784:	1d19      	adds	r1, r3, #4
 8007786:	6029      	str	r1, [r5, #0]
 8007788:	0601      	lsls	r1, r0, #24
 800778a:	d501      	bpl.n	8007790 <_printf_i+0xec>
 800778c:	681e      	ldr	r6, [r3, #0]
 800778e:	e002      	b.n	8007796 <_printf_i+0xf2>
 8007790:	0646      	lsls	r6, r0, #25
 8007792:	d5fb      	bpl.n	800778c <_printf_i+0xe8>
 8007794:	881e      	ldrh	r6, [r3, #0]
 8007796:	4854      	ldr	r0, [pc, #336]	; (80078e8 <_printf_i+0x244>)
 8007798:	2f6f      	cmp	r7, #111	; 0x6f
 800779a:	bf0c      	ite	eq
 800779c:	2308      	moveq	r3, #8
 800779e:	230a      	movne	r3, #10
 80077a0:	2100      	movs	r1, #0
 80077a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80077a6:	6865      	ldr	r5, [r4, #4]
 80077a8:	60a5      	str	r5, [r4, #8]
 80077aa:	2d00      	cmp	r5, #0
 80077ac:	bfa2      	ittt	ge
 80077ae:	6821      	ldrge	r1, [r4, #0]
 80077b0:	f021 0104 	bicge.w	r1, r1, #4
 80077b4:	6021      	strge	r1, [r4, #0]
 80077b6:	b90e      	cbnz	r6, 80077bc <_printf_i+0x118>
 80077b8:	2d00      	cmp	r5, #0
 80077ba:	d04d      	beq.n	8007858 <_printf_i+0x1b4>
 80077bc:	4615      	mov	r5, r2
 80077be:	fbb6 f1f3 	udiv	r1, r6, r3
 80077c2:	fb03 6711 	mls	r7, r3, r1, r6
 80077c6:	5dc7      	ldrb	r7, [r0, r7]
 80077c8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80077cc:	4637      	mov	r7, r6
 80077ce:	42bb      	cmp	r3, r7
 80077d0:	460e      	mov	r6, r1
 80077d2:	d9f4      	bls.n	80077be <_printf_i+0x11a>
 80077d4:	2b08      	cmp	r3, #8
 80077d6:	d10b      	bne.n	80077f0 <_printf_i+0x14c>
 80077d8:	6823      	ldr	r3, [r4, #0]
 80077da:	07de      	lsls	r6, r3, #31
 80077dc:	d508      	bpl.n	80077f0 <_printf_i+0x14c>
 80077de:	6923      	ldr	r3, [r4, #16]
 80077e0:	6861      	ldr	r1, [r4, #4]
 80077e2:	4299      	cmp	r1, r3
 80077e4:	bfde      	ittt	le
 80077e6:	2330      	movle	r3, #48	; 0x30
 80077e8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80077ec:	f105 35ff 	addle.w	r5, r5, #4294967295
 80077f0:	1b52      	subs	r2, r2, r5
 80077f2:	6122      	str	r2, [r4, #16]
 80077f4:	f8cd a000 	str.w	sl, [sp]
 80077f8:	464b      	mov	r3, r9
 80077fa:	aa03      	add	r2, sp, #12
 80077fc:	4621      	mov	r1, r4
 80077fe:	4640      	mov	r0, r8
 8007800:	f7ff fee2 	bl	80075c8 <_printf_common>
 8007804:	3001      	adds	r0, #1
 8007806:	d14c      	bne.n	80078a2 <_printf_i+0x1fe>
 8007808:	f04f 30ff 	mov.w	r0, #4294967295
 800780c:	b004      	add	sp, #16
 800780e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007812:	4835      	ldr	r0, [pc, #212]	; (80078e8 <_printf_i+0x244>)
 8007814:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007818:	6829      	ldr	r1, [r5, #0]
 800781a:	6823      	ldr	r3, [r4, #0]
 800781c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007820:	6029      	str	r1, [r5, #0]
 8007822:	061d      	lsls	r5, r3, #24
 8007824:	d514      	bpl.n	8007850 <_printf_i+0x1ac>
 8007826:	07df      	lsls	r7, r3, #31
 8007828:	bf44      	itt	mi
 800782a:	f043 0320 	orrmi.w	r3, r3, #32
 800782e:	6023      	strmi	r3, [r4, #0]
 8007830:	b91e      	cbnz	r6, 800783a <_printf_i+0x196>
 8007832:	6823      	ldr	r3, [r4, #0]
 8007834:	f023 0320 	bic.w	r3, r3, #32
 8007838:	6023      	str	r3, [r4, #0]
 800783a:	2310      	movs	r3, #16
 800783c:	e7b0      	b.n	80077a0 <_printf_i+0xfc>
 800783e:	6823      	ldr	r3, [r4, #0]
 8007840:	f043 0320 	orr.w	r3, r3, #32
 8007844:	6023      	str	r3, [r4, #0]
 8007846:	2378      	movs	r3, #120	; 0x78
 8007848:	4828      	ldr	r0, [pc, #160]	; (80078ec <_printf_i+0x248>)
 800784a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800784e:	e7e3      	b.n	8007818 <_printf_i+0x174>
 8007850:	0659      	lsls	r1, r3, #25
 8007852:	bf48      	it	mi
 8007854:	b2b6      	uxthmi	r6, r6
 8007856:	e7e6      	b.n	8007826 <_printf_i+0x182>
 8007858:	4615      	mov	r5, r2
 800785a:	e7bb      	b.n	80077d4 <_printf_i+0x130>
 800785c:	682b      	ldr	r3, [r5, #0]
 800785e:	6826      	ldr	r6, [r4, #0]
 8007860:	6961      	ldr	r1, [r4, #20]
 8007862:	1d18      	adds	r0, r3, #4
 8007864:	6028      	str	r0, [r5, #0]
 8007866:	0635      	lsls	r5, r6, #24
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	d501      	bpl.n	8007870 <_printf_i+0x1cc>
 800786c:	6019      	str	r1, [r3, #0]
 800786e:	e002      	b.n	8007876 <_printf_i+0x1d2>
 8007870:	0670      	lsls	r0, r6, #25
 8007872:	d5fb      	bpl.n	800786c <_printf_i+0x1c8>
 8007874:	8019      	strh	r1, [r3, #0]
 8007876:	2300      	movs	r3, #0
 8007878:	6123      	str	r3, [r4, #16]
 800787a:	4615      	mov	r5, r2
 800787c:	e7ba      	b.n	80077f4 <_printf_i+0x150>
 800787e:	682b      	ldr	r3, [r5, #0]
 8007880:	1d1a      	adds	r2, r3, #4
 8007882:	602a      	str	r2, [r5, #0]
 8007884:	681d      	ldr	r5, [r3, #0]
 8007886:	6862      	ldr	r2, [r4, #4]
 8007888:	2100      	movs	r1, #0
 800788a:	4628      	mov	r0, r5
 800788c:	f7f8 fca8 	bl	80001e0 <memchr>
 8007890:	b108      	cbz	r0, 8007896 <_printf_i+0x1f2>
 8007892:	1b40      	subs	r0, r0, r5
 8007894:	6060      	str	r0, [r4, #4]
 8007896:	6863      	ldr	r3, [r4, #4]
 8007898:	6123      	str	r3, [r4, #16]
 800789a:	2300      	movs	r3, #0
 800789c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078a0:	e7a8      	b.n	80077f4 <_printf_i+0x150>
 80078a2:	6923      	ldr	r3, [r4, #16]
 80078a4:	462a      	mov	r2, r5
 80078a6:	4649      	mov	r1, r9
 80078a8:	4640      	mov	r0, r8
 80078aa:	47d0      	blx	sl
 80078ac:	3001      	adds	r0, #1
 80078ae:	d0ab      	beq.n	8007808 <_printf_i+0x164>
 80078b0:	6823      	ldr	r3, [r4, #0]
 80078b2:	079b      	lsls	r3, r3, #30
 80078b4:	d413      	bmi.n	80078de <_printf_i+0x23a>
 80078b6:	68e0      	ldr	r0, [r4, #12]
 80078b8:	9b03      	ldr	r3, [sp, #12]
 80078ba:	4298      	cmp	r0, r3
 80078bc:	bfb8      	it	lt
 80078be:	4618      	movlt	r0, r3
 80078c0:	e7a4      	b.n	800780c <_printf_i+0x168>
 80078c2:	2301      	movs	r3, #1
 80078c4:	4632      	mov	r2, r6
 80078c6:	4649      	mov	r1, r9
 80078c8:	4640      	mov	r0, r8
 80078ca:	47d0      	blx	sl
 80078cc:	3001      	adds	r0, #1
 80078ce:	d09b      	beq.n	8007808 <_printf_i+0x164>
 80078d0:	3501      	adds	r5, #1
 80078d2:	68e3      	ldr	r3, [r4, #12]
 80078d4:	9903      	ldr	r1, [sp, #12]
 80078d6:	1a5b      	subs	r3, r3, r1
 80078d8:	42ab      	cmp	r3, r5
 80078da:	dcf2      	bgt.n	80078c2 <_printf_i+0x21e>
 80078dc:	e7eb      	b.n	80078b6 <_printf_i+0x212>
 80078de:	2500      	movs	r5, #0
 80078e0:	f104 0619 	add.w	r6, r4, #25
 80078e4:	e7f5      	b.n	80078d2 <_printf_i+0x22e>
 80078e6:	bf00      	nop
 80078e8:	08009e9e 	.word	0x08009e9e
 80078ec:	08009eaf 	.word	0x08009eaf

080078f0 <sniprintf>:
 80078f0:	b40c      	push	{r2, r3}
 80078f2:	b530      	push	{r4, r5, lr}
 80078f4:	4b17      	ldr	r3, [pc, #92]	; (8007954 <sniprintf+0x64>)
 80078f6:	1e0c      	subs	r4, r1, #0
 80078f8:	681d      	ldr	r5, [r3, #0]
 80078fa:	b09d      	sub	sp, #116	; 0x74
 80078fc:	da08      	bge.n	8007910 <sniprintf+0x20>
 80078fe:	238b      	movs	r3, #139	; 0x8b
 8007900:	602b      	str	r3, [r5, #0]
 8007902:	f04f 30ff 	mov.w	r0, #4294967295
 8007906:	b01d      	add	sp, #116	; 0x74
 8007908:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800790c:	b002      	add	sp, #8
 800790e:	4770      	bx	lr
 8007910:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007914:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007918:	bf14      	ite	ne
 800791a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800791e:	4623      	moveq	r3, r4
 8007920:	9304      	str	r3, [sp, #16]
 8007922:	9307      	str	r3, [sp, #28]
 8007924:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007928:	9002      	str	r0, [sp, #8]
 800792a:	9006      	str	r0, [sp, #24]
 800792c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007930:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007932:	ab21      	add	r3, sp, #132	; 0x84
 8007934:	a902      	add	r1, sp, #8
 8007936:	4628      	mov	r0, r5
 8007938:	9301      	str	r3, [sp, #4]
 800793a:	f001 fb77 	bl	800902c <_svfiprintf_r>
 800793e:	1c43      	adds	r3, r0, #1
 8007940:	bfbc      	itt	lt
 8007942:	238b      	movlt	r3, #139	; 0x8b
 8007944:	602b      	strlt	r3, [r5, #0]
 8007946:	2c00      	cmp	r4, #0
 8007948:	d0dd      	beq.n	8007906 <sniprintf+0x16>
 800794a:	9b02      	ldr	r3, [sp, #8]
 800794c:	2200      	movs	r2, #0
 800794e:	701a      	strb	r2, [r3, #0]
 8007950:	e7d9      	b.n	8007906 <sniprintf+0x16>
 8007952:	bf00      	nop
 8007954:	2000000c 	.word	0x2000000c

08007958 <quorem>:
 8007958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800795c:	6903      	ldr	r3, [r0, #16]
 800795e:	690c      	ldr	r4, [r1, #16]
 8007960:	42a3      	cmp	r3, r4
 8007962:	4607      	mov	r7, r0
 8007964:	f2c0 8081 	blt.w	8007a6a <quorem+0x112>
 8007968:	3c01      	subs	r4, #1
 800796a:	f101 0814 	add.w	r8, r1, #20
 800796e:	f100 0514 	add.w	r5, r0, #20
 8007972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007976:	9301      	str	r3, [sp, #4]
 8007978:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800797c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007980:	3301      	adds	r3, #1
 8007982:	429a      	cmp	r2, r3
 8007984:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007988:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800798c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007990:	d331      	bcc.n	80079f6 <quorem+0x9e>
 8007992:	f04f 0e00 	mov.w	lr, #0
 8007996:	4640      	mov	r0, r8
 8007998:	46ac      	mov	ip, r5
 800799a:	46f2      	mov	sl, lr
 800799c:	f850 2b04 	ldr.w	r2, [r0], #4
 80079a0:	b293      	uxth	r3, r2
 80079a2:	fb06 e303 	mla	r3, r6, r3, lr
 80079a6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	ebaa 0303 	sub.w	r3, sl, r3
 80079b0:	f8dc a000 	ldr.w	sl, [ip]
 80079b4:	0c12      	lsrs	r2, r2, #16
 80079b6:	fa13 f38a 	uxtah	r3, r3, sl
 80079ba:	fb06 e202 	mla	r2, r6, r2, lr
 80079be:	9300      	str	r3, [sp, #0]
 80079c0:	9b00      	ldr	r3, [sp, #0]
 80079c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80079c6:	b292      	uxth	r2, r2
 80079c8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80079cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80079d0:	f8bd 3000 	ldrh.w	r3, [sp]
 80079d4:	4581      	cmp	r9, r0
 80079d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80079da:	f84c 3b04 	str.w	r3, [ip], #4
 80079de:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80079e2:	d2db      	bcs.n	800799c <quorem+0x44>
 80079e4:	f855 300b 	ldr.w	r3, [r5, fp]
 80079e8:	b92b      	cbnz	r3, 80079f6 <quorem+0x9e>
 80079ea:	9b01      	ldr	r3, [sp, #4]
 80079ec:	3b04      	subs	r3, #4
 80079ee:	429d      	cmp	r5, r3
 80079f0:	461a      	mov	r2, r3
 80079f2:	d32e      	bcc.n	8007a52 <quorem+0xfa>
 80079f4:	613c      	str	r4, [r7, #16]
 80079f6:	4638      	mov	r0, r7
 80079f8:	f001 f8c4 	bl	8008b84 <__mcmp>
 80079fc:	2800      	cmp	r0, #0
 80079fe:	db24      	blt.n	8007a4a <quorem+0xf2>
 8007a00:	3601      	adds	r6, #1
 8007a02:	4628      	mov	r0, r5
 8007a04:	f04f 0c00 	mov.w	ip, #0
 8007a08:	f858 2b04 	ldr.w	r2, [r8], #4
 8007a0c:	f8d0 e000 	ldr.w	lr, [r0]
 8007a10:	b293      	uxth	r3, r2
 8007a12:	ebac 0303 	sub.w	r3, ip, r3
 8007a16:	0c12      	lsrs	r2, r2, #16
 8007a18:	fa13 f38e 	uxtah	r3, r3, lr
 8007a1c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007a20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007a24:	b29b      	uxth	r3, r3
 8007a26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a2a:	45c1      	cmp	r9, r8
 8007a2c:	f840 3b04 	str.w	r3, [r0], #4
 8007a30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007a34:	d2e8      	bcs.n	8007a08 <quorem+0xb0>
 8007a36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a3e:	b922      	cbnz	r2, 8007a4a <quorem+0xf2>
 8007a40:	3b04      	subs	r3, #4
 8007a42:	429d      	cmp	r5, r3
 8007a44:	461a      	mov	r2, r3
 8007a46:	d30a      	bcc.n	8007a5e <quorem+0x106>
 8007a48:	613c      	str	r4, [r7, #16]
 8007a4a:	4630      	mov	r0, r6
 8007a4c:	b003      	add	sp, #12
 8007a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a52:	6812      	ldr	r2, [r2, #0]
 8007a54:	3b04      	subs	r3, #4
 8007a56:	2a00      	cmp	r2, #0
 8007a58:	d1cc      	bne.n	80079f4 <quorem+0x9c>
 8007a5a:	3c01      	subs	r4, #1
 8007a5c:	e7c7      	b.n	80079ee <quorem+0x96>
 8007a5e:	6812      	ldr	r2, [r2, #0]
 8007a60:	3b04      	subs	r3, #4
 8007a62:	2a00      	cmp	r2, #0
 8007a64:	d1f0      	bne.n	8007a48 <quorem+0xf0>
 8007a66:	3c01      	subs	r4, #1
 8007a68:	e7eb      	b.n	8007a42 <quorem+0xea>
 8007a6a:	2000      	movs	r0, #0
 8007a6c:	e7ee      	b.n	8007a4c <quorem+0xf4>
	...

08007a70 <_dtoa_r>:
 8007a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a74:	ed2d 8b04 	vpush	{d8-d9}
 8007a78:	ec57 6b10 	vmov	r6, r7, d0
 8007a7c:	b093      	sub	sp, #76	; 0x4c
 8007a7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007a80:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007a84:	9106      	str	r1, [sp, #24]
 8007a86:	ee10 aa10 	vmov	sl, s0
 8007a8a:	4604      	mov	r4, r0
 8007a8c:	9209      	str	r2, [sp, #36]	; 0x24
 8007a8e:	930c      	str	r3, [sp, #48]	; 0x30
 8007a90:	46bb      	mov	fp, r7
 8007a92:	b975      	cbnz	r5, 8007ab2 <_dtoa_r+0x42>
 8007a94:	2010      	movs	r0, #16
 8007a96:	f000 fddd 	bl	8008654 <malloc>
 8007a9a:	4602      	mov	r2, r0
 8007a9c:	6260      	str	r0, [r4, #36]	; 0x24
 8007a9e:	b920      	cbnz	r0, 8007aaa <_dtoa_r+0x3a>
 8007aa0:	4ba7      	ldr	r3, [pc, #668]	; (8007d40 <_dtoa_r+0x2d0>)
 8007aa2:	21ea      	movs	r1, #234	; 0xea
 8007aa4:	48a7      	ldr	r0, [pc, #668]	; (8007d44 <_dtoa_r+0x2d4>)
 8007aa6:	f001 fbd1 	bl	800924c <__assert_func>
 8007aaa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007aae:	6005      	str	r5, [r0, #0]
 8007ab0:	60c5      	str	r5, [r0, #12]
 8007ab2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ab4:	6819      	ldr	r1, [r3, #0]
 8007ab6:	b151      	cbz	r1, 8007ace <_dtoa_r+0x5e>
 8007ab8:	685a      	ldr	r2, [r3, #4]
 8007aba:	604a      	str	r2, [r1, #4]
 8007abc:	2301      	movs	r3, #1
 8007abe:	4093      	lsls	r3, r2
 8007ac0:	608b      	str	r3, [r1, #8]
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 fe1c 	bl	8008700 <_Bfree>
 8007ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007aca:	2200      	movs	r2, #0
 8007acc:	601a      	str	r2, [r3, #0]
 8007ace:	1e3b      	subs	r3, r7, #0
 8007ad0:	bfaa      	itet	ge
 8007ad2:	2300      	movge	r3, #0
 8007ad4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007ad8:	f8c8 3000 	strge.w	r3, [r8]
 8007adc:	4b9a      	ldr	r3, [pc, #616]	; (8007d48 <_dtoa_r+0x2d8>)
 8007ade:	bfbc      	itt	lt
 8007ae0:	2201      	movlt	r2, #1
 8007ae2:	f8c8 2000 	strlt.w	r2, [r8]
 8007ae6:	ea33 030b 	bics.w	r3, r3, fp
 8007aea:	d11b      	bne.n	8007b24 <_dtoa_r+0xb4>
 8007aec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007aee:	f242 730f 	movw	r3, #9999	; 0x270f
 8007af2:	6013      	str	r3, [r2, #0]
 8007af4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007af8:	4333      	orrs	r3, r6
 8007afa:	f000 8592 	beq.w	8008622 <_dtoa_r+0xbb2>
 8007afe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b00:	b963      	cbnz	r3, 8007b1c <_dtoa_r+0xac>
 8007b02:	4b92      	ldr	r3, [pc, #584]	; (8007d4c <_dtoa_r+0x2dc>)
 8007b04:	e022      	b.n	8007b4c <_dtoa_r+0xdc>
 8007b06:	4b92      	ldr	r3, [pc, #584]	; (8007d50 <_dtoa_r+0x2e0>)
 8007b08:	9301      	str	r3, [sp, #4]
 8007b0a:	3308      	adds	r3, #8
 8007b0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	9801      	ldr	r0, [sp, #4]
 8007b12:	b013      	add	sp, #76	; 0x4c
 8007b14:	ecbd 8b04 	vpop	{d8-d9}
 8007b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b1c:	4b8b      	ldr	r3, [pc, #556]	; (8007d4c <_dtoa_r+0x2dc>)
 8007b1e:	9301      	str	r3, [sp, #4]
 8007b20:	3303      	adds	r3, #3
 8007b22:	e7f3      	b.n	8007b0c <_dtoa_r+0x9c>
 8007b24:	2200      	movs	r2, #0
 8007b26:	2300      	movs	r3, #0
 8007b28:	4650      	mov	r0, sl
 8007b2a:	4659      	mov	r1, fp
 8007b2c:	f7f8 ffcc 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b30:	ec4b ab19 	vmov	d9, sl, fp
 8007b34:	4680      	mov	r8, r0
 8007b36:	b158      	cbz	r0, 8007b50 <_dtoa_r+0xe0>
 8007b38:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	6013      	str	r3, [r2, #0]
 8007b3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	f000 856b 	beq.w	800861c <_dtoa_r+0xbac>
 8007b46:	4883      	ldr	r0, [pc, #524]	; (8007d54 <_dtoa_r+0x2e4>)
 8007b48:	6018      	str	r0, [r3, #0]
 8007b4a:	1e43      	subs	r3, r0, #1
 8007b4c:	9301      	str	r3, [sp, #4]
 8007b4e:	e7df      	b.n	8007b10 <_dtoa_r+0xa0>
 8007b50:	ec4b ab10 	vmov	d0, sl, fp
 8007b54:	aa10      	add	r2, sp, #64	; 0x40
 8007b56:	a911      	add	r1, sp, #68	; 0x44
 8007b58:	4620      	mov	r0, r4
 8007b5a:	f001 f8b9 	bl	8008cd0 <__d2b>
 8007b5e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007b62:	ee08 0a10 	vmov	s16, r0
 8007b66:	2d00      	cmp	r5, #0
 8007b68:	f000 8084 	beq.w	8007c74 <_dtoa_r+0x204>
 8007b6c:	ee19 3a90 	vmov	r3, s19
 8007b70:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b74:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007b78:	4656      	mov	r6, sl
 8007b7a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007b7e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007b82:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007b86:	4b74      	ldr	r3, [pc, #464]	; (8007d58 <_dtoa_r+0x2e8>)
 8007b88:	2200      	movs	r2, #0
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	4639      	mov	r1, r7
 8007b8e:	f7f8 fb7b 	bl	8000288 <__aeabi_dsub>
 8007b92:	a365      	add	r3, pc, #404	; (adr r3, 8007d28 <_dtoa_r+0x2b8>)
 8007b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b98:	f7f8 fd2e 	bl	80005f8 <__aeabi_dmul>
 8007b9c:	a364      	add	r3, pc, #400	; (adr r3, 8007d30 <_dtoa_r+0x2c0>)
 8007b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba2:	f7f8 fb73 	bl	800028c <__adddf3>
 8007ba6:	4606      	mov	r6, r0
 8007ba8:	4628      	mov	r0, r5
 8007baa:	460f      	mov	r7, r1
 8007bac:	f7f8 fcba 	bl	8000524 <__aeabi_i2d>
 8007bb0:	a361      	add	r3, pc, #388	; (adr r3, 8007d38 <_dtoa_r+0x2c8>)
 8007bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb6:	f7f8 fd1f 	bl	80005f8 <__aeabi_dmul>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	4639      	mov	r1, r7
 8007bc2:	f7f8 fb63 	bl	800028c <__adddf3>
 8007bc6:	4606      	mov	r6, r0
 8007bc8:	460f      	mov	r7, r1
 8007bca:	f7f8 ffc5 	bl	8000b58 <__aeabi_d2iz>
 8007bce:	2200      	movs	r2, #0
 8007bd0:	9000      	str	r0, [sp, #0]
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	4630      	mov	r0, r6
 8007bd6:	4639      	mov	r1, r7
 8007bd8:	f7f8 ff80 	bl	8000adc <__aeabi_dcmplt>
 8007bdc:	b150      	cbz	r0, 8007bf4 <_dtoa_r+0x184>
 8007bde:	9800      	ldr	r0, [sp, #0]
 8007be0:	f7f8 fca0 	bl	8000524 <__aeabi_i2d>
 8007be4:	4632      	mov	r2, r6
 8007be6:	463b      	mov	r3, r7
 8007be8:	f7f8 ff6e 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bec:	b910      	cbnz	r0, 8007bf4 <_dtoa_r+0x184>
 8007bee:	9b00      	ldr	r3, [sp, #0]
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	9300      	str	r3, [sp, #0]
 8007bf4:	9b00      	ldr	r3, [sp, #0]
 8007bf6:	2b16      	cmp	r3, #22
 8007bf8:	d85a      	bhi.n	8007cb0 <_dtoa_r+0x240>
 8007bfa:	9a00      	ldr	r2, [sp, #0]
 8007bfc:	4b57      	ldr	r3, [pc, #348]	; (8007d5c <_dtoa_r+0x2ec>)
 8007bfe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c06:	ec51 0b19 	vmov	r0, r1, d9
 8007c0a:	f7f8 ff67 	bl	8000adc <__aeabi_dcmplt>
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	d050      	beq.n	8007cb4 <_dtoa_r+0x244>
 8007c12:	9b00      	ldr	r3, [sp, #0]
 8007c14:	3b01      	subs	r3, #1
 8007c16:	9300      	str	r3, [sp, #0]
 8007c18:	2300      	movs	r3, #0
 8007c1a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c1c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c1e:	1b5d      	subs	r5, r3, r5
 8007c20:	1e6b      	subs	r3, r5, #1
 8007c22:	9305      	str	r3, [sp, #20]
 8007c24:	bf45      	ittet	mi
 8007c26:	f1c5 0301 	rsbmi	r3, r5, #1
 8007c2a:	9304      	strmi	r3, [sp, #16]
 8007c2c:	2300      	movpl	r3, #0
 8007c2e:	2300      	movmi	r3, #0
 8007c30:	bf4c      	ite	mi
 8007c32:	9305      	strmi	r3, [sp, #20]
 8007c34:	9304      	strpl	r3, [sp, #16]
 8007c36:	9b00      	ldr	r3, [sp, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	db3d      	blt.n	8007cb8 <_dtoa_r+0x248>
 8007c3c:	9b05      	ldr	r3, [sp, #20]
 8007c3e:	9a00      	ldr	r2, [sp, #0]
 8007c40:	920a      	str	r2, [sp, #40]	; 0x28
 8007c42:	4413      	add	r3, r2
 8007c44:	9305      	str	r3, [sp, #20]
 8007c46:	2300      	movs	r3, #0
 8007c48:	9307      	str	r3, [sp, #28]
 8007c4a:	9b06      	ldr	r3, [sp, #24]
 8007c4c:	2b09      	cmp	r3, #9
 8007c4e:	f200 8089 	bhi.w	8007d64 <_dtoa_r+0x2f4>
 8007c52:	2b05      	cmp	r3, #5
 8007c54:	bfc4      	itt	gt
 8007c56:	3b04      	subgt	r3, #4
 8007c58:	9306      	strgt	r3, [sp, #24]
 8007c5a:	9b06      	ldr	r3, [sp, #24]
 8007c5c:	f1a3 0302 	sub.w	r3, r3, #2
 8007c60:	bfcc      	ite	gt
 8007c62:	2500      	movgt	r5, #0
 8007c64:	2501      	movle	r5, #1
 8007c66:	2b03      	cmp	r3, #3
 8007c68:	f200 8087 	bhi.w	8007d7a <_dtoa_r+0x30a>
 8007c6c:	e8df f003 	tbb	[pc, r3]
 8007c70:	59383a2d 	.word	0x59383a2d
 8007c74:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007c78:	441d      	add	r5, r3
 8007c7a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007c7e:	2b20      	cmp	r3, #32
 8007c80:	bfc1      	itttt	gt
 8007c82:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007c86:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007c8a:	fa0b f303 	lslgt.w	r3, fp, r3
 8007c8e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007c92:	bfda      	itte	le
 8007c94:	f1c3 0320 	rsble	r3, r3, #32
 8007c98:	fa06 f003 	lslle.w	r0, r6, r3
 8007c9c:	4318      	orrgt	r0, r3
 8007c9e:	f7f8 fc31 	bl	8000504 <__aeabi_ui2d>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	4606      	mov	r6, r0
 8007ca6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007caa:	3d01      	subs	r5, #1
 8007cac:	930e      	str	r3, [sp, #56]	; 0x38
 8007cae:	e76a      	b.n	8007b86 <_dtoa_r+0x116>
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	e7b2      	b.n	8007c1a <_dtoa_r+0x1aa>
 8007cb4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007cb6:	e7b1      	b.n	8007c1c <_dtoa_r+0x1ac>
 8007cb8:	9b04      	ldr	r3, [sp, #16]
 8007cba:	9a00      	ldr	r2, [sp, #0]
 8007cbc:	1a9b      	subs	r3, r3, r2
 8007cbe:	9304      	str	r3, [sp, #16]
 8007cc0:	4253      	negs	r3, r2
 8007cc2:	9307      	str	r3, [sp, #28]
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	930a      	str	r3, [sp, #40]	; 0x28
 8007cc8:	e7bf      	b.n	8007c4a <_dtoa_r+0x1da>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	9308      	str	r3, [sp, #32]
 8007cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	dc55      	bgt.n	8007d80 <_dtoa_r+0x310>
 8007cd4:	2301      	movs	r3, #1
 8007cd6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	9209      	str	r2, [sp, #36]	; 0x24
 8007cde:	e00c      	b.n	8007cfa <_dtoa_r+0x28a>
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e7f3      	b.n	8007ccc <_dtoa_r+0x25c>
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ce8:	9308      	str	r3, [sp, #32]
 8007cea:	9b00      	ldr	r3, [sp, #0]
 8007cec:	4413      	add	r3, r2
 8007cee:	9302      	str	r3, [sp, #8]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	2b01      	cmp	r3, #1
 8007cf4:	9303      	str	r3, [sp, #12]
 8007cf6:	bfb8      	it	lt
 8007cf8:	2301      	movlt	r3, #1
 8007cfa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	6042      	str	r2, [r0, #4]
 8007d00:	2204      	movs	r2, #4
 8007d02:	f102 0614 	add.w	r6, r2, #20
 8007d06:	429e      	cmp	r6, r3
 8007d08:	6841      	ldr	r1, [r0, #4]
 8007d0a:	d93d      	bls.n	8007d88 <_dtoa_r+0x318>
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	f000 fcb7 	bl	8008680 <_Balloc>
 8007d12:	9001      	str	r0, [sp, #4]
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d13b      	bne.n	8007d90 <_dtoa_r+0x320>
 8007d18:	4b11      	ldr	r3, [pc, #68]	; (8007d60 <_dtoa_r+0x2f0>)
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007d20:	e6c0      	b.n	8007aa4 <_dtoa_r+0x34>
 8007d22:	2301      	movs	r3, #1
 8007d24:	e7df      	b.n	8007ce6 <_dtoa_r+0x276>
 8007d26:	bf00      	nop
 8007d28:	636f4361 	.word	0x636f4361
 8007d2c:	3fd287a7 	.word	0x3fd287a7
 8007d30:	8b60c8b3 	.word	0x8b60c8b3
 8007d34:	3fc68a28 	.word	0x3fc68a28
 8007d38:	509f79fb 	.word	0x509f79fb
 8007d3c:	3fd34413 	.word	0x3fd34413
 8007d40:	08009ecd 	.word	0x08009ecd
 8007d44:	08009ee4 	.word	0x08009ee4
 8007d48:	7ff00000 	.word	0x7ff00000
 8007d4c:	08009ec9 	.word	0x08009ec9
 8007d50:	08009ec0 	.word	0x08009ec0
 8007d54:	08009e9d 	.word	0x08009e9d
 8007d58:	3ff80000 	.word	0x3ff80000
 8007d5c:	08009fd8 	.word	0x08009fd8
 8007d60:	08009f3f 	.word	0x08009f3f
 8007d64:	2501      	movs	r5, #1
 8007d66:	2300      	movs	r3, #0
 8007d68:	9306      	str	r3, [sp, #24]
 8007d6a:	9508      	str	r5, [sp, #32]
 8007d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8007d70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d74:	2200      	movs	r2, #0
 8007d76:	2312      	movs	r3, #18
 8007d78:	e7b0      	b.n	8007cdc <_dtoa_r+0x26c>
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	9308      	str	r3, [sp, #32]
 8007d7e:	e7f5      	b.n	8007d6c <_dtoa_r+0x2fc>
 8007d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007d86:	e7b8      	b.n	8007cfa <_dtoa_r+0x28a>
 8007d88:	3101      	adds	r1, #1
 8007d8a:	6041      	str	r1, [r0, #4]
 8007d8c:	0052      	lsls	r2, r2, #1
 8007d8e:	e7b8      	b.n	8007d02 <_dtoa_r+0x292>
 8007d90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d92:	9a01      	ldr	r2, [sp, #4]
 8007d94:	601a      	str	r2, [r3, #0]
 8007d96:	9b03      	ldr	r3, [sp, #12]
 8007d98:	2b0e      	cmp	r3, #14
 8007d9a:	f200 809d 	bhi.w	8007ed8 <_dtoa_r+0x468>
 8007d9e:	2d00      	cmp	r5, #0
 8007da0:	f000 809a 	beq.w	8007ed8 <_dtoa_r+0x468>
 8007da4:	9b00      	ldr	r3, [sp, #0]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	dd32      	ble.n	8007e10 <_dtoa_r+0x3a0>
 8007daa:	4ab7      	ldr	r2, [pc, #732]	; (8008088 <_dtoa_r+0x618>)
 8007dac:	f003 030f 	and.w	r3, r3, #15
 8007db0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007db4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007db8:	9b00      	ldr	r3, [sp, #0]
 8007dba:	05d8      	lsls	r0, r3, #23
 8007dbc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007dc0:	d516      	bpl.n	8007df0 <_dtoa_r+0x380>
 8007dc2:	4bb2      	ldr	r3, [pc, #712]	; (800808c <_dtoa_r+0x61c>)
 8007dc4:	ec51 0b19 	vmov	r0, r1, d9
 8007dc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007dcc:	f7f8 fd3e 	bl	800084c <__aeabi_ddiv>
 8007dd0:	f007 070f 	and.w	r7, r7, #15
 8007dd4:	4682      	mov	sl, r0
 8007dd6:	468b      	mov	fp, r1
 8007dd8:	2503      	movs	r5, #3
 8007dda:	4eac      	ldr	r6, [pc, #688]	; (800808c <_dtoa_r+0x61c>)
 8007ddc:	b957      	cbnz	r7, 8007df4 <_dtoa_r+0x384>
 8007dde:	4642      	mov	r2, r8
 8007de0:	464b      	mov	r3, r9
 8007de2:	4650      	mov	r0, sl
 8007de4:	4659      	mov	r1, fp
 8007de6:	f7f8 fd31 	bl	800084c <__aeabi_ddiv>
 8007dea:	4682      	mov	sl, r0
 8007dec:	468b      	mov	fp, r1
 8007dee:	e028      	b.n	8007e42 <_dtoa_r+0x3d2>
 8007df0:	2502      	movs	r5, #2
 8007df2:	e7f2      	b.n	8007dda <_dtoa_r+0x36a>
 8007df4:	07f9      	lsls	r1, r7, #31
 8007df6:	d508      	bpl.n	8007e0a <_dtoa_r+0x39a>
 8007df8:	4640      	mov	r0, r8
 8007dfa:	4649      	mov	r1, r9
 8007dfc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007e00:	f7f8 fbfa 	bl	80005f8 <__aeabi_dmul>
 8007e04:	3501      	adds	r5, #1
 8007e06:	4680      	mov	r8, r0
 8007e08:	4689      	mov	r9, r1
 8007e0a:	107f      	asrs	r7, r7, #1
 8007e0c:	3608      	adds	r6, #8
 8007e0e:	e7e5      	b.n	8007ddc <_dtoa_r+0x36c>
 8007e10:	f000 809b 	beq.w	8007f4a <_dtoa_r+0x4da>
 8007e14:	9b00      	ldr	r3, [sp, #0]
 8007e16:	4f9d      	ldr	r7, [pc, #628]	; (800808c <_dtoa_r+0x61c>)
 8007e18:	425e      	negs	r6, r3
 8007e1a:	4b9b      	ldr	r3, [pc, #620]	; (8008088 <_dtoa_r+0x618>)
 8007e1c:	f006 020f 	and.w	r2, r6, #15
 8007e20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e28:	ec51 0b19 	vmov	r0, r1, d9
 8007e2c:	f7f8 fbe4 	bl	80005f8 <__aeabi_dmul>
 8007e30:	1136      	asrs	r6, r6, #4
 8007e32:	4682      	mov	sl, r0
 8007e34:	468b      	mov	fp, r1
 8007e36:	2300      	movs	r3, #0
 8007e38:	2502      	movs	r5, #2
 8007e3a:	2e00      	cmp	r6, #0
 8007e3c:	d17a      	bne.n	8007f34 <_dtoa_r+0x4c4>
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1d3      	bne.n	8007dea <_dtoa_r+0x37a>
 8007e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	f000 8082 	beq.w	8007f4e <_dtoa_r+0x4de>
 8007e4a:	4b91      	ldr	r3, [pc, #580]	; (8008090 <_dtoa_r+0x620>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	4650      	mov	r0, sl
 8007e50:	4659      	mov	r1, fp
 8007e52:	f7f8 fe43 	bl	8000adc <__aeabi_dcmplt>
 8007e56:	2800      	cmp	r0, #0
 8007e58:	d079      	beq.n	8007f4e <_dtoa_r+0x4de>
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d076      	beq.n	8007f4e <_dtoa_r+0x4de>
 8007e60:	9b02      	ldr	r3, [sp, #8]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	dd36      	ble.n	8007ed4 <_dtoa_r+0x464>
 8007e66:	9b00      	ldr	r3, [sp, #0]
 8007e68:	4650      	mov	r0, sl
 8007e6a:	4659      	mov	r1, fp
 8007e6c:	1e5f      	subs	r7, r3, #1
 8007e6e:	2200      	movs	r2, #0
 8007e70:	4b88      	ldr	r3, [pc, #544]	; (8008094 <_dtoa_r+0x624>)
 8007e72:	f7f8 fbc1 	bl	80005f8 <__aeabi_dmul>
 8007e76:	9e02      	ldr	r6, [sp, #8]
 8007e78:	4682      	mov	sl, r0
 8007e7a:	468b      	mov	fp, r1
 8007e7c:	3501      	adds	r5, #1
 8007e7e:	4628      	mov	r0, r5
 8007e80:	f7f8 fb50 	bl	8000524 <__aeabi_i2d>
 8007e84:	4652      	mov	r2, sl
 8007e86:	465b      	mov	r3, fp
 8007e88:	f7f8 fbb6 	bl	80005f8 <__aeabi_dmul>
 8007e8c:	4b82      	ldr	r3, [pc, #520]	; (8008098 <_dtoa_r+0x628>)
 8007e8e:	2200      	movs	r2, #0
 8007e90:	f7f8 f9fc 	bl	800028c <__adddf3>
 8007e94:	46d0      	mov	r8, sl
 8007e96:	46d9      	mov	r9, fp
 8007e98:	4682      	mov	sl, r0
 8007e9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007e9e:	2e00      	cmp	r6, #0
 8007ea0:	d158      	bne.n	8007f54 <_dtoa_r+0x4e4>
 8007ea2:	4b7e      	ldr	r3, [pc, #504]	; (800809c <_dtoa_r+0x62c>)
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	4640      	mov	r0, r8
 8007ea8:	4649      	mov	r1, r9
 8007eaa:	f7f8 f9ed 	bl	8000288 <__aeabi_dsub>
 8007eae:	4652      	mov	r2, sl
 8007eb0:	465b      	mov	r3, fp
 8007eb2:	4680      	mov	r8, r0
 8007eb4:	4689      	mov	r9, r1
 8007eb6:	f7f8 fe2f 	bl	8000b18 <__aeabi_dcmpgt>
 8007eba:	2800      	cmp	r0, #0
 8007ebc:	f040 8295 	bne.w	80083ea <_dtoa_r+0x97a>
 8007ec0:	4652      	mov	r2, sl
 8007ec2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007ec6:	4640      	mov	r0, r8
 8007ec8:	4649      	mov	r1, r9
 8007eca:	f7f8 fe07 	bl	8000adc <__aeabi_dcmplt>
 8007ece:	2800      	cmp	r0, #0
 8007ed0:	f040 8289 	bne.w	80083e6 <_dtoa_r+0x976>
 8007ed4:	ec5b ab19 	vmov	sl, fp, d9
 8007ed8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	f2c0 8148 	blt.w	8008170 <_dtoa_r+0x700>
 8007ee0:	9a00      	ldr	r2, [sp, #0]
 8007ee2:	2a0e      	cmp	r2, #14
 8007ee4:	f300 8144 	bgt.w	8008170 <_dtoa_r+0x700>
 8007ee8:	4b67      	ldr	r3, [pc, #412]	; (8008088 <_dtoa_r+0x618>)
 8007eea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eee:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ef2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f280 80d5 	bge.w	80080a4 <_dtoa_r+0x634>
 8007efa:	9b03      	ldr	r3, [sp, #12]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f300 80d1 	bgt.w	80080a4 <_dtoa_r+0x634>
 8007f02:	f040 826f 	bne.w	80083e4 <_dtoa_r+0x974>
 8007f06:	4b65      	ldr	r3, [pc, #404]	; (800809c <_dtoa_r+0x62c>)
 8007f08:	2200      	movs	r2, #0
 8007f0a:	4640      	mov	r0, r8
 8007f0c:	4649      	mov	r1, r9
 8007f0e:	f7f8 fb73 	bl	80005f8 <__aeabi_dmul>
 8007f12:	4652      	mov	r2, sl
 8007f14:	465b      	mov	r3, fp
 8007f16:	f7f8 fdf5 	bl	8000b04 <__aeabi_dcmpge>
 8007f1a:	9e03      	ldr	r6, [sp, #12]
 8007f1c:	4637      	mov	r7, r6
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	f040 8245 	bne.w	80083ae <_dtoa_r+0x93e>
 8007f24:	9d01      	ldr	r5, [sp, #4]
 8007f26:	2331      	movs	r3, #49	; 0x31
 8007f28:	f805 3b01 	strb.w	r3, [r5], #1
 8007f2c:	9b00      	ldr	r3, [sp, #0]
 8007f2e:	3301      	adds	r3, #1
 8007f30:	9300      	str	r3, [sp, #0]
 8007f32:	e240      	b.n	80083b6 <_dtoa_r+0x946>
 8007f34:	07f2      	lsls	r2, r6, #31
 8007f36:	d505      	bpl.n	8007f44 <_dtoa_r+0x4d4>
 8007f38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f3c:	f7f8 fb5c 	bl	80005f8 <__aeabi_dmul>
 8007f40:	3501      	adds	r5, #1
 8007f42:	2301      	movs	r3, #1
 8007f44:	1076      	asrs	r6, r6, #1
 8007f46:	3708      	adds	r7, #8
 8007f48:	e777      	b.n	8007e3a <_dtoa_r+0x3ca>
 8007f4a:	2502      	movs	r5, #2
 8007f4c:	e779      	b.n	8007e42 <_dtoa_r+0x3d2>
 8007f4e:	9f00      	ldr	r7, [sp, #0]
 8007f50:	9e03      	ldr	r6, [sp, #12]
 8007f52:	e794      	b.n	8007e7e <_dtoa_r+0x40e>
 8007f54:	9901      	ldr	r1, [sp, #4]
 8007f56:	4b4c      	ldr	r3, [pc, #304]	; (8008088 <_dtoa_r+0x618>)
 8007f58:	4431      	add	r1, r6
 8007f5a:	910d      	str	r1, [sp, #52]	; 0x34
 8007f5c:	9908      	ldr	r1, [sp, #32]
 8007f5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007f62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007f66:	2900      	cmp	r1, #0
 8007f68:	d043      	beq.n	8007ff2 <_dtoa_r+0x582>
 8007f6a:	494d      	ldr	r1, [pc, #308]	; (80080a0 <_dtoa_r+0x630>)
 8007f6c:	2000      	movs	r0, #0
 8007f6e:	f7f8 fc6d 	bl	800084c <__aeabi_ddiv>
 8007f72:	4652      	mov	r2, sl
 8007f74:	465b      	mov	r3, fp
 8007f76:	f7f8 f987 	bl	8000288 <__aeabi_dsub>
 8007f7a:	9d01      	ldr	r5, [sp, #4]
 8007f7c:	4682      	mov	sl, r0
 8007f7e:	468b      	mov	fp, r1
 8007f80:	4649      	mov	r1, r9
 8007f82:	4640      	mov	r0, r8
 8007f84:	f7f8 fde8 	bl	8000b58 <__aeabi_d2iz>
 8007f88:	4606      	mov	r6, r0
 8007f8a:	f7f8 facb 	bl	8000524 <__aeabi_i2d>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	460b      	mov	r3, r1
 8007f92:	4640      	mov	r0, r8
 8007f94:	4649      	mov	r1, r9
 8007f96:	f7f8 f977 	bl	8000288 <__aeabi_dsub>
 8007f9a:	3630      	adds	r6, #48	; 0x30
 8007f9c:	f805 6b01 	strb.w	r6, [r5], #1
 8007fa0:	4652      	mov	r2, sl
 8007fa2:	465b      	mov	r3, fp
 8007fa4:	4680      	mov	r8, r0
 8007fa6:	4689      	mov	r9, r1
 8007fa8:	f7f8 fd98 	bl	8000adc <__aeabi_dcmplt>
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d163      	bne.n	8008078 <_dtoa_r+0x608>
 8007fb0:	4642      	mov	r2, r8
 8007fb2:	464b      	mov	r3, r9
 8007fb4:	4936      	ldr	r1, [pc, #216]	; (8008090 <_dtoa_r+0x620>)
 8007fb6:	2000      	movs	r0, #0
 8007fb8:	f7f8 f966 	bl	8000288 <__aeabi_dsub>
 8007fbc:	4652      	mov	r2, sl
 8007fbe:	465b      	mov	r3, fp
 8007fc0:	f7f8 fd8c 	bl	8000adc <__aeabi_dcmplt>
 8007fc4:	2800      	cmp	r0, #0
 8007fc6:	f040 80b5 	bne.w	8008134 <_dtoa_r+0x6c4>
 8007fca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fcc:	429d      	cmp	r5, r3
 8007fce:	d081      	beq.n	8007ed4 <_dtoa_r+0x464>
 8007fd0:	4b30      	ldr	r3, [pc, #192]	; (8008094 <_dtoa_r+0x624>)
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	4650      	mov	r0, sl
 8007fd6:	4659      	mov	r1, fp
 8007fd8:	f7f8 fb0e 	bl	80005f8 <__aeabi_dmul>
 8007fdc:	4b2d      	ldr	r3, [pc, #180]	; (8008094 <_dtoa_r+0x624>)
 8007fde:	4682      	mov	sl, r0
 8007fe0:	468b      	mov	fp, r1
 8007fe2:	4640      	mov	r0, r8
 8007fe4:	4649      	mov	r1, r9
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	f7f8 fb06 	bl	80005f8 <__aeabi_dmul>
 8007fec:	4680      	mov	r8, r0
 8007fee:	4689      	mov	r9, r1
 8007ff0:	e7c6      	b.n	8007f80 <_dtoa_r+0x510>
 8007ff2:	4650      	mov	r0, sl
 8007ff4:	4659      	mov	r1, fp
 8007ff6:	f7f8 faff 	bl	80005f8 <__aeabi_dmul>
 8007ffa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ffc:	9d01      	ldr	r5, [sp, #4]
 8007ffe:	930f      	str	r3, [sp, #60]	; 0x3c
 8008000:	4682      	mov	sl, r0
 8008002:	468b      	mov	fp, r1
 8008004:	4649      	mov	r1, r9
 8008006:	4640      	mov	r0, r8
 8008008:	f7f8 fda6 	bl	8000b58 <__aeabi_d2iz>
 800800c:	4606      	mov	r6, r0
 800800e:	f7f8 fa89 	bl	8000524 <__aeabi_i2d>
 8008012:	3630      	adds	r6, #48	; 0x30
 8008014:	4602      	mov	r2, r0
 8008016:	460b      	mov	r3, r1
 8008018:	4640      	mov	r0, r8
 800801a:	4649      	mov	r1, r9
 800801c:	f7f8 f934 	bl	8000288 <__aeabi_dsub>
 8008020:	f805 6b01 	strb.w	r6, [r5], #1
 8008024:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008026:	429d      	cmp	r5, r3
 8008028:	4680      	mov	r8, r0
 800802a:	4689      	mov	r9, r1
 800802c:	f04f 0200 	mov.w	r2, #0
 8008030:	d124      	bne.n	800807c <_dtoa_r+0x60c>
 8008032:	4b1b      	ldr	r3, [pc, #108]	; (80080a0 <_dtoa_r+0x630>)
 8008034:	4650      	mov	r0, sl
 8008036:	4659      	mov	r1, fp
 8008038:	f7f8 f928 	bl	800028c <__adddf3>
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	4640      	mov	r0, r8
 8008042:	4649      	mov	r1, r9
 8008044:	f7f8 fd68 	bl	8000b18 <__aeabi_dcmpgt>
 8008048:	2800      	cmp	r0, #0
 800804a:	d173      	bne.n	8008134 <_dtoa_r+0x6c4>
 800804c:	4652      	mov	r2, sl
 800804e:	465b      	mov	r3, fp
 8008050:	4913      	ldr	r1, [pc, #76]	; (80080a0 <_dtoa_r+0x630>)
 8008052:	2000      	movs	r0, #0
 8008054:	f7f8 f918 	bl	8000288 <__aeabi_dsub>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4640      	mov	r0, r8
 800805e:	4649      	mov	r1, r9
 8008060:	f7f8 fd3c 	bl	8000adc <__aeabi_dcmplt>
 8008064:	2800      	cmp	r0, #0
 8008066:	f43f af35 	beq.w	8007ed4 <_dtoa_r+0x464>
 800806a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800806c:	1e6b      	subs	r3, r5, #1
 800806e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008070:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008074:	2b30      	cmp	r3, #48	; 0x30
 8008076:	d0f8      	beq.n	800806a <_dtoa_r+0x5fa>
 8008078:	9700      	str	r7, [sp, #0]
 800807a:	e049      	b.n	8008110 <_dtoa_r+0x6a0>
 800807c:	4b05      	ldr	r3, [pc, #20]	; (8008094 <_dtoa_r+0x624>)
 800807e:	f7f8 fabb 	bl	80005f8 <__aeabi_dmul>
 8008082:	4680      	mov	r8, r0
 8008084:	4689      	mov	r9, r1
 8008086:	e7bd      	b.n	8008004 <_dtoa_r+0x594>
 8008088:	08009fd8 	.word	0x08009fd8
 800808c:	08009fb0 	.word	0x08009fb0
 8008090:	3ff00000 	.word	0x3ff00000
 8008094:	40240000 	.word	0x40240000
 8008098:	401c0000 	.word	0x401c0000
 800809c:	40140000 	.word	0x40140000
 80080a0:	3fe00000 	.word	0x3fe00000
 80080a4:	9d01      	ldr	r5, [sp, #4]
 80080a6:	4656      	mov	r6, sl
 80080a8:	465f      	mov	r7, fp
 80080aa:	4642      	mov	r2, r8
 80080ac:	464b      	mov	r3, r9
 80080ae:	4630      	mov	r0, r6
 80080b0:	4639      	mov	r1, r7
 80080b2:	f7f8 fbcb 	bl	800084c <__aeabi_ddiv>
 80080b6:	f7f8 fd4f 	bl	8000b58 <__aeabi_d2iz>
 80080ba:	4682      	mov	sl, r0
 80080bc:	f7f8 fa32 	bl	8000524 <__aeabi_i2d>
 80080c0:	4642      	mov	r2, r8
 80080c2:	464b      	mov	r3, r9
 80080c4:	f7f8 fa98 	bl	80005f8 <__aeabi_dmul>
 80080c8:	4602      	mov	r2, r0
 80080ca:	460b      	mov	r3, r1
 80080cc:	4630      	mov	r0, r6
 80080ce:	4639      	mov	r1, r7
 80080d0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80080d4:	f7f8 f8d8 	bl	8000288 <__aeabi_dsub>
 80080d8:	f805 6b01 	strb.w	r6, [r5], #1
 80080dc:	9e01      	ldr	r6, [sp, #4]
 80080de:	9f03      	ldr	r7, [sp, #12]
 80080e0:	1bae      	subs	r6, r5, r6
 80080e2:	42b7      	cmp	r7, r6
 80080e4:	4602      	mov	r2, r0
 80080e6:	460b      	mov	r3, r1
 80080e8:	d135      	bne.n	8008156 <_dtoa_r+0x6e6>
 80080ea:	f7f8 f8cf 	bl	800028c <__adddf3>
 80080ee:	4642      	mov	r2, r8
 80080f0:	464b      	mov	r3, r9
 80080f2:	4606      	mov	r6, r0
 80080f4:	460f      	mov	r7, r1
 80080f6:	f7f8 fd0f 	bl	8000b18 <__aeabi_dcmpgt>
 80080fa:	b9d0      	cbnz	r0, 8008132 <_dtoa_r+0x6c2>
 80080fc:	4642      	mov	r2, r8
 80080fe:	464b      	mov	r3, r9
 8008100:	4630      	mov	r0, r6
 8008102:	4639      	mov	r1, r7
 8008104:	f7f8 fce0 	bl	8000ac8 <__aeabi_dcmpeq>
 8008108:	b110      	cbz	r0, 8008110 <_dtoa_r+0x6a0>
 800810a:	f01a 0f01 	tst.w	sl, #1
 800810e:	d110      	bne.n	8008132 <_dtoa_r+0x6c2>
 8008110:	4620      	mov	r0, r4
 8008112:	ee18 1a10 	vmov	r1, s16
 8008116:	f000 faf3 	bl	8008700 <_Bfree>
 800811a:	2300      	movs	r3, #0
 800811c:	9800      	ldr	r0, [sp, #0]
 800811e:	702b      	strb	r3, [r5, #0]
 8008120:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008122:	3001      	adds	r0, #1
 8008124:	6018      	str	r0, [r3, #0]
 8008126:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008128:	2b00      	cmp	r3, #0
 800812a:	f43f acf1 	beq.w	8007b10 <_dtoa_r+0xa0>
 800812e:	601d      	str	r5, [r3, #0]
 8008130:	e4ee      	b.n	8007b10 <_dtoa_r+0xa0>
 8008132:	9f00      	ldr	r7, [sp, #0]
 8008134:	462b      	mov	r3, r5
 8008136:	461d      	mov	r5, r3
 8008138:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800813c:	2a39      	cmp	r2, #57	; 0x39
 800813e:	d106      	bne.n	800814e <_dtoa_r+0x6de>
 8008140:	9a01      	ldr	r2, [sp, #4]
 8008142:	429a      	cmp	r2, r3
 8008144:	d1f7      	bne.n	8008136 <_dtoa_r+0x6c6>
 8008146:	9901      	ldr	r1, [sp, #4]
 8008148:	2230      	movs	r2, #48	; 0x30
 800814a:	3701      	adds	r7, #1
 800814c:	700a      	strb	r2, [r1, #0]
 800814e:	781a      	ldrb	r2, [r3, #0]
 8008150:	3201      	adds	r2, #1
 8008152:	701a      	strb	r2, [r3, #0]
 8008154:	e790      	b.n	8008078 <_dtoa_r+0x608>
 8008156:	4ba6      	ldr	r3, [pc, #664]	; (80083f0 <_dtoa_r+0x980>)
 8008158:	2200      	movs	r2, #0
 800815a:	f7f8 fa4d 	bl	80005f8 <__aeabi_dmul>
 800815e:	2200      	movs	r2, #0
 8008160:	2300      	movs	r3, #0
 8008162:	4606      	mov	r6, r0
 8008164:	460f      	mov	r7, r1
 8008166:	f7f8 fcaf 	bl	8000ac8 <__aeabi_dcmpeq>
 800816a:	2800      	cmp	r0, #0
 800816c:	d09d      	beq.n	80080aa <_dtoa_r+0x63a>
 800816e:	e7cf      	b.n	8008110 <_dtoa_r+0x6a0>
 8008170:	9a08      	ldr	r2, [sp, #32]
 8008172:	2a00      	cmp	r2, #0
 8008174:	f000 80d7 	beq.w	8008326 <_dtoa_r+0x8b6>
 8008178:	9a06      	ldr	r2, [sp, #24]
 800817a:	2a01      	cmp	r2, #1
 800817c:	f300 80ba 	bgt.w	80082f4 <_dtoa_r+0x884>
 8008180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008182:	2a00      	cmp	r2, #0
 8008184:	f000 80b2 	beq.w	80082ec <_dtoa_r+0x87c>
 8008188:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800818c:	9e07      	ldr	r6, [sp, #28]
 800818e:	9d04      	ldr	r5, [sp, #16]
 8008190:	9a04      	ldr	r2, [sp, #16]
 8008192:	441a      	add	r2, r3
 8008194:	9204      	str	r2, [sp, #16]
 8008196:	9a05      	ldr	r2, [sp, #20]
 8008198:	2101      	movs	r1, #1
 800819a:	441a      	add	r2, r3
 800819c:	4620      	mov	r0, r4
 800819e:	9205      	str	r2, [sp, #20]
 80081a0:	f000 fb66 	bl	8008870 <__i2b>
 80081a4:	4607      	mov	r7, r0
 80081a6:	2d00      	cmp	r5, #0
 80081a8:	dd0c      	ble.n	80081c4 <_dtoa_r+0x754>
 80081aa:	9b05      	ldr	r3, [sp, #20]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	dd09      	ble.n	80081c4 <_dtoa_r+0x754>
 80081b0:	42ab      	cmp	r3, r5
 80081b2:	9a04      	ldr	r2, [sp, #16]
 80081b4:	bfa8      	it	ge
 80081b6:	462b      	movge	r3, r5
 80081b8:	1ad2      	subs	r2, r2, r3
 80081ba:	9204      	str	r2, [sp, #16]
 80081bc:	9a05      	ldr	r2, [sp, #20]
 80081be:	1aed      	subs	r5, r5, r3
 80081c0:	1ad3      	subs	r3, r2, r3
 80081c2:	9305      	str	r3, [sp, #20]
 80081c4:	9b07      	ldr	r3, [sp, #28]
 80081c6:	b31b      	cbz	r3, 8008210 <_dtoa_r+0x7a0>
 80081c8:	9b08      	ldr	r3, [sp, #32]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f000 80af 	beq.w	800832e <_dtoa_r+0x8be>
 80081d0:	2e00      	cmp	r6, #0
 80081d2:	dd13      	ble.n	80081fc <_dtoa_r+0x78c>
 80081d4:	4639      	mov	r1, r7
 80081d6:	4632      	mov	r2, r6
 80081d8:	4620      	mov	r0, r4
 80081da:	f000 fc09 	bl	80089f0 <__pow5mult>
 80081de:	ee18 2a10 	vmov	r2, s16
 80081e2:	4601      	mov	r1, r0
 80081e4:	4607      	mov	r7, r0
 80081e6:	4620      	mov	r0, r4
 80081e8:	f000 fb58 	bl	800889c <__multiply>
 80081ec:	ee18 1a10 	vmov	r1, s16
 80081f0:	4680      	mov	r8, r0
 80081f2:	4620      	mov	r0, r4
 80081f4:	f000 fa84 	bl	8008700 <_Bfree>
 80081f8:	ee08 8a10 	vmov	s16, r8
 80081fc:	9b07      	ldr	r3, [sp, #28]
 80081fe:	1b9a      	subs	r2, r3, r6
 8008200:	d006      	beq.n	8008210 <_dtoa_r+0x7a0>
 8008202:	ee18 1a10 	vmov	r1, s16
 8008206:	4620      	mov	r0, r4
 8008208:	f000 fbf2 	bl	80089f0 <__pow5mult>
 800820c:	ee08 0a10 	vmov	s16, r0
 8008210:	2101      	movs	r1, #1
 8008212:	4620      	mov	r0, r4
 8008214:	f000 fb2c 	bl	8008870 <__i2b>
 8008218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800821a:	2b00      	cmp	r3, #0
 800821c:	4606      	mov	r6, r0
 800821e:	f340 8088 	ble.w	8008332 <_dtoa_r+0x8c2>
 8008222:	461a      	mov	r2, r3
 8008224:	4601      	mov	r1, r0
 8008226:	4620      	mov	r0, r4
 8008228:	f000 fbe2 	bl	80089f0 <__pow5mult>
 800822c:	9b06      	ldr	r3, [sp, #24]
 800822e:	2b01      	cmp	r3, #1
 8008230:	4606      	mov	r6, r0
 8008232:	f340 8081 	ble.w	8008338 <_dtoa_r+0x8c8>
 8008236:	f04f 0800 	mov.w	r8, #0
 800823a:	6933      	ldr	r3, [r6, #16]
 800823c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008240:	6918      	ldr	r0, [r3, #16]
 8008242:	f000 fac5 	bl	80087d0 <__hi0bits>
 8008246:	f1c0 0020 	rsb	r0, r0, #32
 800824a:	9b05      	ldr	r3, [sp, #20]
 800824c:	4418      	add	r0, r3
 800824e:	f010 001f 	ands.w	r0, r0, #31
 8008252:	f000 8092 	beq.w	800837a <_dtoa_r+0x90a>
 8008256:	f1c0 0320 	rsb	r3, r0, #32
 800825a:	2b04      	cmp	r3, #4
 800825c:	f340 808a 	ble.w	8008374 <_dtoa_r+0x904>
 8008260:	f1c0 001c 	rsb	r0, r0, #28
 8008264:	9b04      	ldr	r3, [sp, #16]
 8008266:	4403      	add	r3, r0
 8008268:	9304      	str	r3, [sp, #16]
 800826a:	9b05      	ldr	r3, [sp, #20]
 800826c:	4403      	add	r3, r0
 800826e:	4405      	add	r5, r0
 8008270:	9305      	str	r3, [sp, #20]
 8008272:	9b04      	ldr	r3, [sp, #16]
 8008274:	2b00      	cmp	r3, #0
 8008276:	dd07      	ble.n	8008288 <_dtoa_r+0x818>
 8008278:	ee18 1a10 	vmov	r1, s16
 800827c:	461a      	mov	r2, r3
 800827e:	4620      	mov	r0, r4
 8008280:	f000 fc10 	bl	8008aa4 <__lshift>
 8008284:	ee08 0a10 	vmov	s16, r0
 8008288:	9b05      	ldr	r3, [sp, #20]
 800828a:	2b00      	cmp	r3, #0
 800828c:	dd05      	ble.n	800829a <_dtoa_r+0x82a>
 800828e:	4631      	mov	r1, r6
 8008290:	461a      	mov	r2, r3
 8008292:	4620      	mov	r0, r4
 8008294:	f000 fc06 	bl	8008aa4 <__lshift>
 8008298:	4606      	mov	r6, r0
 800829a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800829c:	2b00      	cmp	r3, #0
 800829e:	d06e      	beq.n	800837e <_dtoa_r+0x90e>
 80082a0:	ee18 0a10 	vmov	r0, s16
 80082a4:	4631      	mov	r1, r6
 80082a6:	f000 fc6d 	bl	8008b84 <__mcmp>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	da67      	bge.n	800837e <_dtoa_r+0x90e>
 80082ae:	9b00      	ldr	r3, [sp, #0]
 80082b0:	3b01      	subs	r3, #1
 80082b2:	ee18 1a10 	vmov	r1, s16
 80082b6:	9300      	str	r3, [sp, #0]
 80082b8:	220a      	movs	r2, #10
 80082ba:	2300      	movs	r3, #0
 80082bc:	4620      	mov	r0, r4
 80082be:	f000 fa41 	bl	8008744 <__multadd>
 80082c2:	9b08      	ldr	r3, [sp, #32]
 80082c4:	ee08 0a10 	vmov	s16, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	f000 81b1 	beq.w	8008630 <_dtoa_r+0xbc0>
 80082ce:	2300      	movs	r3, #0
 80082d0:	4639      	mov	r1, r7
 80082d2:	220a      	movs	r2, #10
 80082d4:	4620      	mov	r0, r4
 80082d6:	f000 fa35 	bl	8008744 <__multadd>
 80082da:	9b02      	ldr	r3, [sp, #8]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	4607      	mov	r7, r0
 80082e0:	f300 808e 	bgt.w	8008400 <_dtoa_r+0x990>
 80082e4:	9b06      	ldr	r3, [sp, #24]
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	dc51      	bgt.n	800838e <_dtoa_r+0x91e>
 80082ea:	e089      	b.n	8008400 <_dtoa_r+0x990>
 80082ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80082ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80082f2:	e74b      	b.n	800818c <_dtoa_r+0x71c>
 80082f4:	9b03      	ldr	r3, [sp, #12]
 80082f6:	1e5e      	subs	r6, r3, #1
 80082f8:	9b07      	ldr	r3, [sp, #28]
 80082fa:	42b3      	cmp	r3, r6
 80082fc:	bfbf      	itttt	lt
 80082fe:	9b07      	ldrlt	r3, [sp, #28]
 8008300:	9607      	strlt	r6, [sp, #28]
 8008302:	1af2      	sublt	r2, r6, r3
 8008304:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008306:	bfb6      	itet	lt
 8008308:	189b      	addlt	r3, r3, r2
 800830a:	1b9e      	subge	r6, r3, r6
 800830c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800830e:	9b03      	ldr	r3, [sp, #12]
 8008310:	bfb8      	it	lt
 8008312:	2600      	movlt	r6, #0
 8008314:	2b00      	cmp	r3, #0
 8008316:	bfb7      	itett	lt
 8008318:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800831c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008320:	1a9d      	sublt	r5, r3, r2
 8008322:	2300      	movlt	r3, #0
 8008324:	e734      	b.n	8008190 <_dtoa_r+0x720>
 8008326:	9e07      	ldr	r6, [sp, #28]
 8008328:	9d04      	ldr	r5, [sp, #16]
 800832a:	9f08      	ldr	r7, [sp, #32]
 800832c:	e73b      	b.n	80081a6 <_dtoa_r+0x736>
 800832e:	9a07      	ldr	r2, [sp, #28]
 8008330:	e767      	b.n	8008202 <_dtoa_r+0x792>
 8008332:	9b06      	ldr	r3, [sp, #24]
 8008334:	2b01      	cmp	r3, #1
 8008336:	dc18      	bgt.n	800836a <_dtoa_r+0x8fa>
 8008338:	f1ba 0f00 	cmp.w	sl, #0
 800833c:	d115      	bne.n	800836a <_dtoa_r+0x8fa>
 800833e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008342:	b993      	cbnz	r3, 800836a <_dtoa_r+0x8fa>
 8008344:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008348:	0d1b      	lsrs	r3, r3, #20
 800834a:	051b      	lsls	r3, r3, #20
 800834c:	b183      	cbz	r3, 8008370 <_dtoa_r+0x900>
 800834e:	9b04      	ldr	r3, [sp, #16]
 8008350:	3301      	adds	r3, #1
 8008352:	9304      	str	r3, [sp, #16]
 8008354:	9b05      	ldr	r3, [sp, #20]
 8008356:	3301      	adds	r3, #1
 8008358:	9305      	str	r3, [sp, #20]
 800835a:	f04f 0801 	mov.w	r8, #1
 800835e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008360:	2b00      	cmp	r3, #0
 8008362:	f47f af6a 	bne.w	800823a <_dtoa_r+0x7ca>
 8008366:	2001      	movs	r0, #1
 8008368:	e76f      	b.n	800824a <_dtoa_r+0x7da>
 800836a:	f04f 0800 	mov.w	r8, #0
 800836e:	e7f6      	b.n	800835e <_dtoa_r+0x8ee>
 8008370:	4698      	mov	r8, r3
 8008372:	e7f4      	b.n	800835e <_dtoa_r+0x8ee>
 8008374:	f43f af7d 	beq.w	8008272 <_dtoa_r+0x802>
 8008378:	4618      	mov	r0, r3
 800837a:	301c      	adds	r0, #28
 800837c:	e772      	b.n	8008264 <_dtoa_r+0x7f4>
 800837e:	9b03      	ldr	r3, [sp, #12]
 8008380:	2b00      	cmp	r3, #0
 8008382:	dc37      	bgt.n	80083f4 <_dtoa_r+0x984>
 8008384:	9b06      	ldr	r3, [sp, #24]
 8008386:	2b02      	cmp	r3, #2
 8008388:	dd34      	ble.n	80083f4 <_dtoa_r+0x984>
 800838a:	9b03      	ldr	r3, [sp, #12]
 800838c:	9302      	str	r3, [sp, #8]
 800838e:	9b02      	ldr	r3, [sp, #8]
 8008390:	b96b      	cbnz	r3, 80083ae <_dtoa_r+0x93e>
 8008392:	4631      	mov	r1, r6
 8008394:	2205      	movs	r2, #5
 8008396:	4620      	mov	r0, r4
 8008398:	f000 f9d4 	bl	8008744 <__multadd>
 800839c:	4601      	mov	r1, r0
 800839e:	4606      	mov	r6, r0
 80083a0:	ee18 0a10 	vmov	r0, s16
 80083a4:	f000 fbee 	bl	8008b84 <__mcmp>
 80083a8:	2800      	cmp	r0, #0
 80083aa:	f73f adbb 	bgt.w	8007f24 <_dtoa_r+0x4b4>
 80083ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083b0:	9d01      	ldr	r5, [sp, #4]
 80083b2:	43db      	mvns	r3, r3
 80083b4:	9300      	str	r3, [sp, #0]
 80083b6:	f04f 0800 	mov.w	r8, #0
 80083ba:	4631      	mov	r1, r6
 80083bc:	4620      	mov	r0, r4
 80083be:	f000 f99f 	bl	8008700 <_Bfree>
 80083c2:	2f00      	cmp	r7, #0
 80083c4:	f43f aea4 	beq.w	8008110 <_dtoa_r+0x6a0>
 80083c8:	f1b8 0f00 	cmp.w	r8, #0
 80083cc:	d005      	beq.n	80083da <_dtoa_r+0x96a>
 80083ce:	45b8      	cmp	r8, r7
 80083d0:	d003      	beq.n	80083da <_dtoa_r+0x96a>
 80083d2:	4641      	mov	r1, r8
 80083d4:	4620      	mov	r0, r4
 80083d6:	f000 f993 	bl	8008700 <_Bfree>
 80083da:	4639      	mov	r1, r7
 80083dc:	4620      	mov	r0, r4
 80083de:	f000 f98f 	bl	8008700 <_Bfree>
 80083e2:	e695      	b.n	8008110 <_dtoa_r+0x6a0>
 80083e4:	2600      	movs	r6, #0
 80083e6:	4637      	mov	r7, r6
 80083e8:	e7e1      	b.n	80083ae <_dtoa_r+0x93e>
 80083ea:	9700      	str	r7, [sp, #0]
 80083ec:	4637      	mov	r7, r6
 80083ee:	e599      	b.n	8007f24 <_dtoa_r+0x4b4>
 80083f0:	40240000 	.word	0x40240000
 80083f4:	9b08      	ldr	r3, [sp, #32]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	f000 80ca 	beq.w	8008590 <_dtoa_r+0xb20>
 80083fc:	9b03      	ldr	r3, [sp, #12]
 80083fe:	9302      	str	r3, [sp, #8]
 8008400:	2d00      	cmp	r5, #0
 8008402:	dd05      	ble.n	8008410 <_dtoa_r+0x9a0>
 8008404:	4639      	mov	r1, r7
 8008406:	462a      	mov	r2, r5
 8008408:	4620      	mov	r0, r4
 800840a:	f000 fb4b 	bl	8008aa4 <__lshift>
 800840e:	4607      	mov	r7, r0
 8008410:	f1b8 0f00 	cmp.w	r8, #0
 8008414:	d05b      	beq.n	80084ce <_dtoa_r+0xa5e>
 8008416:	6879      	ldr	r1, [r7, #4]
 8008418:	4620      	mov	r0, r4
 800841a:	f000 f931 	bl	8008680 <_Balloc>
 800841e:	4605      	mov	r5, r0
 8008420:	b928      	cbnz	r0, 800842e <_dtoa_r+0x9be>
 8008422:	4b87      	ldr	r3, [pc, #540]	; (8008640 <_dtoa_r+0xbd0>)
 8008424:	4602      	mov	r2, r0
 8008426:	f240 21ea 	movw	r1, #746	; 0x2ea
 800842a:	f7ff bb3b 	b.w	8007aa4 <_dtoa_r+0x34>
 800842e:	693a      	ldr	r2, [r7, #16]
 8008430:	3202      	adds	r2, #2
 8008432:	0092      	lsls	r2, r2, #2
 8008434:	f107 010c 	add.w	r1, r7, #12
 8008438:	300c      	adds	r0, #12
 800843a:	f000 f913 	bl	8008664 <memcpy>
 800843e:	2201      	movs	r2, #1
 8008440:	4629      	mov	r1, r5
 8008442:	4620      	mov	r0, r4
 8008444:	f000 fb2e 	bl	8008aa4 <__lshift>
 8008448:	9b01      	ldr	r3, [sp, #4]
 800844a:	f103 0901 	add.w	r9, r3, #1
 800844e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008452:	4413      	add	r3, r2
 8008454:	9305      	str	r3, [sp, #20]
 8008456:	f00a 0301 	and.w	r3, sl, #1
 800845a:	46b8      	mov	r8, r7
 800845c:	9304      	str	r3, [sp, #16]
 800845e:	4607      	mov	r7, r0
 8008460:	4631      	mov	r1, r6
 8008462:	ee18 0a10 	vmov	r0, s16
 8008466:	f7ff fa77 	bl	8007958 <quorem>
 800846a:	4641      	mov	r1, r8
 800846c:	9002      	str	r0, [sp, #8]
 800846e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008472:	ee18 0a10 	vmov	r0, s16
 8008476:	f000 fb85 	bl	8008b84 <__mcmp>
 800847a:	463a      	mov	r2, r7
 800847c:	9003      	str	r0, [sp, #12]
 800847e:	4631      	mov	r1, r6
 8008480:	4620      	mov	r0, r4
 8008482:	f000 fb9b 	bl	8008bbc <__mdiff>
 8008486:	68c2      	ldr	r2, [r0, #12]
 8008488:	f109 3bff 	add.w	fp, r9, #4294967295
 800848c:	4605      	mov	r5, r0
 800848e:	bb02      	cbnz	r2, 80084d2 <_dtoa_r+0xa62>
 8008490:	4601      	mov	r1, r0
 8008492:	ee18 0a10 	vmov	r0, s16
 8008496:	f000 fb75 	bl	8008b84 <__mcmp>
 800849a:	4602      	mov	r2, r0
 800849c:	4629      	mov	r1, r5
 800849e:	4620      	mov	r0, r4
 80084a0:	9207      	str	r2, [sp, #28]
 80084a2:	f000 f92d 	bl	8008700 <_Bfree>
 80084a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80084aa:	ea43 0102 	orr.w	r1, r3, r2
 80084ae:	9b04      	ldr	r3, [sp, #16]
 80084b0:	430b      	orrs	r3, r1
 80084b2:	464d      	mov	r5, r9
 80084b4:	d10f      	bne.n	80084d6 <_dtoa_r+0xa66>
 80084b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80084ba:	d02a      	beq.n	8008512 <_dtoa_r+0xaa2>
 80084bc:	9b03      	ldr	r3, [sp, #12]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	dd02      	ble.n	80084c8 <_dtoa_r+0xa58>
 80084c2:	9b02      	ldr	r3, [sp, #8]
 80084c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80084c8:	f88b a000 	strb.w	sl, [fp]
 80084cc:	e775      	b.n	80083ba <_dtoa_r+0x94a>
 80084ce:	4638      	mov	r0, r7
 80084d0:	e7ba      	b.n	8008448 <_dtoa_r+0x9d8>
 80084d2:	2201      	movs	r2, #1
 80084d4:	e7e2      	b.n	800849c <_dtoa_r+0xa2c>
 80084d6:	9b03      	ldr	r3, [sp, #12]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	db04      	blt.n	80084e6 <_dtoa_r+0xa76>
 80084dc:	9906      	ldr	r1, [sp, #24]
 80084de:	430b      	orrs	r3, r1
 80084e0:	9904      	ldr	r1, [sp, #16]
 80084e2:	430b      	orrs	r3, r1
 80084e4:	d122      	bne.n	800852c <_dtoa_r+0xabc>
 80084e6:	2a00      	cmp	r2, #0
 80084e8:	ddee      	ble.n	80084c8 <_dtoa_r+0xa58>
 80084ea:	ee18 1a10 	vmov	r1, s16
 80084ee:	2201      	movs	r2, #1
 80084f0:	4620      	mov	r0, r4
 80084f2:	f000 fad7 	bl	8008aa4 <__lshift>
 80084f6:	4631      	mov	r1, r6
 80084f8:	ee08 0a10 	vmov	s16, r0
 80084fc:	f000 fb42 	bl	8008b84 <__mcmp>
 8008500:	2800      	cmp	r0, #0
 8008502:	dc03      	bgt.n	800850c <_dtoa_r+0xa9c>
 8008504:	d1e0      	bne.n	80084c8 <_dtoa_r+0xa58>
 8008506:	f01a 0f01 	tst.w	sl, #1
 800850a:	d0dd      	beq.n	80084c8 <_dtoa_r+0xa58>
 800850c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008510:	d1d7      	bne.n	80084c2 <_dtoa_r+0xa52>
 8008512:	2339      	movs	r3, #57	; 0x39
 8008514:	f88b 3000 	strb.w	r3, [fp]
 8008518:	462b      	mov	r3, r5
 800851a:	461d      	mov	r5, r3
 800851c:	3b01      	subs	r3, #1
 800851e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008522:	2a39      	cmp	r2, #57	; 0x39
 8008524:	d071      	beq.n	800860a <_dtoa_r+0xb9a>
 8008526:	3201      	adds	r2, #1
 8008528:	701a      	strb	r2, [r3, #0]
 800852a:	e746      	b.n	80083ba <_dtoa_r+0x94a>
 800852c:	2a00      	cmp	r2, #0
 800852e:	dd07      	ble.n	8008540 <_dtoa_r+0xad0>
 8008530:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008534:	d0ed      	beq.n	8008512 <_dtoa_r+0xaa2>
 8008536:	f10a 0301 	add.w	r3, sl, #1
 800853a:	f88b 3000 	strb.w	r3, [fp]
 800853e:	e73c      	b.n	80083ba <_dtoa_r+0x94a>
 8008540:	9b05      	ldr	r3, [sp, #20]
 8008542:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008546:	4599      	cmp	r9, r3
 8008548:	d047      	beq.n	80085da <_dtoa_r+0xb6a>
 800854a:	ee18 1a10 	vmov	r1, s16
 800854e:	2300      	movs	r3, #0
 8008550:	220a      	movs	r2, #10
 8008552:	4620      	mov	r0, r4
 8008554:	f000 f8f6 	bl	8008744 <__multadd>
 8008558:	45b8      	cmp	r8, r7
 800855a:	ee08 0a10 	vmov	s16, r0
 800855e:	f04f 0300 	mov.w	r3, #0
 8008562:	f04f 020a 	mov.w	r2, #10
 8008566:	4641      	mov	r1, r8
 8008568:	4620      	mov	r0, r4
 800856a:	d106      	bne.n	800857a <_dtoa_r+0xb0a>
 800856c:	f000 f8ea 	bl	8008744 <__multadd>
 8008570:	4680      	mov	r8, r0
 8008572:	4607      	mov	r7, r0
 8008574:	f109 0901 	add.w	r9, r9, #1
 8008578:	e772      	b.n	8008460 <_dtoa_r+0x9f0>
 800857a:	f000 f8e3 	bl	8008744 <__multadd>
 800857e:	4639      	mov	r1, r7
 8008580:	4680      	mov	r8, r0
 8008582:	2300      	movs	r3, #0
 8008584:	220a      	movs	r2, #10
 8008586:	4620      	mov	r0, r4
 8008588:	f000 f8dc 	bl	8008744 <__multadd>
 800858c:	4607      	mov	r7, r0
 800858e:	e7f1      	b.n	8008574 <_dtoa_r+0xb04>
 8008590:	9b03      	ldr	r3, [sp, #12]
 8008592:	9302      	str	r3, [sp, #8]
 8008594:	9d01      	ldr	r5, [sp, #4]
 8008596:	ee18 0a10 	vmov	r0, s16
 800859a:	4631      	mov	r1, r6
 800859c:	f7ff f9dc 	bl	8007958 <quorem>
 80085a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80085a4:	9b01      	ldr	r3, [sp, #4]
 80085a6:	f805 ab01 	strb.w	sl, [r5], #1
 80085aa:	1aea      	subs	r2, r5, r3
 80085ac:	9b02      	ldr	r3, [sp, #8]
 80085ae:	4293      	cmp	r3, r2
 80085b0:	dd09      	ble.n	80085c6 <_dtoa_r+0xb56>
 80085b2:	ee18 1a10 	vmov	r1, s16
 80085b6:	2300      	movs	r3, #0
 80085b8:	220a      	movs	r2, #10
 80085ba:	4620      	mov	r0, r4
 80085bc:	f000 f8c2 	bl	8008744 <__multadd>
 80085c0:	ee08 0a10 	vmov	s16, r0
 80085c4:	e7e7      	b.n	8008596 <_dtoa_r+0xb26>
 80085c6:	9b02      	ldr	r3, [sp, #8]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	bfc8      	it	gt
 80085cc:	461d      	movgt	r5, r3
 80085ce:	9b01      	ldr	r3, [sp, #4]
 80085d0:	bfd8      	it	le
 80085d2:	2501      	movle	r5, #1
 80085d4:	441d      	add	r5, r3
 80085d6:	f04f 0800 	mov.w	r8, #0
 80085da:	ee18 1a10 	vmov	r1, s16
 80085de:	2201      	movs	r2, #1
 80085e0:	4620      	mov	r0, r4
 80085e2:	f000 fa5f 	bl	8008aa4 <__lshift>
 80085e6:	4631      	mov	r1, r6
 80085e8:	ee08 0a10 	vmov	s16, r0
 80085ec:	f000 faca 	bl	8008b84 <__mcmp>
 80085f0:	2800      	cmp	r0, #0
 80085f2:	dc91      	bgt.n	8008518 <_dtoa_r+0xaa8>
 80085f4:	d102      	bne.n	80085fc <_dtoa_r+0xb8c>
 80085f6:	f01a 0f01 	tst.w	sl, #1
 80085fa:	d18d      	bne.n	8008518 <_dtoa_r+0xaa8>
 80085fc:	462b      	mov	r3, r5
 80085fe:	461d      	mov	r5, r3
 8008600:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008604:	2a30      	cmp	r2, #48	; 0x30
 8008606:	d0fa      	beq.n	80085fe <_dtoa_r+0xb8e>
 8008608:	e6d7      	b.n	80083ba <_dtoa_r+0x94a>
 800860a:	9a01      	ldr	r2, [sp, #4]
 800860c:	429a      	cmp	r2, r3
 800860e:	d184      	bne.n	800851a <_dtoa_r+0xaaa>
 8008610:	9b00      	ldr	r3, [sp, #0]
 8008612:	3301      	adds	r3, #1
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	2331      	movs	r3, #49	; 0x31
 8008618:	7013      	strb	r3, [r2, #0]
 800861a:	e6ce      	b.n	80083ba <_dtoa_r+0x94a>
 800861c:	4b09      	ldr	r3, [pc, #36]	; (8008644 <_dtoa_r+0xbd4>)
 800861e:	f7ff ba95 	b.w	8007b4c <_dtoa_r+0xdc>
 8008622:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008624:	2b00      	cmp	r3, #0
 8008626:	f47f aa6e 	bne.w	8007b06 <_dtoa_r+0x96>
 800862a:	4b07      	ldr	r3, [pc, #28]	; (8008648 <_dtoa_r+0xbd8>)
 800862c:	f7ff ba8e 	b.w	8007b4c <_dtoa_r+0xdc>
 8008630:	9b02      	ldr	r3, [sp, #8]
 8008632:	2b00      	cmp	r3, #0
 8008634:	dcae      	bgt.n	8008594 <_dtoa_r+0xb24>
 8008636:	9b06      	ldr	r3, [sp, #24]
 8008638:	2b02      	cmp	r3, #2
 800863a:	f73f aea8 	bgt.w	800838e <_dtoa_r+0x91e>
 800863e:	e7a9      	b.n	8008594 <_dtoa_r+0xb24>
 8008640:	08009f3f 	.word	0x08009f3f
 8008644:	08009e9c 	.word	0x08009e9c
 8008648:	08009ec0 	.word	0x08009ec0

0800864c <_localeconv_r>:
 800864c:	4800      	ldr	r0, [pc, #0]	; (8008650 <_localeconv_r+0x4>)
 800864e:	4770      	bx	lr
 8008650:	20000160 	.word	0x20000160

08008654 <malloc>:
 8008654:	4b02      	ldr	r3, [pc, #8]	; (8008660 <malloc+0xc>)
 8008656:	4601      	mov	r1, r0
 8008658:	6818      	ldr	r0, [r3, #0]
 800865a:	f000 bc17 	b.w	8008e8c <_malloc_r>
 800865e:	bf00      	nop
 8008660:	2000000c 	.word	0x2000000c

08008664 <memcpy>:
 8008664:	440a      	add	r2, r1
 8008666:	4291      	cmp	r1, r2
 8008668:	f100 33ff 	add.w	r3, r0, #4294967295
 800866c:	d100      	bne.n	8008670 <memcpy+0xc>
 800866e:	4770      	bx	lr
 8008670:	b510      	push	{r4, lr}
 8008672:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008676:	f803 4f01 	strb.w	r4, [r3, #1]!
 800867a:	4291      	cmp	r1, r2
 800867c:	d1f9      	bne.n	8008672 <memcpy+0xe>
 800867e:	bd10      	pop	{r4, pc}

08008680 <_Balloc>:
 8008680:	b570      	push	{r4, r5, r6, lr}
 8008682:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008684:	4604      	mov	r4, r0
 8008686:	460d      	mov	r5, r1
 8008688:	b976      	cbnz	r6, 80086a8 <_Balloc+0x28>
 800868a:	2010      	movs	r0, #16
 800868c:	f7ff ffe2 	bl	8008654 <malloc>
 8008690:	4602      	mov	r2, r0
 8008692:	6260      	str	r0, [r4, #36]	; 0x24
 8008694:	b920      	cbnz	r0, 80086a0 <_Balloc+0x20>
 8008696:	4b18      	ldr	r3, [pc, #96]	; (80086f8 <_Balloc+0x78>)
 8008698:	4818      	ldr	r0, [pc, #96]	; (80086fc <_Balloc+0x7c>)
 800869a:	2166      	movs	r1, #102	; 0x66
 800869c:	f000 fdd6 	bl	800924c <__assert_func>
 80086a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086a4:	6006      	str	r6, [r0, #0]
 80086a6:	60c6      	str	r6, [r0, #12]
 80086a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80086aa:	68f3      	ldr	r3, [r6, #12]
 80086ac:	b183      	cbz	r3, 80086d0 <_Balloc+0x50>
 80086ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086b0:	68db      	ldr	r3, [r3, #12]
 80086b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086b6:	b9b8      	cbnz	r0, 80086e8 <_Balloc+0x68>
 80086b8:	2101      	movs	r1, #1
 80086ba:	fa01 f605 	lsl.w	r6, r1, r5
 80086be:	1d72      	adds	r2, r6, #5
 80086c0:	0092      	lsls	r2, r2, #2
 80086c2:	4620      	mov	r0, r4
 80086c4:	f000 fb60 	bl	8008d88 <_calloc_r>
 80086c8:	b160      	cbz	r0, 80086e4 <_Balloc+0x64>
 80086ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086ce:	e00e      	b.n	80086ee <_Balloc+0x6e>
 80086d0:	2221      	movs	r2, #33	; 0x21
 80086d2:	2104      	movs	r1, #4
 80086d4:	4620      	mov	r0, r4
 80086d6:	f000 fb57 	bl	8008d88 <_calloc_r>
 80086da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086dc:	60f0      	str	r0, [r6, #12]
 80086de:	68db      	ldr	r3, [r3, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d1e4      	bne.n	80086ae <_Balloc+0x2e>
 80086e4:	2000      	movs	r0, #0
 80086e6:	bd70      	pop	{r4, r5, r6, pc}
 80086e8:	6802      	ldr	r2, [r0, #0]
 80086ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086ee:	2300      	movs	r3, #0
 80086f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086f4:	e7f7      	b.n	80086e6 <_Balloc+0x66>
 80086f6:	bf00      	nop
 80086f8:	08009ecd 	.word	0x08009ecd
 80086fc:	08009f50 	.word	0x08009f50

08008700 <_Bfree>:
 8008700:	b570      	push	{r4, r5, r6, lr}
 8008702:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008704:	4605      	mov	r5, r0
 8008706:	460c      	mov	r4, r1
 8008708:	b976      	cbnz	r6, 8008728 <_Bfree+0x28>
 800870a:	2010      	movs	r0, #16
 800870c:	f7ff ffa2 	bl	8008654 <malloc>
 8008710:	4602      	mov	r2, r0
 8008712:	6268      	str	r0, [r5, #36]	; 0x24
 8008714:	b920      	cbnz	r0, 8008720 <_Bfree+0x20>
 8008716:	4b09      	ldr	r3, [pc, #36]	; (800873c <_Bfree+0x3c>)
 8008718:	4809      	ldr	r0, [pc, #36]	; (8008740 <_Bfree+0x40>)
 800871a:	218a      	movs	r1, #138	; 0x8a
 800871c:	f000 fd96 	bl	800924c <__assert_func>
 8008720:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008724:	6006      	str	r6, [r0, #0]
 8008726:	60c6      	str	r6, [r0, #12]
 8008728:	b13c      	cbz	r4, 800873a <_Bfree+0x3a>
 800872a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800872c:	6862      	ldr	r2, [r4, #4]
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008734:	6021      	str	r1, [r4, #0]
 8008736:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800873a:	bd70      	pop	{r4, r5, r6, pc}
 800873c:	08009ecd 	.word	0x08009ecd
 8008740:	08009f50 	.word	0x08009f50

08008744 <__multadd>:
 8008744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008748:	690d      	ldr	r5, [r1, #16]
 800874a:	4607      	mov	r7, r0
 800874c:	460c      	mov	r4, r1
 800874e:	461e      	mov	r6, r3
 8008750:	f101 0c14 	add.w	ip, r1, #20
 8008754:	2000      	movs	r0, #0
 8008756:	f8dc 3000 	ldr.w	r3, [ip]
 800875a:	b299      	uxth	r1, r3
 800875c:	fb02 6101 	mla	r1, r2, r1, r6
 8008760:	0c1e      	lsrs	r6, r3, #16
 8008762:	0c0b      	lsrs	r3, r1, #16
 8008764:	fb02 3306 	mla	r3, r2, r6, r3
 8008768:	b289      	uxth	r1, r1
 800876a:	3001      	adds	r0, #1
 800876c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008770:	4285      	cmp	r5, r0
 8008772:	f84c 1b04 	str.w	r1, [ip], #4
 8008776:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800877a:	dcec      	bgt.n	8008756 <__multadd+0x12>
 800877c:	b30e      	cbz	r6, 80087c2 <__multadd+0x7e>
 800877e:	68a3      	ldr	r3, [r4, #8]
 8008780:	42ab      	cmp	r3, r5
 8008782:	dc19      	bgt.n	80087b8 <__multadd+0x74>
 8008784:	6861      	ldr	r1, [r4, #4]
 8008786:	4638      	mov	r0, r7
 8008788:	3101      	adds	r1, #1
 800878a:	f7ff ff79 	bl	8008680 <_Balloc>
 800878e:	4680      	mov	r8, r0
 8008790:	b928      	cbnz	r0, 800879e <__multadd+0x5a>
 8008792:	4602      	mov	r2, r0
 8008794:	4b0c      	ldr	r3, [pc, #48]	; (80087c8 <__multadd+0x84>)
 8008796:	480d      	ldr	r0, [pc, #52]	; (80087cc <__multadd+0x88>)
 8008798:	21b5      	movs	r1, #181	; 0xb5
 800879a:	f000 fd57 	bl	800924c <__assert_func>
 800879e:	6922      	ldr	r2, [r4, #16]
 80087a0:	3202      	adds	r2, #2
 80087a2:	f104 010c 	add.w	r1, r4, #12
 80087a6:	0092      	lsls	r2, r2, #2
 80087a8:	300c      	adds	r0, #12
 80087aa:	f7ff ff5b 	bl	8008664 <memcpy>
 80087ae:	4621      	mov	r1, r4
 80087b0:	4638      	mov	r0, r7
 80087b2:	f7ff ffa5 	bl	8008700 <_Bfree>
 80087b6:	4644      	mov	r4, r8
 80087b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087bc:	3501      	adds	r5, #1
 80087be:	615e      	str	r6, [r3, #20]
 80087c0:	6125      	str	r5, [r4, #16]
 80087c2:	4620      	mov	r0, r4
 80087c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087c8:	08009f3f 	.word	0x08009f3f
 80087cc:	08009f50 	.word	0x08009f50

080087d0 <__hi0bits>:
 80087d0:	0c03      	lsrs	r3, r0, #16
 80087d2:	041b      	lsls	r3, r3, #16
 80087d4:	b9d3      	cbnz	r3, 800880c <__hi0bits+0x3c>
 80087d6:	0400      	lsls	r0, r0, #16
 80087d8:	2310      	movs	r3, #16
 80087da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80087de:	bf04      	itt	eq
 80087e0:	0200      	lsleq	r0, r0, #8
 80087e2:	3308      	addeq	r3, #8
 80087e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80087e8:	bf04      	itt	eq
 80087ea:	0100      	lsleq	r0, r0, #4
 80087ec:	3304      	addeq	r3, #4
 80087ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80087f2:	bf04      	itt	eq
 80087f4:	0080      	lsleq	r0, r0, #2
 80087f6:	3302      	addeq	r3, #2
 80087f8:	2800      	cmp	r0, #0
 80087fa:	db05      	blt.n	8008808 <__hi0bits+0x38>
 80087fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008800:	f103 0301 	add.w	r3, r3, #1
 8008804:	bf08      	it	eq
 8008806:	2320      	moveq	r3, #32
 8008808:	4618      	mov	r0, r3
 800880a:	4770      	bx	lr
 800880c:	2300      	movs	r3, #0
 800880e:	e7e4      	b.n	80087da <__hi0bits+0xa>

08008810 <__lo0bits>:
 8008810:	6803      	ldr	r3, [r0, #0]
 8008812:	f013 0207 	ands.w	r2, r3, #7
 8008816:	4601      	mov	r1, r0
 8008818:	d00b      	beq.n	8008832 <__lo0bits+0x22>
 800881a:	07da      	lsls	r2, r3, #31
 800881c:	d423      	bmi.n	8008866 <__lo0bits+0x56>
 800881e:	0798      	lsls	r0, r3, #30
 8008820:	bf49      	itett	mi
 8008822:	085b      	lsrmi	r3, r3, #1
 8008824:	089b      	lsrpl	r3, r3, #2
 8008826:	2001      	movmi	r0, #1
 8008828:	600b      	strmi	r3, [r1, #0]
 800882a:	bf5c      	itt	pl
 800882c:	600b      	strpl	r3, [r1, #0]
 800882e:	2002      	movpl	r0, #2
 8008830:	4770      	bx	lr
 8008832:	b298      	uxth	r0, r3
 8008834:	b9a8      	cbnz	r0, 8008862 <__lo0bits+0x52>
 8008836:	0c1b      	lsrs	r3, r3, #16
 8008838:	2010      	movs	r0, #16
 800883a:	b2da      	uxtb	r2, r3
 800883c:	b90a      	cbnz	r2, 8008842 <__lo0bits+0x32>
 800883e:	3008      	adds	r0, #8
 8008840:	0a1b      	lsrs	r3, r3, #8
 8008842:	071a      	lsls	r2, r3, #28
 8008844:	bf04      	itt	eq
 8008846:	091b      	lsreq	r3, r3, #4
 8008848:	3004      	addeq	r0, #4
 800884a:	079a      	lsls	r2, r3, #30
 800884c:	bf04      	itt	eq
 800884e:	089b      	lsreq	r3, r3, #2
 8008850:	3002      	addeq	r0, #2
 8008852:	07da      	lsls	r2, r3, #31
 8008854:	d403      	bmi.n	800885e <__lo0bits+0x4e>
 8008856:	085b      	lsrs	r3, r3, #1
 8008858:	f100 0001 	add.w	r0, r0, #1
 800885c:	d005      	beq.n	800886a <__lo0bits+0x5a>
 800885e:	600b      	str	r3, [r1, #0]
 8008860:	4770      	bx	lr
 8008862:	4610      	mov	r0, r2
 8008864:	e7e9      	b.n	800883a <__lo0bits+0x2a>
 8008866:	2000      	movs	r0, #0
 8008868:	4770      	bx	lr
 800886a:	2020      	movs	r0, #32
 800886c:	4770      	bx	lr
	...

08008870 <__i2b>:
 8008870:	b510      	push	{r4, lr}
 8008872:	460c      	mov	r4, r1
 8008874:	2101      	movs	r1, #1
 8008876:	f7ff ff03 	bl	8008680 <_Balloc>
 800887a:	4602      	mov	r2, r0
 800887c:	b928      	cbnz	r0, 800888a <__i2b+0x1a>
 800887e:	4b05      	ldr	r3, [pc, #20]	; (8008894 <__i2b+0x24>)
 8008880:	4805      	ldr	r0, [pc, #20]	; (8008898 <__i2b+0x28>)
 8008882:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008886:	f000 fce1 	bl	800924c <__assert_func>
 800888a:	2301      	movs	r3, #1
 800888c:	6144      	str	r4, [r0, #20]
 800888e:	6103      	str	r3, [r0, #16]
 8008890:	bd10      	pop	{r4, pc}
 8008892:	bf00      	nop
 8008894:	08009f3f 	.word	0x08009f3f
 8008898:	08009f50 	.word	0x08009f50

0800889c <__multiply>:
 800889c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088a0:	4691      	mov	r9, r2
 80088a2:	690a      	ldr	r2, [r1, #16]
 80088a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80088a8:	429a      	cmp	r2, r3
 80088aa:	bfb8      	it	lt
 80088ac:	460b      	movlt	r3, r1
 80088ae:	460c      	mov	r4, r1
 80088b0:	bfbc      	itt	lt
 80088b2:	464c      	movlt	r4, r9
 80088b4:	4699      	movlt	r9, r3
 80088b6:	6927      	ldr	r7, [r4, #16]
 80088b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80088bc:	68a3      	ldr	r3, [r4, #8]
 80088be:	6861      	ldr	r1, [r4, #4]
 80088c0:	eb07 060a 	add.w	r6, r7, sl
 80088c4:	42b3      	cmp	r3, r6
 80088c6:	b085      	sub	sp, #20
 80088c8:	bfb8      	it	lt
 80088ca:	3101      	addlt	r1, #1
 80088cc:	f7ff fed8 	bl	8008680 <_Balloc>
 80088d0:	b930      	cbnz	r0, 80088e0 <__multiply+0x44>
 80088d2:	4602      	mov	r2, r0
 80088d4:	4b44      	ldr	r3, [pc, #272]	; (80089e8 <__multiply+0x14c>)
 80088d6:	4845      	ldr	r0, [pc, #276]	; (80089ec <__multiply+0x150>)
 80088d8:	f240 115d 	movw	r1, #349	; 0x15d
 80088dc:	f000 fcb6 	bl	800924c <__assert_func>
 80088e0:	f100 0514 	add.w	r5, r0, #20
 80088e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80088e8:	462b      	mov	r3, r5
 80088ea:	2200      	movs	r2, #0
 80088ec:	4543      	cmp	r3, r8
 80088ee:	d321      	bcc.n	8008934 <__multiply+0x98>
 80088f0:	f104 0314 	add.w	r3, r4, #20
 80088f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80088f8:	f109 0314 	add.w	r3, r9, #20
 80088fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008900:	9202      	str	r2, [sp, #8]
 8008902:	1b3a      	subs	r2, r7, r4
 8008904:	3a15      	subs	r2, #21
 8008906:	f022 0203 	bic.w	r2, r2, #3
 800890a:	3204      	adds	r2, #4
 800890c:	f104 0115 	add.w	r1, r4, #21
 8008910:	428f      	cmp	r7, r1
 8008912:	bf38      	it	cc
 8008914:	2204      	movcc	r2, #4
 8008916:	9201      	str	r2, [sp, #4]
 8008918:	9a02      	ldr	r2, [sp, #8]
 800891a:	9303      	str	r3, [sp, #12]
 800891c:	429a      	cmp	r2, r3
 800891e:	d80c      	bhi.n	800893a <__multiply+0x9e>
 8008920:	2e00      	cmp	r6, #0
 8008922:	dd03      	ble.n	800892c <__multiply+0x90>
 8008924:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008928:	2b00      	cmp	r3, #0
 800892a:	d05a      	beq.n	80089e2 <__multiply+0x146>
 800892c:	6106      	str	r6, [r0, #16]
 800892e:	b005      	add	sp, #20
 8008930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008934:	f843 2b04 	str.w	r2, [r3], #4
 8008938:	e7d8      	b.n	80088ec <__multiply+0x50>
 800893a:	f8b3 a000 	ldrh.w	sl, [r3]
 800893e:	f1ba 0f00 	cmp.w	sl, #0
 8008942:	d024      	beq.n	800898e <__multiply+0xf2>
 8008944:	f104 0e14 	add.w	lr, r4, #20
 8008948:	46a9      	mov	r9, r5
 800894a:	f04f 0c00 	mov.w	ip, #0
 800894e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008952:	f8d9 1000 	ldr.w	r1, [r9]
 8008956:	fa1f fb82 	uxth.w	fp, r2
 800895a:	b289      	uxth	r1, r1
 800895c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008960:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008964:	f8d9 2000 	ldr.w	r2, [r9]
 8008968:	4461      	add	r1, ip
 800896a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800896e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008972:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008976:	b289      	uxth	r1, r1
 8008978:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800897c:	4577      	cmp	r7, lr
 800897e:	f849 1b04 	str.w	r1, [r9], #4
 8008982:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008986:	d8e2      	bhi.n	800894e <__multiply+0xb2>
 8008988:	9a01      	ldr	r2, [sp, #4]
 800898a:	f845 c002 	str.w	ip, [r5, r2]
 800898e:	9a03      	ldr	r2, [sp, #12]
 8008990:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008994:	3304      	adds	r3, #4
 8008996:	f1b9 0f00 	cmp.w	r9, #0
 800899a:	d020      	beq.n	80089de <__multiply+0x142>
 800899c:	6829      	ldr	r1, [r5, #0]
 800899e:	f104 0c14 	add.w	ip, r4, #20
 80089a2:	46ae      	mov	lr, r5
 80089a4:	f04f 0a00 	mov.w	sl, #0
 80089a8:	f8bc b000 	ldrh.w	fp, [ip]
 80089ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80089b0:	fb09 220b 	mla	r2, r9, fp, r2
 80089b4:	4492      	add	sl, r2
 80089b6:	b289      	uxth	r1, r1
 80089b8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80089bc:	f84e 1b04 	str.w	r1, [lr], #4
 80089c0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80089c4:	f8be 1000 	ldrh.w	r1, [lr]
 80089c8:	0c12      	lsrs	r2, r2, #16
 80089ca:	fb09 1102 	mla	r1, r9, r2, r1
 80089ce:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80089d2:	4567      	cmp	r7, ip
 80089d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80089d8:	d8e6      	bhi.n	80089a8 <__multiply+0x10c>
 80089da:	9a01      	ldr	r2, [sp, #4]
 80089dc:	50a9      	str	r1, [r5, r2]
 80089de:	3504      	adds	r5, #4
 80089e0:	e79a      	b.n	8008918 <__multiply+0x7c>
 80089e2:	3e01      	subs	r6, #1
 80089e4:	e79c      	b.n	8008920 <__multiply+0x84>
 80089e6:	bf00      	nop
 80089e8:	08009f3f 	.word	0x08009f3f
 80089ec:	08009f50 	.word	0x08009f50

080089f0 <__pow5mult>:
 80089f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089f4:	4615      	mov	r5, r2
 80089f6:	f012 0203 	ands.w	r2, r2, #3
 80089fa:	4606      	mov	r6, r0
 80089fc:	460f      	mov	r7, r1
 80089fe:	d007      	beq.n	8008a10 <__pow5mult+0x20>
 8008a00:	4c25      	ldr	r4, [pc, #148]	; (8008a98 <__pow5mult+0xa8>)
 8008a02:	3a01      	subs	r2, #1
 8008a04:	2300      	movs	r3, #0
 8008a06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a0a:	f7ff fe9b 	bl	8008744 <__multadd>
 8008a0e:	4607      	mov	r7, r0
 8008a10:	10ad      	asrs	r5, r5, #2
 8008a12:	d03d      	beq.n	8008a90 <__pow5mult+0xa0>
 8008a14:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008a16:	b97c      	cbnz	r4, 8008a38 <__pow5mult+0x48>
 8008a18:	2010      	movs	r0, #16
 8008a1a:	f7ff fe1b 	bl	8008654 <malloc>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	6270      	str	r0, [r6, #36]	; 0x24
 8008a22:	b928      	cbnz	r0, 8008a30 <__pow5mult+0x40>
 8008a24:	4b1d      	ldr	r3, [pc, #116]	; (8008a9c <__pow5mult+0xac>)
 8008a26:	481e      	ldr	r0, [pc, #120]	; (8008aa0 <__pow5mult+0xb0>)
 8008a28:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008a2c:	f000 fc0e 	bl	800924c <__assert_func>
 8008a30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a34:	6004      	str	r4, [r0, #0]
 8008a36:	60c4      	str	r4, [r0, #12]
 8008a38:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008a3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a40:	b94c      	cbnz	r4, 8008a56 <__pow5mult+0x66>
 8008a42:	f240 2171 	movw	r1, #625	; 0x271
 8008a46:	4630      	mov	r0, r6
 8008a48:	f7ff ff12 	bl	8008870 <__i2b>
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a52:	4604      	mov	r4, r0
 8008a54:	6003      	str	r3, [r0, #0]
 8008a56:	f04f 0900 	mov.w	r9, #0
 8008a5a:	07eb      	lsls	r3, r5, #31
 8008a5c:	d50a      	bpl.n	8008a74 <__pow5mult+0x84>
 8008a5e:	4639      	mov	r1, r7
 8008a60:	4622      	mov	r2, r4
 8008a62:	4630      	mov	r0, r6
 8008a64:	f7ff ff1a 	bl	800889c <__multiply>
 8008a68:	4639      	mov	r1, r7
 8008a6a:	4680      	mov	r8, r0
 8008a6c:	4630      	mov	r0, r6
 8008a6e:	f7ff fe47 	bl	8008700 <_Bfree>
 8008a72:	4647      	mov	r7, r8
 8008a74:	106d      	asrs	r5, r5, #1
 8008a76:	d00b      	beq.n	8008a90 <__pow5mult+0xa0>
 8008a78:	6820      	ldr	r0, [r4, #0]
 8008a7a:	b938      	cbnz	r0, 8008a8c <__pow5mult+0x9c>
 8008a7c:	4622      	mov	r2, r4
 8008a7e:	4621      	mov	r1, r4
 8008a80:	4630      	mov	r0, r6
 8008a82:	f7ff ff0b 	bl	800889c <__multiply>
 8008a86:	6020      	str	r0, [r4, #0]
 8008a88:	f8c0 9000 	str.w	r9, [r0]
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	e7e4      	b.n	8008a5a <__pow5mult+0x6a>
 8008a90:	4638      	mov	r0, r7
 8008a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a96:	bf00      	nop
 8008a98:	0800a0a0 	.word	0x0800a0a0
 8008a9c:	08009ecd 	.word	0x08009ecd
 8008aa0:	08009f50 	.word	0x08009f50

08008aa4 <__lshift>:
 8008aa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aa8:	460c      	mov	r4, r1
 8008aaa:	6849      	ldr	r1, [r1, #4]
 8008aac:	6923      	ldr	r3, [r4, #16]
 8008aae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ab2:	68a3      	ldr	r3, [r4, #8]
 8008ab4:	4607      	mov	r7, r0
 8008ab6:	4691      	mov	r9, r2
 8008ab8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008abc:	f108 0601 	add.w	r6, r8, #1
 8008ac0:	42b3      	cmp	r3, r6
 8008ac2:	db0b      	blt.n	8008adc <__lshift+0x38>
 8008ac4:	4638      	mov	r0, r7
 8008ac6:	f7ff fddb 	bl	8008680 <_Balloc>
 8008aca:	4605      	mov	r5, r0
 8008acc:	b948      	cbnz	r0, 8008ae2 <__lshift+0x3e>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	4b2a      	ldr	r3, [pc, #168]	; (8008b7c <__lshift+0xd8>)
 8008ad2:	482b      	ldr	r0, [pc, #172]	; (8008b80 <__lshift+0xdc>)
 8008ad4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008ad8:	f000 fbb8 	bl	800924c <__assert_func>
 8008adc:	3101      	adds	r1, #1
 8008ade:	005b      	lsls	r3, r3, #1
 8008ae0:	e7ee      	b.n	8008ac0 <__lshift+0x1c>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	f100 0114 	add.w	r1, r0, #20
 8008ae8:	f100 0210 	add.w	r2, r0, #16
 8008aec:	4618      	mov	r0, r3
 8008aee:	4553      	cmp	r3, sl
 8008af0:	db37      	blt.n	8008b62 <__lshift+0xbe>
 8008af2:	6920      	ldr	r0, [r4, #16]
 8008af4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008af8:	f104 0314 	add.w	r3, r4, #20
 8008afc:	f019 091f 	ands.w	r9, r9, #31
 8008b00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b04:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008b08:	d02f      	beq.n	8008b6a <__lshift+0xc6>
 8008b0a:	f1c9 0e20 	rsb	lr, r9, #32
 8008b0e:	468a      	mov	sl, r1
 8008b10:	f04f 0c00 	mov.w	ip, #0
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	fa02 f209 	lsl.w	r2, r2, r9
 8008b1a:	ea42 020c 	orr.w	r2, r2, ip
 8008b1e:	f84a 2b04 	str.w	r2, [sl], #4
 8008b22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b26:	4298      	cmp	r0, r3
 8008b28:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008b2c:	d8f2      	bhi.n	8008b14 <__lshift+0x70>
 8008b2e:	1b03      	subs	r3, r0, r4
 8008b30:	3b15      	subs	r3, #21
 8008b32:	f023 0303 	bic.w	r3, r3, #3
 8008b36:	3304      	adds	r3, #4
 8008b38:	f104 0215 	add.w	r2, r4, #21
 8008b3c:	4290      	cmp	r0, r2
 8008b3e:	bf38      	it	cc
 8008b40:	2304      	movcc	r3, #4
 8008b42:	f841 c003 	str.w	ip, [r1, r3]
 8008b46:	f1bc 0f00 	cmp.w	ip, #0
 8008b4a:	d001      	beq.n	8008b50 <__lshift+0xac>
 8008b4c:	f108 0602 	add.w	r6, r8, #2
 8008b50:	3e01      	subs	r6, #1
 8008b52:	4638      	mov	r0, r7
 8008b54:	612e      	str	r6, [r5, #16]
 8008b56:	4621      	mov	r1, r4
 8008b58:	f7ff fdd2 	bl	8008700 <_Bfree>
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b62:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b66:	3301      	adds	r3, #1
 8008b68:	e7c1      	b.n	8008aee <__lshift+0x4a>
 8008b6a:	3904      	subs	r1, #4
 8008b6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b70:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b74:	4298      	cmp	r0, r3
 8008b76:	d8f9      	bhi.n	8008b6c <__lshift+0xc8>
 8008b78:	e7ea      	b.n	8008b50 <__lshift+0xac>
 8008b7a:	bf00      	nop
 8008b7c:	08009f3f 	.word	0x08009f3f
 8008b80:	08009f50 	.word	0x08009f50

08008b84 <__mcmp>:
 8008b84:	b530      	push	{r4, r5, lr}
 8008b86:	6902      	ldr	r2, [r0, #16]
 8008b88:	690c      	ldr	r4, [r1, #16]
 8008b8a:	1b12      	subs	r2, r2, r4
 8008b8c:	d10e      	bne.n	8008bac <__mcmp+0x28>
 8008b8e:	f100 0314 	add.w	r3, r0, #20
 8008b92:	3114      	adds	r1, #20
 8008b94:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008b98:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008b9c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ba0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ba4:	42a5      	cmp	r5, r4
 8008ba6:	d003      	beq.n	8008bb0 <__mcmp+0x2c>
 8008ba8:	d305      	bcc.n	8008bb6 <__mcmp+0x32>
 8008baa:	2201      	movs	r2, #1
 8008bac:	4610      	mov	r0, r2
 8008bae:	bd30      	pop	{r4, r5, pc}
 8008bb0:	4283      	cmp	r3, r0
 8008bb2:	d3f3      	bcc.n	8008b9c <__mcmp+0x18>
 8008bb4:	e7fa      	b.n	8008bac <__mcmp+0x28>
 8008bb6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bba:	e7f7      	b.n	8008bac <__mcmp+0x28>

08008bbc <__mdiff>:
 8008bbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc0:	460c      	mov	r4, r1
 8008bc2:	4606      	mov	r6, r0
 8008bc4:	4611      	mov	r1, r2
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	4690      	mov	r8, r2
 8008bca:	f7ff ffdb 	bl	8008b84 <__mcmp>
 8008bce:	1e05      	subs	r5, r0, #0
 8008bd0:	d110      	bne.n	8008bf4 <__mdiff+0x38>
 8008bd2:	4629      	mov	r1, r5
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	f7ff fd53 	bl	8008680 <_Balloc>
 8008bda:	b930      	cbnz	r0, 8008bea <__mdiff+0x2e>
 8008bdc:	4b3a      	ldr	r3, [pc, #232]	; (8008cc8 <__mdiff+0x10c>)
 8008bde:	4602      	mov	r2, r0
 8008be0:	f240 2132 	movw	r1, #562	; 0x232
 8008be4:	4839      	ldr	r0, [pc, #228]	; (8008ccc <__mdiff+0x110>)
 8008be6:	f000 fb31 	bl	800924c <__assert_func>
 8008bea:	2301      	movs	r3, #1
 8008bec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008bf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf4:	bfa4      	itt	ge
 8008bf6:	4643      	movge	r3, r8
 8008bf8:	46a0      	movge	r8, r4
 8008bfa:	4630      	mov	r0, r6
 8008bfc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008c00:	bfa6      	itte	ge
 8008c02:	461c      	movge	r4, r3
 8008c04:	2500      	movge	r5, #0
 8008c06:	2501      	movlt	r5, #1
 8008c08:	f7ff fd3a 	bl	8008680 <_Balloc>
 8008c0c:	b920      	cbnz	r0, 8008c18 <__mdiff+0x5c>
 8008c0e:	4b2e      	ldr	r3, [pc, #184]	; (8008cc8 <__mdiff+0x10c>)
 8008c10:	4602      	mov	r2, r0
 8008c12:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008c16:	e7e5      	b.n	8008be4 <__mdiff+0x28>
 8008c18:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008c1c:	6926      	ldr	r6, [r4, #16]
 8008c1e:	60c5      	str	r5, [r0, #12]
 8008c20:	f104 0914 	add.w	r9, r4, #20
 8008c24:	f108 0514 	add.w	r5, r8, #20
 8008c28:	f100 0e14 	add.w	lr, r0, #20
 8008c2c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008c30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008c34:	f108 0210 	add.w	r2, r8, #16
 8008c38:	46f2      	mov	sl, lr
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008c40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008c44:	fa1f f883 	uxth.w	r8, r3
 8008c48:	fa11 f18b 	uxtah	r1, r1, fp
 8008c4c:	0c1b      	lsrs	r3, r3, #16
 8008c4e:	eba1 0808 	sub.w	r8, r1, r8
 8008c52:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008c56:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008c5a:	fa1f f888 	uxth.w	r8, r8
 8008c5e:	1419      	asrs	r1, r3, #16
 8008c60:	454e      	cmp	r6, r9
 8008c62:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008c66:	f84a 3b04 	str.w	r3, [sl], #4
 8008c6a:	d8e7      	bhi.n	8008c3c <__mdiff+0x80>
 8008c6c:	1b33      	subs	r3, r6, r4
 8008c6e:	3b15      	subs	r3, #21
 8008c70:	f023 0303 	bic.w	r3, r3, #3
 8008c74:	3304      	adds	r3, #4
 8008c76:	3415      	adds	r4, #21
 8008c78:	42a6      	cmp	r6, r4
 8008c7a:	bf38      	it	cc
 8008c7c:	2304      	movcc	r3, #4
 8008c7e:	441d      	add	r5, r3
 8008c80:	4473      	add	r3, lr
 8008c82:	469e      	mov	lr, r3
 8008c84:	462e      	mov	r6, r5
 8008c86:	4566      	cmp	r6, ip
 8008c88:	d30e      	bcc.n	8008ca8 <__mdiff+0xec>
 8008c8a:	f10c 0203 	add.w	r2, ip, #3
 8008c8e:	1b52      	subs	r2, r2, r5
 8008c90:	f022 0203 	bic.w	r2, r2, #3
 8008c94:	3d03      	subs	r5, #3
 8008c96:	45ac      	cmp	ip, r5
 8008c98:	bf38      	it	cc
 8008c9a:	2200      	movcc	r2, #0
 8008c9c:	441a      	add	r2, r3
 8008c9e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008ca2:	b17b      	cbz	r3, 8008cc4 <__mdiff+0x108>
 8008ca4:	6107      	str	r7, [r0, #16]
 8008ca6:	e7a3      	b.n	8008bf0 <__mdiff+0x34>
 8008ca8:	f856 8b04 	ldr.w	r8, [r6], #4
 8008cac:	fa11 f288 	uxtah	r2, r1, r8
 8008cb0:	1414      	asrs	r4, r2, #16
 8008cb2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008cb6:	b292      	uxth	r2, r2
 8008cb8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008cbc:	f84e 2b04 	str.w	r2, [lr], #4
 8008cc0:	1421      	asrs	r1, r4, #16
 8008cc2:	e7e0      	b.n	8008c86 <__mdiff+0xca>
 8008cc4:	3f01      	subs	r7, #1
 8008cc6:	e7ea      	b.n	8008c9e <__mdiff+0xe2>
 8008cc8:	08009f3f 	.word	0x08009f3f
 8008ccc:	08009f50 	.word	0x08009f50

08008cd0 <__d2b>:
 8008cd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008cd4:	4689      	mov	r9, r1
 8008cd6:	2101      	movs	r1, #1
 8008cd8:	ec57 6b10 	vmov	r6, r7, d0
 8008cdc:	4690      	mov	r8, r2
 8008cde:	f7ff fccf 	bl	8008680 <_Balloc>
 8008ce2:	4604      	mov	r4, r0
 8008ce4:	b930      	cbnz	r0, 8008cf4 <__d2b+0x24>
 8008ce6:	4602      	mov	r2, r0
 8008ce8:	4b25      	ldr	r3, [pc, #148]	; (8008d80 <__d2b+0xb0>)
 8008cea:	4826      	ldr	r0, [pc, #152]	; (8008d84 <__d2b+0xb4>)
 8008cec:	f240 310a 	movw	r1, #778	; 0x30a
 8008cf0:	f000 faac 	bl	800924c <__assert_func>
 8008cf4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008cf8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008cfc:	bb35      	cbnz	r5, 8008d4c <__d2b+0x7c>
 8008cfe:	2e00      	cmp	r6, #0
 8008d00:	9301      	str	r3, [sp, #4]
 8008d02:	d028      	beq.n	8008d56 <__d2b+0x86>
 8008d04:	4668      	mov	r0, sp
 8008d06:	9600      	str	r6, [sp, #0]
 8008d08:	f7ff fd82 	bl	8008810 <__lo0bits>
 8008d0c:	9900      	ldr	r1, [sp, #0]
 8008d0e:	b300      	cbz	r0, 8008d52 <__d2b+0x82>
 8008d10:	9a01      	ldr	r2, [sp, #4]
 8008d12:	f1c0 0320 	rsb	r3, r0, #32
 8008d16:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1a:	430b      	orrs	r3, r1
 8008d1c:	40c2      	lsrs	r2, r0
 8008d1e:	6163      	str	r3, [r4, #20]
 8008d20:	9201      	str	r2, [sp, #4]
 8008d22:	9b01      	ldr	r3, [sp, #4]
 8008d24:	61a3      	str	r3, [r4, #24]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	bf14      	ite	ne
 8008d2a:	2202      	movne	r2, #2
 8008d2c:	2201      	moveq	r2, #1
 8008d2e:	6122      	str	r2, [r4, #16]
 8008d30:	b1d5      	cbz	r5, 8008d68 <__d2b+0x98>
 8008d32:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008d36:	4405      	add	r5, r0
 8008d38:	f8c9 5000 	str.w	r5, [r9]
 8008d3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008d40:	f8c8 0000 	str.w	r0, [r8]
 8008d44:	4620      	mov	r0, r4
 8008d46:	b003      	add	sp, #12
 8008d48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008d50:	e7d5      	b.n	8008cfe <__d2b+0x2e>
 8008d52:	6161      	str	r1, [r4, #20]
 8008d54:	e7e5      	b.n	8008d22 <__d2b+0x52>
 8008d56:	a801      	add	r0, sp, #4
 8008d58:	f7ff fd5a 	bl	8008810 <__lo0bits>
 8008d5c:	9b01      	ldr	r3, [sp, #4]
 8008d5e:	6163      	str	r3, [r4, #20]
 8008d60:	2201      	movs	r2, #1
 8008d62:	6122      	str	r2, [r4, #16]
 8008d64:	3020      	adds	r0, #32
 8008d66:	e7e3      	b.n	8008d30 <__d2b+0x60>
 8008d68:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d6c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008d70:	f8c9 0000 	str.w	r0, [r9]
 8008d74:	6918      	ldr	r0, [r3, #16]
 8008d76:	f7ff fd2b 	bl	80087d0 <__hi0bits>
 8008d7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d7e:	e7df      	b.n	8008d40 <__d2b+0x70>
 8008d80:	08009f3f 	.word	0x08009f3f
 8008d84:	08009f50 	.word	0x08009f50

08008d88 <_calloc_r>:
 8008d88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d8a:	fba1 2402 	umull	r2, r4, r1, r2
 8008d8e:	b94c      	cbnz	r4, 8008da4 <_calloc_r+0x1c>
 8008d90:	4611      	mov	r1, r2
 8008d92:	9201      	str	r2, [sp, #4]
 8008d94:	f000 f87a 	bl	8008e8c <_malloc_r>
 8008d98:	9a01      	ldr	r2, [sp, #4]
 8008d9a:	4605      	mov	r5, r0
 8008d9c:	b930      	cbnz	r0, 8008dac <_calloc_r+0x24>
 8008d9e:	4628      	mov	r0, r5
 8008da0:	b003      	add	sp, #12
 8008da2:	bd30      	pop	{r4, r5, pc}
 8008da4:	220c      	movs	r2, #12
 8008da6:	6002      	str	r2, [r0, #0]
 8008da8:	2500      	movs	r5, #0
 8008daa:	e7f8      	b.n	8008d9e <_calloc_r+0x16>
 8008dac:	4621      	mov	r1, r4
 8008dae:	f7fe f92d 	bl	800700c <memset>
 8008db2:	e7f4      	b.n	8008d9e <_calloc_r+0x16>

08008db4 <_free_r>:
 8008db4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008db6:	2900      	cmp	r1, #0
 8008db8:	d044      	beq.n	8008e44 <_free_r+0x90>
 8008dba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008dbe:	9001      	str	r0, [sp, #4]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	f1a1 0404 	sub.w	r4, r1, #4
 8008dc6:	bfb8      	it	lt
 8008dc8:	18e4      	addlt	r4, r4, r3
 8008dca:	f000 fa9b 	bl	8009304 <__malloc_lock>
 8008dce:	4a1e      	ldr	r2, [pc, #120]	; (8008e48 <_free_r+0x94>)
 8008dd0:	9801      	ldr	r0, [sp, #4]
 8008dd2:	6813      	ldr	r3, [r2, #0]
 8008dd4:	b933      	cbnz	r3, 8008de4 <_free_r+0x30>
 8008dd6:	6063      	str	r3, [r4, #4]
 8008dd8:	6014      	str	r4, [r2, #0]
 8008dda:	b003      	add	sp, #12
 8008ddc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008de0:	f000 ba96 	b.w	8009310 <__malloc_unlock>
 8008de4:	42a3      	cmp	r3, r4
 8008de6:	d908      	bls.n	8008dfa <_free_r+0x46>
 8008de8:	6825      	ldr	r5, [r4, #0]
 8008dea:	1961      	adds	r1, r4, r5
 8008dec:	428b      	cmp	r3, r1
 8008dee:	bf01      	itttt	eq
 8008df0:	6819      	ldreq	r1, [r3, #0]
 8008df2:	685b      	ldreq	r3, [r3, #4]
 8008df4:	1949      	addeq	r1, r1, r5
 8008df6:	6021      	streq	r1, [r4, #0]
 8008df8:	e7ed      	b.n	8008dd6 <_free_r+0x22>
 8008dfa:	461a      	mov	r2, r3
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	b10b      	cbz	r3, 8008e04 <_free_r+0x50>
 8008e00:	42a3      	cmp	r3, r4
 8008e02:	d9fa      	bls.n	8008dfa <_free_r+0x46>
 8008e04:	6811      	ldr	r1, [r2, #0]
 8008e06:	1855      	adds	r5, r2, r1
 8008e08:	42a5      	cmp	r5, r4
 8008e0a:	d10b      	bne.n	8008e24 <_free_r+0x70>
 8008e0c:	6824      	ldr	r4, [r4, #0]
 8008e0e:	4421      	add	r1, r4
 8008e10:	1854      	adds	r4, r2, r1
 8008e12:	42a3      	cmp	r3, r4
 8008e14:	6011      	str	r1, [r2, #0]
 8008e16:	d1e0      	bne.n	8008dda <_free_r+0x26>
 8008e18:	681c      	ldr	r4, [r3, #0]
 8008e1a:	685b      	ldr	r3, [r3, #4]
 8008e1c:	6053      	str	r3, [r2, #4]
 8008e1e:	4421      	add	r1, r4
 8008e20:	6011      	str	r1, [r2, #0]
 8008e22:	e7da      	b.n	8008dda <_free_r+0x26>
 8008e24:	d902      	bls.n	8008e2c <_free_r+0x78>
 8008e26:	230c      	movs	r3, #12
 8008e28:	6003      	str	r3, [r0, #0]
 8008e2a:	e7d6      	b.n	8008dda <_free_r+0x26>
 8008e2c:	6825      	ldr	r5, [r4, #0]
 8008e2e:	1961      	adds	r1, r4, r5
 8008e30:	428b      	cmp	r3, r1
 8008e32:	bf04      	itt	eq
 8008e34:	6819      	ldreq	r1, [r3, #0]
 8008e36:	685b      	ldreq	r3, [r3, #4]
 8008e38:	6063      	str	r3, [r4, #4]
 8008e3a:	bf04      	itt	eq
 8008e3c:	1949      	addeq	r1, r1, r5
 8008e3e:	6021      	streq	r1, [r4, #0]
 8008e40:	6054      	str	r4, [r2, #4]
 8008e42:	e7ca      	b.n	8008dda <_free_r+0x26>
 8008e44:	b003      	add	sp, #12
 8008e46:	bd30      	pop	{r4, r5, pc}
 8008e48:	200009d4 	.word	0x200009d4

08008e4c <sbrk_aligned>:
 8008e4c:	b570      	push	{r4, r5, r6, lr}
 8008e4e:	4e0e      	ldr	r6, [pc, #56]	; (8008e88 <sbrk_aligned+0x3c>)
 8008e50:	460c      	mov	r4, r1
 8008e52:	6831      	ldr	r1, [r6, #0]
 8008e54:	4605      	mov	r5, r0
 8008e56:	b911      	cbnz	r1, 8008e5e <sbrk_aligned+0x12>
 8008e58:	f000 f9e8 	bl	800922c <_sbrk_r>
 8008e5c:	6030      	str	r0, [r6, #0]
 8008e5e:	4621      	mov	r1, r4
 8008e60:	4628      	mov	r0, r5
 8008e62:	f000 f9e3 	bl	800922c <_sbrk_r>
 8008e66:	1c43      	adds	r3, r0, #1
 8008e68:	d00a      	beq.n	8008e80 <sbrk_aligned+0x34>
 8008e6a:	1cc4      	adds	r4, r0, #3
 8008e6c:	f024 0403 	bic.w	r4, r4, #3
 8008e70:	42a0      	cmp	r0, r4
 8008e72:	d007      	beq.n	8008e84 <sbrk_aligned+0x38>
 8008e74:	1a21      	subs	r1, r4, r0
 8008e76:	4628      	mov	r0, r5
 8008e78:	f000 f9d8 	bl	800922c <_sbrk_r>
 8008e7c:	3001      	adds	r0, #1
 8008e7e:	d101      	bne.n	8008e84 <sbrk_aligned+0x38>
 8008e80:	f04f 34ff 	mov.w	r4, #4294967295
 8008e84:	4620      	mov	r0, r4
 8008e86:	bd70      	pop	{r4, r5, r6, pc}
 8008e88:	200009d8 	.word	0x200009d8

08008e8c <_malloc_r>:
 8008e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e90:	1ccd      	adds	r5, r1, #3
 8008e92:	f025 0503 	bic.w	r5, r5, #3
 8008e96:	3508      	adds	r5, #8
 8008e98:	2d0c      	cmp	r5, #12
 8008e9a:	bf38      	it	cc
 8008e9c:	250c      	movcc	r5, #12
 8008e9e:	2d00      	cmp	r5, #0
 8008ea0:	4607      	mov	r7, r0
 8008ea2:	db01      	blt.n	8008ea8 <_malloc_r+0x1c>
 8008ea4:	42a9      	cmp	r1, r5
 8008ea6:	d905      	bls.n	8008eb4 <_malloc_r+0x28>
 8008ea8:	230c      	movs	r3, #12
 8008eaa:	603b      	str	r3, [r7, #0]
 8008eac:	2600      	movs	r6, #0
 8008eae:	4630      	mov	r0, r6
 8008eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eb4:	4e2e      	ldr	r6, [pc, #184]	; (8008f70 <_malloc_r+0xe4>)
 8008eb6:	f000 fa25 	bl	8009304 <__malloc_lock>
 8008eba:	6833      	ldr	r3, [r6, #0]
 8008ebc:	461c      	mov	r4, r3
 8008ebe:	bb34      	cbnz	r4, 8008f0e <_malloc_r+0x82>
 8008ec0:	4629      	mov	r1, r5
 8008ec2:	4638      	mov	r0, r7
 8008ec4:	f7ff ffc2 	bl	8008e4c <sbrk_aligned>
 8008ec8:	1c43      	adds	r3, r0, #1
 8008eca:	4604      	mov	r4, r0
 8008ecc:	d14d      	bne.n	8008f6a <_malloc_r+0xde>
 8008ece:	6834      	ldr	r4, [r6, #0]
 8008ed0:	4626      	mov	r6, r4
 8008ed2:	2e00      	cmp	r6, #0
 8008ed4:	d140      	bne.n	8008f58 <_malloc_r+0xcc>
 8008ed6:	6823      	ldr	r3, [r4, #0]
 8008ed8:	4631      	mov	r1, r6
 8008eda:	4638      	mov	r0, r7
 8008edc:	eb04 0803 	add.w	r8, r4, r3
 8008ee0:	f000 f9a4 	bl	800922c <_sbrk_r>
 8008ee4:	4580      	cmp	r8, r0
 8008ee6:	d13a      	bne.n	8008f5e <_malloc_r+0xd2>
 8008ee8:	6821      	ldr	r1, [r4, #0]
 8008eea:	3503      	adds	r5, #3
 8008eec:	1a6d      	subs	r5, r5, r1
 8008eee:	f025 0503 	bic.w	r5, r5, #3
 8008ef2:	3508      	adds	r5, #8
 8008ef4:	2d0c      	cmp	r5, #12
 8008ef6:	bf38      	it	cc
 8008ef8:	250c      	movcc	r5, #12
 8008efa:	4629      	mov	r1, r5
 8008efc:	4638      	mov	r0, r7
 8008efe:	f7ff ffa5 	bl	8008e4c <sbrk_aligned>
 8008f02:	3001      	adds	r0, #1
 8008f04:	d02b      	beq.n	8008f5e <_malloc_r+0xd2>
 8008f06:	6823      	ldr	r3, [r4, #0]
 8008f08:	442b      	add	r3, r5
 8008f0a:	6023      	str	r3, [r4, #0]
 8008f0c:	e00e      	b.n	8008f2c <_malloc_r+0xa0>
 8008f0e:	6822      	ldr	r2, [r4, #0]
 8008f10:	1b52      	subs	r2, r2, r5
 8008f12:	d41e      	bmi.n	8008f52 <_malloc_r+0xc6>
 8008f14:	2a0b      	cmp	r2, #11
 8008f16:	d916      	bls.n	8008f46 <_malloc_r+0xba>
 8008f18:	1961      	adds	r1, r4, r5
 8008f1a:	42a3      	cmp	r3, r4
 8008f1c:	6025      	str	r5, [r4, #0]
 8008f1e:	bf18      	it	ne
 8008f20:	6059      	strne	r1, [r3, #4]
 8008f22:	6863      	ldr	r3, [r4, #4]
 8008f24:	bf08      	it	eq
 8008f26:	6031      	streq	r1, [r6, #0]
 8008f28:	5162      	str	r2, [r4, r5]
 8008f2a:	604b      	str	r3, [r1, #4]
 8008f2c:	4638      	mov	r0, r7
 8008f2e:	f104 060b 	add.w	r6, r4, #11
 8008f32:	f000 f9ed 	bl	8009310 <__malloc_unlock>
 8008f36:	f026 0607 	bic.w	r6, r6, #7
 8008f3a:	1d23      	adds	r3, r4, #4
 8008f3c:	1af2      	subs	r2, r6, r3
 8008f3e:	d0b6      	beq.n	8008eae <_malloc_r+0x22>
 8008f40:	1b9b      	subs	r3, r3, r6
 8008f42:	50a3      	str	r3, [r4, r2]
 8008f44:	e7b3      	b.n	8008eae <_malloc_r+0x22>
 8008f46:	6862      	ldr	r2, [r4, #4]
 8008f48:	42a3      	cmp	r3, r4
 8008f4a:	bf0c      	ite	eq
 8008f4c:	6032      	streq	r2, [r6, #0]
 8008f4e:	605a      	strne	r2, [r3, #4]
 8008f50:	e7ec      	b.n	8008f2c <_malloc_r+0xa0>
 8008f52:	4623      	mov	r3, r4
 8008f54:	6864      	ldr	r4, [r4, #4]
 8008f56:	e7b2      	b.n	8008ebe <_malloc_r+0x32>
 8008f58:	4634      	mov	r4, r6
 8008f5a:	6876      	ldr	r6, [r6, #4]
 8008f5c:	e7b9      	b.n	8008ed2 <_malloc_r+0x46>
 8008f5e:	230c      	movs	r3, #12
 8008f60:	603b      	str	r3, [r7, #0]
 8008f62:	4638      	mov	r0, r7
 8008f64:	f000 f9d4 	bl	8009310 <__malloc_unlock>
 8008f68:	e7a1      	b.n	8008eae <_malloc_r+0x22>
 8008f6a:	6025      	str	r5, [r4, #0]
 8008f6c:	e7de      	b.n	8008f2c <_malloc_r+0xa0>
 8008f6e:	bf00      	nop
 8008f70:	200009d4 	.word	0x200009d4

08008f74 <__ssputs_r>:
 8008f74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f78:	688e      	ldr	r6, [r1, #8]
 8008f7a:	429e      	cmp	r6, r3
 8008f7c:	4682      	mov	sl, r0
 8008f7e:	460c      	mov	r4, r1
 8008f80:	4690      	mov	r8, r2
 8008f82:	461f      	mov	r7, r3
 8008f84:	d838      	bhi.n	8008ff8 <__ssputs_r+0x84>
 8008f86:	898a      	ldrh	r2, [r1, #12]
 8008f88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f8c:	d032      	beq.n	8008ff4 <__ssputs_r+0x80>
 8008f8e:	6825      	ldr	r5, [r4, #0]
 8008f90:	6909      	ldr	r1, [r1, #16]
 8008f92:	eba5 0901 	sub.w	r9, r5, r1
 8008f96:	6965      	ldr	r5, [r4, #20]
 8008f98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	444b      	add	r3, r9
 8008fa4:	106d      	asrs	r5, r5, #1
 8008fa6:	429d      	cmp	r5, r3
 8008fa8:	bf38      	it	cc
 8008faa:	461d      	movcc	r5, r3
 8008fac:	0553      	lsls	r3, r2, #21
 8008fae:	d531      	bpl.n	8009014 <__ssputs_r+0xa0>
 8008fb0:	4629      	mov	r1, r5
 8008fb2:	f7ff ff6b 	bl	8008e8c <_malloc_r>
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	b950      	cbnz	r0, 8008fd0 <__ssputs_r+0x5c>
 8008fba:	230c      	movs	r3, #12
 8008fbc:	f8ca 3000 	str.w	r3, [sl]
 8008fc0:	89a3      	ldrh	r3, [r4, #12]
 8008fc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fc6:	81a3      	strh	r3, [r4, #12]
 8008fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fd0:	6921      	ldr	r1, [r4, #16]
 8008fd2:	464a      	mov	r2, r9
 8008fd4:	f7ff fb46 	bl	8008664 <memcpy>
 8008fd8:	89a3      	ldrh	r3, [r4, #12]
 8008fda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008fde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fe2:	81a3      	strh	r3, [r4, #12]
 8008fe4:	6126      	str	r6, [r4, #16]
 8008fe6:	6165      	str	r5, [r4, #20]
 8008fe8:	444e      	add	r6, r9
 8008fea:	eba5 0509 	sub.w	r5, r5, r9
 8008fee:	6026      	str	r6, [r4, #0]
 8008ff0:	60a5      	str	r5, [r4, #8]
 8008ff2:	463e      	mov	r6, r7
 8008ff4:	42be      	cmp	r6, r7
 8008ff6:	d900      	bls.n	8008ffa <__ssputs_r+0x86>
 8008ff8:	463e      	mov	r6, r7
 8008ffa:	6820      	ldr	r0, [r4, #0]
 8008ffc:	4632      	mov	r2, r6
 8008ffe:	4641      	mov	r1, r8
 8009000:	f000 f966 	bl	80092d0 <memmove>
 8009004:	68a3      	ldr	r3, [r4, #8]
 8009006:	1b9b      	subs	r3, r3, r6
 8009008:	60a3      	str	r3, [r4, #8]
 800900a:	6823      	ldr	r3, [r4, #0]
 800900c:	4433      	add	r3, r6
 800900e:	6023      	str	r3, [r4, #0]
 8009010:	2000      	movs	r0, #0
 8009012:	e7db      	b.n	8008fcc <__ssputs_r+0x58>
 8009014:	462a      	mov	r2, r5
 8009016:	f000 f981 	bl	800931c <_realloc_r>
 800901a:	4606      	mov	r6, r0
 800901c:	2800      	cmp	r0, #0
 800901e:	d1e1      	bne.n	8008fe4 <__ssputs_r+0x70>
 8009020:	6921      	ldr	r1, [r4, #16]
 8009022:	4650      	mov	r0, sl
 8009024:	f7ff fec6 	bl	8008db4 <_free_r>
 8009028:	e7c7      	b.n	8008fba <__ssputs_r+0x46>
	...

0800902c <_svfiprintf_r>:
 800902c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009030:	4698      	mov	r8, r3
 8009032:	898b      	ldrh	r3, [r1, #12]
 8009034:	061b      	lsls	r3, r3, #24
 8009036:	b09d      	sub	sp, #116	; 0x74
 8009038:	4607      	mov	r7, r0
 800903a:	460d      	mov	r5, r1
 800903c:	4614      	mov	r4, r2
 800903e:	d50e      	bpl.n	800905e <_svfiprintf_r+0x32>
 8009040:	690b      	ldr	r3, [r1, #16]
 8009042:	b963      	cbnz	r3, 800905e <_svfiprintf_r+0x32>
 8009044:	2140      	movs	r1, #64	; 0x40
 8009046:	f7ff ff21 	bl	8008e8c <_malloc_r>
 800904a:	6028      	str	r0, [r5, #0]
 800904c:	6128      	str	r0, [r5, #16]
 800904e:	b920      	cbnz	r0, 800905a <_svfiprintf_r+0x2e>
 8009050:	230c      	movs	r3, #12
 8009052:	603b      	str	r3, [r7, #0]
 8009054:	f04f 30ff 	mov.w	r0, #4294967295
 8009058:	e0d1      	b.n	80091fe <_svfiprintf_r+0x1d2>
 800905a:	2340      	movs	r3, #64	; 0x40
 800905c:	616b      	str	r3, [r5, #20]
 800905e:	2300      	movs	r3, #0
 8009060:	9309      	str	r3, [sp, #36]	; 0x24
 8009062:	2320      	movs	r3, #32
 8009064:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009068:	f8cd 800c 	str.w	r8, [sp, #12]
 800906c:	2330      	movs	r3, #48	; 0x30
 800906e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009218 <_svfiprintf_r+0x1ec>
 8009072:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009076:	f04f 0901 	mov.w	r9, #1
 800907a:	4623      	mov	r3, r4
 800907c:	469a      	mov	sl, r3
 800907e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009082:	b10a      	cbz	r2, 8009088 <_svfiprintf_r+0x5c>
 8009084:	2a25      	cmp	r2, #37	; 0x25
 8009086:	d1f9      	bne.n	800907c <_svfiprintf_r+0x50>
 8009088:	ebba 0b04 	subs.w	fp, sl, r4
 800908c:	d00b      	beq.n	80090a6 <_svfiprintf_r+0x7a>
 800908e:	465b      	mov	r3, fp
 8009090:	4622      	mov	r2, r4
 8009092:	4629      	mov	r1, r5
 8009094:	4638      	mov	r0, r7
 8009096:	f7ff ff6d 	bl	8008f74 <__ssputs_r>
 800909a:	3001      	adds	r0, #1
 800909c:	f000 80aa 	beq.w	80091f4 <_svfiprintf_r+0x1c8>
 80090a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090a2:	445a      	add	r2, fp
 80090a4:	9209      	str	r2, [sp, #36]	; 0x24
 80090a6:	f89a 3000 	ldrb.w	r3, [sl]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 80a2 	beq.w	80091f4 <_svfiprintf_r+0x1c8>
 80090b0:	2300      	movs	r3, #0
 80090b2:	f04f 32ff 	mov.w	r2, #4294967295
 80090b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090ba:	f10a 0a01 	add.w	sl, sl, #1
 80090be:	9304      	str	r3, [sp, #16]
 80090c0:	9307      	str	r3, [sp, #28]
 80090c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090c6:	931a      	str	r3, [sp, #104]	; 0x68
 80090c8:	4654      	mov	r4, sl
 80090ca:	2205      	movs	r2, #5
 80090cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090d0:	4851      	ldr	r0, [pc, #324]	; (8009218 <_svfiprintf_r+0x1ec>)
 80090d2:	f7f7 f885 	bl	80001e0 <memchr>
 80090d6:	9a04      	ldr	r2, [sp, #16]
 80090d8:	b9d8      	cbnz	r0, 8009112 <_svfiprintf_r+0xe6>
 80090da:	06d0      	lsls	r0, r2, #27
 80090dc:	bf44      	itt	mi
 80090de:	2320      	movmi	r3, #32
 80090e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090e4:	0711      	lsls	r1, r2, #28
 80090e6:	bf44      	itt	mi
 80090e8:	232b      	movmi	r3, #43	; 0x2b
 80090ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80090ee:	f89a 3000 	ldrb.w	r3, [sl]
 80090f2:	2b2a      	cmp	r3, #42	; 0x2a
 80090f4:	d015      	beq.n	8009122 <_svfiprintf_r+0xf6>
 80090f6:	9a07      	ldr	r2, [sp, #28]
 80090f8:	4654      	mov	r4, sl
 80090fa:	2000      	movs	r0, #0
 80090fc:	f04f 0c0a 	mov.w	ip, #10
 8009100:	4621      	mov	r1, r4
 8009102:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009106:	3b30      	subs	r3, #48	; 0x30
 8009108:	2b09      	cmp	r3, #9
 800910a:	d94e      	bls.n	80091aa <_svfiprintf_r+0x17e>
 800910c:	b1b0      	cbz	r0, 800913c <_svfiprintf_r+0x110>
 800910e:	9207      	str	r2, [sp, #28]
 8009110:	e014      	b.n	800913c <_svfiprintf_r+0x110>
 8009112:	eba0 0308 	sub.w	r3, r0, r8
 8009116:	fa09 f303 	lsl.w	r3, r9, r3
 800911a:	4313      	orrs	r3, r2
 800911c:	9304      	str	r3, [sp, #16]
 800911e:	46a2      	mov	sl, r4
 8009120:	e7d2      	b.n	80090c8 <_svfiprintf_r+0x9c>
 8009122:	9b03      	ldr	r3, [sp, #12]
 8009124:	1d19      	adds	r1, r3, #4
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	9103      	str	r1, [sp, #12]
 800912a:	2b00      	cmp	r3, #0
 800912c:	bfbb      	ittet	lt
 800912e:	425b      	neglt	r3, r3
 8009130:	f042 0202 	orrlt.w	r2, r2, #2
 8009134:	9307      	strge	r3, [sp, #28]
 8009136:	9307      	strlt	r3, [sp, #28]
 8009138:	bfb8      	it	lt
 800913a:	9204      	strlt	r2, [sp, #16]
 800913c:	7823      	ldrb	r3, [r4, #0]
 800913e:	2b2e      	cmp	r3, #46	; 0x2e
 8009140:	d10c      	bne.n	800915c <_svfiprintf_r+0x130>
 8009142:	7863      	ldrb	r3, [r4, #1]
 8009144:	2b2a      	cmp	r3, #42	; 0x2a
 8009146:	d135      	bne.n	80091b4 <_svfiprintf_r+0x188>
 8009148:	9b03      	ldr	r3, [sp, #12]
 800914a:	1d1a      	adds	r2, r3, #4
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	9203      	str	r2, [sp, #12]
 8009150:	2b00      	cmp	r3, #0
 8009152:	bfb8      	it	lt
 8009154:	f04f 33ff 	movlt.w	r3, #4294967295
 8009158:	3402      	adds	r4, #2
 800915a:	9305      	str	r3, [sp, #20]
 800915c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009228 <_svfiprintf_r+0x1fc>
 8009160:	7821      	ldrb	r1, [r4, #0]
 8009162:	2203      	movs	r2, #3
 8009164:	4650      	mov	r0, sl
 8009166:	f7f7 f83b 	bl	80001e0 <memchr>
 800916a:	b140      	cbz	r0, 800917e <_svfiprintf_r+0x152>
 800916c:	2340      	movs	r3, #64	; 0x40
 800916e:	eba0 000a 	sub.w	r0, r0, sl
 8009172:	fa03 f000 	lsl.w	r0, r3, r0
 8009176:	9b04      	ldr	r3, [sp, #16]
 8009178:	4303      	orrs	r3, r0
 800917a:	3401      	adds	r4, #1
 800917c:	9304      	str	r3, [sp, #16]
 800917e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009182:	4826      	ldr	r0, [pc, #152]	; (800921c <_svfiprintf_r+0x1f0>)
 8009184:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009188:	2206      	movs	r2, #6
 800918a:	f7f7 f829 	bl	80001e0 <memchr>
 800918e:	2800      	cmp	r0, #0
 8009190:	d038      	beq.n	8009204 <_svfiprintf_r+0x1d8>
 8009192:	4b23      	ldr	r3, [pc, #140]	; (8009220 <_svfiprintf_r+0x1f4>)
 8009194:	bb1b      	cbnz	r3, 80091de <_svfiprintf_r+0x1b2>
 8009196:	9b03      	ldr	r3, [sp, #12]
 8009198:	3307      	adds	r3, #7
 800919a:	f023 0307 	bic.w	r3, r3, #7
 800919e:	3308      	adds	r3, #8
 80091a0:	9303      	str	r3, [sp, #12]
 80091a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091a4:	4433      	add	r3, r6
 80091a6:	9309      	str	r3, [sp, #36]	; 0x24
 80091a8:	e767      	b.n	800907a <_svfiprintf_r+0x4e>
 80091aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80091ae:	460c      	mov	r4, r1
 80091b0:	2001      	movs	r0, #1
 80091b2:	e7a5      	b.n	8009100 <_svfiprintf_r+0xd4>
 80091b4:	2300      	movs	r3, #0
 80091b6:	3401      	adds	r4, #1
 80091b8:	9305      	str	r3, [sp, #20]
 80091ba:	4619      	mov	r1, r3
 80091bc:	f04f 0c0a 	mov.w	ip, #10
 80091c0:	4620      	mov	r0, r4
 80091c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091c6:	3a30      	subs	r2, #48	; 0x30
 80091c8:	2a09      	cmp	r2, #9
 80091ca:	d903      	bls.n	80091d4 <_svfiprintf_r+0x1a8>
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d0c5      	beq.n	800915c <_svfiprintf_r+0x130>
 80091d0:	9105      	str	r1, [sp, #20]
 80091d2:	e7c3      	b.n	800915c <_svfiprintf_r+0x130>
 80091d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80091d8:	4604      	mov	r4, r0
 80091da:	2301      	movs	r3, #1
 80091dc:	e7f0      	b.n	80091c0 <_svfiprintf_r+0x194>
 80091de:	ab03      	add	r3, sp, #12
 80091e0:	9300      	str	r3, [sp, #0]
 80091e2:	462a      	mov	r2, r5
 80091e4:	4b0f      	ldr	r3, [pc, #60]	; (8009224 <_svfiprintf_r+0x1f8>)
 80091e6:	a904      	add	r1, sp, #16
 80091e8:	4638      	mov	r0, r7
 80091ea:	f7fd ffb7 	bl	800715c <_printf_float>
 80091ee:	1c42      	adds	r2, r0, #1
 80091f0:	4606      	mov	r6, r0
 80091f2:	d1d6      	bne.n	80091a2 <_svfiprintf_r+0x176>
 80091f4:	89ab      	ldrh	r3, [r5, #12]
 80091f6:	065b      	lsls	r3, r3, #25
 80091f8:	f53f af2c 	bmi.w	8009054 <_svfiprintf_r+0x28>
 80091fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091fe:	b01d      	add	sp, #116	; 0x74
 8009200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009204:	ab03      	add	r3, sp, #12
 8009206:	9300      	str	r3, [sp, #0]
 8009208:	462a      	mov	r2, r5
 800920a:	4b06      	ldr	r3, [pc, #24]	; (8009224 <_svfiprintf_r+0x1f8>)
 800920c:	a904      	add	r1, sp, #16
 800920e:	4638      	mov	r0, r7
 8009210:	f7fe fa48 	bl	80076a4 <_printf_i>
 8009214:	e7eb      	b.n	80091ee <_svfiprintf_r+0x1c2>
 8009216:	bf00      	nop
 8009218:	0800a0ac 	.word	0x0800a0ac
 800921c:	0800a0b6 	.word	0x0800a0b6
 8009220:	0800715d 	.word	0x0800715d
 8009224:	08008f75 	.word	0x08008f75
 8009228:	0800a0b2 	.word	0x0800a0b2

0800922c <_sbrk_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4d06      	ldr	r5, [pc, #24]	; (8009248 <_sbrk_r+0x1c>)
 8009230:	2300      	movs	r3, #0
 8009232:	4604      	mov	r4, r0
 8009234:	4608      	mov	r0, r1
 8009236:	602b      	str	r3, [r5, #0]
 8009238:	f7f8 ff42 	bl	80020c0 <_sbrk>
 800923c:	1c43      	adds	r3, r0, #1
 800923e:	d102      	bne.n	8009246 <_sbrk_r+0x1a>
 8009240:	682b      	ldr	r3, [r5, #0]
 8009242:	b103      	cbz	r3, 8009246 <_sbrk_r+0x1a>
 8009244:	6023      	str	r3, [r4, #0]
 8009246:	bd38      	pop	{r3, r4, r5, pc}
 8009248:	200009dc 	.word	0x200009dc

0800924c <__assert_func>:
 800924c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800924e:	4614      	mov	r4, r2
 8009250:	461a      	mov	r2, r3
 8009252:	4b09      	ldr	r3, [pc, #36]	; (8009278 <__assert_func+0x2c>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	4605      	mov	r5, r0
 8009258:	68d8      	ldr	r0, [r3, #12]
 800925a:	b14c      	cbz	r4, 8009270 <__assert_func+0x24>
 800925c:	4b07      	ldr	r3, [pc, #28]	; (800927c <__assert_func+0x30>)
 800925e:	9100      	str	r1, [sp, #0]
 8009260:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009264:	4906      	ldr	r1, [pc, #24]	; (8009280 <__assert_func+0x34>)
 8009266:	462b      	mov	r3, r5
 8009268:	f000 f80e 	bl	8009288 <fiprintf>
 800926c:	f000 faac 	bl	80097c8 <abort>
 8009270:	4b04      	ldr	r3, [pc, #16]	; (8009284 <__assert_func+0x38>)
 8009272:	461c      	mov	r4, r3
 8009274:	e7f3      	b.n	800925e <__assert_func+0x12>
 8009276:	bf00      	nop
 8009278:	2000000c 	.word	0x2000000c
 800927c:	0800a0bd 	.word	0x0800a0bd
 8009280:	0800a0ca 	.word	0x0800a0ca
 8009284:	0800a0f8 	.word	0x0800a0f8

08009288 <fiprintf>:
 8009288:	b40e      	push	{r1, r2, r3}
 800928a:	b503      	push	{r0, r1, lr}
 800928c:	4601      	mov	r1, r0
 800928e:	ab03      	add	r3, sp, #12
 8009290:	4805      	ldr	r0, [pc, #20]	; (80092a8 <fiprintf+0x20>)
 8009292:	f853 2b04 	ldr.w	r2, [r3], #4
 8009296:	6800      	ldr	r0, [r0, #0]
 8009298:	9301      	str	r3, [sp, #4]
 800929a:	f000 f897 	bl	80093cc <_vfiprintf_r>
 800929e:	b002      	add	sp, #8
 80092a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80092a4:	b003      	add	sp, #12
 80092a6:	4770      	bx	lr
 80092a8:	2000000c 	.word	0x2000000c

080092ac <__ascii_mbtowc>:
 80092ac:	b082      	sub	sp, #8
 80092ae:	b901      	cbnz	r1, 80092b2 <__ascii_mbtowc+0x6>
 80092b0:	a901      	add	r1, sp, #4
 80092b2:	b142      	cbz	r2, 80092c6 <__ascii_mbtowc+0x1a>
 80092b4:	b14b      	cbz	r3, 80092ca <__ascii_mbtowc+0x1e>
 80092b6:	7813      	ldrb	r3, [r2, #0]
 80092b8:	600b      	str	r3, [r1, #0]
 80092ba:	7812      	ldrb	r2, [r2, #0]
 80092bc:	1e10      	subs	r0, r2, #0
 80092be:	bf18      	it	ne
 80092c0:	2001      	movne	r0, #1
 80092c2:	b002      	add	sp, #8
 80092c4:	4770      	bx	lr
 80092c6:	4610      	mov	r0, r2
 80092c8:	e7fb      	b.n	80092c2 <__ascii_mbtowc+0x16>
 80092ca:	f06f 0001 	mvn.w	r0, #1
 80092ce:	e7f8      	b.n	80092c2 <__ascii_mbtowc+0x16>

080092d0 <memmove>:
 80092d0:	4288      	cmp	r0, r1
 80092d2:	b510      	push	{r4, lr}
 80092d4:	eb01 0402 	add.w	r4, r1, r2
 80092d8:	d902      	bls.n	80092e0 <memmove+0x10>
 80092da:	4284      	cmp	r4, r0
 80092dc:	4623      	mov	r3, r4
 80092de:	d807      	bhi.n	80092f0 <memmove+0x20>
 80092e0:	1e43      	subs	r3, r0, #1
 80092e2:	42a1      	cmp	r1, r4
 80092e4:	d008      	beq.n	80092f8 <memmove+0x28>
 80092e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80092ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80092ee:	e7f8      	b.n	80092e2 <memmove+0x12>
 80092f0:	4402      	add	r2, r0
 80092f2:	4601      	mov	r1, r0
 80092f4:	428a      	cmp	r2, r1
 80092f6:	d100      	bne.n	80092fa <memmove+0x2a>
 80092f8:	bd10      	pop	{r4, pc}
 80092fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009302:	e7f7      	b.n	80092f4 <memmove+0x24>

08009304 <__malloc_lock>:
 8009304:	4801      	ldr	r0, [pc, #4]	; (800930c <__malloc_lock+0x8>)
 8009306:	f000 bc1f 	b.w	8009b48 <__retarget_lock_acquire_recursive>
 800930a:	bf00      	nop
 800930c:	200009e0 	.word	0x200009e0

08009310 <__malloc_unlock>:
 8009310:	4801      	ldr	r0, [pc, #4]	; (8009318 <__malloc_unlock+0x8>)
 8009312:	f000 bc1a 	b.w	8009b4a <__retarget_lock_release_recursive>
 8009316:	bf00      	nop
 8009318:	200009e0 	.word	0x200009e0

0800931c <_realloc_r>:
 800931c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009320:	4680      	mov	r8, r0
 8009322:	4614      	mov	r4, r2
 8009324:	460e      	mov	r6, r1
 8009326:	b921      	cbnz	r1, 8009332 <_realloc_r+0x16>
 8009328:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800932c:	4611      	mov	r1, r2
 800932e:	f7ff bdad 	b.w	8008e8c <_malloc_r>
 8009332:	b92a      	cbnz	r2, 8009340 <_realloc_r+0x24>
 8009334:	f7ff fd3e 	bl	8008db4 <_free_r>
 8009338:	4625      	mov	r5, r4
 800933a:	4628      	mov	r0, r5
 800933c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009340:	f000 fc6a 	bl	8009c18 <_malloc_usable_size_r>
 8009344:	4284      	cmp	r4, r0
 8009346:	4607      	mov	r7, r0
 8009348:	d802      	bhi.n	8009350 <_realloc_r+0x34>
 800934a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800934e:	d812      	bhi.n	8009376 <_realloc_r+0x5a>
 8009350:	4621      	mov	r1, r4
 8009352:	4640      	mov	r0, r8
 8009354:	f7ff fd9a 	bl	8008e8c <_malloc_r>
 8009358:	4605      	mov	r5, r0
 800935a:	2800      	cmp	r0, #0
 800935c:	d0ed      	beq.n	800933a <_realloc_r+0x1e>
 800935e:	42bc      	cmp	r4, r7
 8009360:	4622      	mov	r2, r4
 8009362:	4631      	mov	r1, r6
 8009364:	bf28      	it	cs
 8009366:	463a      	movcs	r2, r7
 8009368:	f7ff f97c 	bl	8008664 <memcpy>
 800936c:	4631      	mov	r1, r6
 800936e:	4640      	mov	r0, r8
 8009370:	f7ff fd20 	bl	8008db4 <_free_r>
 8009374:	e7e1      	b.n	800933a <_realloc_r+0x1e>
 8009376:	4635      	mov	r5, r6
 8009378:	e7df      	b.n	800933a <_realloc_r+0x1e>

0800937a <__sfputc_r>:
 800937a:	6893      	ldr	r3, [r2, #8]
 800937c:	3b01      	subs	r3, #1
 800937e:	2b00      	cmp	r3, #0
 8009380:	b410      	push	{r4}
 8009382:	6093      	str	r3, [r2, #8]
 8009384:	da08      	bge.n	8009398 <__sfputc_r+0x1e>
 8009386:	6994      	ldr	r4, [r2, #24]
 8009388:	42a3      	cmp	r3, r4
 800938a:	db01      	blt.n	8009390 <__sfputc_r+0x16>
 800938c:	290a      	cmp	r1, #10
 800938e:	d103      	bne.n	8009398 <__sfputc_r+0x1e>
 8009390:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009394:	f000 b94a 	b.w	800962c <__swbuf_r>
 8009398:	6813      	ldr	r3, [r2, #0]
 800939a:	1c58      	adds	r0, r3, #1
 800939c:	6010      	str	r0, [r2, #0]
 800939e:	7019      	strb	r1, [r3, #0]
 80093a0:	4608      	mov	r0, r1
 80093a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093a6:	4770      	bx	lr

080093a8 <__sfputs_r>:
 80093a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093aa:	4606      	mov	r6, r0
 80093ac:	460f      	mov	r7, r1
 80093ae:	4614      	mov	r4, r2
 80093b0:	18d5      	adds	r5, r2, r3
 80093b2:	42ac      	cmp	r4, r5
 80093b4:	d101      	bne.n	80093ba <__sfputs_r+0x12>
 80093b6:	2000      	movs	r0, #0
 80093b8:	e007      	b.n	80093ca <__sfputs_r+0x22>
 80093ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093be:	463a      	mov	r2, r7
 80093c0:	4630      	mov	r0, r6
 80093c2:	f7ff ffda 	bl	800937a <__sfputc_r>
 80093c6:	1c43      	adds	r3, r0, #1
 80093c8:	d1f3      	bne.n	80093b2 <__sfputs_r+0xa>
 80093ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080093cc <_vfiprintf_r>:
 80093cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093d0:	460d      	mov	r5, r1
 80093d2:	b09d      	sub	sp, #116	; 0x74
 80093d4:	4614      	mov	r4, r2
 80093d6:	4698      	mov	r8, r3
 80093d8:	4606      	mov	r6, r0
 80093da:	b118      	cbz	r0, 80093e4 <_vfiprintf_r+0x18>
 80093dc:	6983      	ldr	r3, [r0, #24]
 80093de:	b90b      	cbnz	r3, 80093e4 <_vfiprintf_r+0x18>
 80093e0:	f000 fb14 	bl	8009a0c <__sinit>
 80093e4:	4b89      	ldr	r3, [pc, #548]	; (800960c <_vfiprintf_r+0x240>)
 80093e6:	429d      	cmp	r5, r3
 80093e8:	d11b      	bne.n	8009422 <_vfiprintf_r+0x56>
 80093ea:	6875      	ldr	r5, [r6, #4]
 80093ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093ee:	07d9      	lsls	r1, r3, #31
 80093f0:	d405      	bmi.n	80093fe <_vfiprintf_r+0x32>
 80093f2:	89ab      	ldrh	r3, [r5, #12]
 80093f4:	059a      	lsls	r2, r3, #22
 80093f6:	d402      	bmi.n	80093fe <_vfiprintf_r+0x32>
 80093f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093fa:	f000 fba5 	bl	8009b48 <__retarget_lock_acquire_recursive>
 80093fe:	89ab      	ldrh	r3, [r5, #12]
 8009400:	071b      	lsls	r3, r3, #28
 8009402:	d501      	bpl.n	8009408 <_vfiprintf_r+0x3c>
 8009404:	692b      	ldr	r3, [r5, #16]
 8009406:	b9eb      	cbnz	r3, 8009444 <_vfiprintf_r+0x78>
 8009408:	4629      	mov	r1, r5
 800940a:	4630      	mov	r0, r6
 800940c:	f000 f96e 	bl	80096ec <__swsetup_r>
 8009410:	b1c0      	cbz	r0, 8009444 <_vfiprintf_r+0x78>
 8009412:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009414:	07dc      	lsls	r4, r3, #31
 8009416:	d50e      	bpl.n	8009436 <_vfiprintf_r+0x6a>
 8009418:	f04f 30ff 	mov.w	r0, #4294967295
 800941c:	b01d      	add	sp, #116	; 0x74
 800941e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009422:	4b7b      	ldr	r3, [pc, #492]	; (8009610 <_vfiprintf_r+0x244>)
 8009424:	429d      	cmp	r5, r3
 8009426:	d101      	bne.n	800942c <_vfiprintf_r+0x60>
 8009428:	68b5      	ldr	r5, [r6, #8]
 800942a:	e7df      	b.n	80093ec <_vfiprintf_r+0x20>
 800942c:	4b79      	ldr	r3, [pc, #484]	; (8009614 <_vfiprintf_r+0x248>)
 800942e:	429d      	cmp	r5, r3
 8009430:	bf08      	it	eq
 8009432:	68f5      	ldreq	r5, [r6, #12]
 8009434:	e7da      	b.n	80093ec <_vfiprintf_r+0x20>
 8009436:	89ab      	ldrh	r3, [r5, #12]
 8009438:	0598      	lsls	r0, r3, #22
 800943a:	d4ed      	bmi.n	8009418 <_vfiprintf_r+0x4c>
 800943c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800943e:	f000 fb84 	bl	8009b4a <__retarget_lock_release_recursive>
 8009442:	e7e9      	b.n	8009418 <_vfiprintf_r+0x4c>
 8009444:	2300      	movs	r3, #0
 8009446:	9309      	str	r3, [sp, #36]	; 0x24
 8009448:	2320      	movs	r3, #32
 800944a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800944e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009452:	2330      	movs	r3, #48	; 0x30
 8009454:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009618 <_vfiprintf_r+0x24c>
 8009458:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800945c:	f04f 0901 	mov.w	r9, #1
 8009460:	4623      	mov	r3, r4
 8009462:	469a      	mov	sl, r3
 8009464:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009468:	b10a      	cbz	r2, 800946e <_vfiprintf_r+0xa2>
 800946a:	2a25      	cmp	r2, #37	; 0x25
 800946c:	d1f9      	bne.n	8009462 <_vfiprintf_r+0x96>
 800946e:	ebba 0b04 	subs.w	fp, sl, r4
 8009472:	d00b      	beq.n	800948c <_vfiprintf_r+0xc0>
 8009474:	465b      	mov	r3, fp
 8009476:	4622      	mov	r2, r4
 8009478:	4629      	mov	r1, r5
 800947a:	4630      	mov	r0, r6
 800947c:	f7ff ff94 	bl	80093a8 <__sfputs_r>
 8009480:	3001      	adds	r0, #1
 8009482:	f000 80aa 	beq.w	80095da <_vfiprintf_r+0x20e>
 8009486:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009488:	445a      	add	r2, fp
 800948a:	9209      	str	r2, [sp, #36]	; 0x24
 800948c:	f89a 3000 	ldrb.w	r3, [sl]
 8009490:	2b00      	cmp	r3, #0
 8009492:	f000 80a2 	beq.w	80095da <_vfiprintf_r+0x20e>
 8009496:	2300      	movs	r3, #0
 8009498:	f04f 32ff 	mov.w	r2, #4294967295
 800949c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094a0:	f10a 0a01 	add.w	sl, sl, #1
 80094a4:	9304      	str	r3, [sp, #16]
 80094a6:	9307      	str	r3, [sp, #28]
 80094a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094ac:	931a      	str	r3, [sp, #104]	; 0x68
 80094ae:	4654      	mov	r4, sl
 80094b0:	2205      	movs	r2, #5
 80094b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094b6:	4858      	ldr	r0, [pc, #352]	; (8009618 <_vfiprintf_r+0x24c>)
 80094b8:	f7f6 fe92 	bl	80001e0 <memchr>
 80094bc:	9a04      	ldr	r2, [sp, #16]
 80094be:	b9d8      	cbnz	r0, 80094f8 <_vfiprintf_r+0x12c>
 80094c0:	06d1      	lsls	r1, r2, #27
 80094c2:	bf44      	itt	mi
 80094c4:	2320      	movmi	r3, #32
 80094c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094ca:	0713      	lsls	r3, r2, #28
 80094cc:	bf44      	itt	mi
 80094ce:	232b      	movmi	r3, #43	; 0x2b
 80094d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80094d4:	f89a 3000 	ldrb.w	r3, [sl]
 80094d8:	2b2a      	cmp	r3, #42	; 0x2a
 80094da:	d015      	beq.n	8009508 <_vfiprintf_r+0x13c>
 80094dc:	9a07      	ldr	r2, [sp, #28]
 80094de:	4654      	mov	r4, sl
 80094e0:	2000      	movs	r0, #0
 80094e2:	f04f 0c0a 	mov.w	ip, #10
 80094e6:	4621      	mov	r1, r4
 80094e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094ec:	3b30      	subs	r3, #48	; 0x30
 80094ee:	2b09      	cmp	r3, #9
 80094f0:	d94e      	bls.n	8009590 <_vfiprintf_r+0x1c4>
 80094f2:	b1b0      	cbz	r0, 8009522 <_vfiprintf_r+0x156>
 80094f4:	9207      	str	r2, [sp, #28]
 80094f6:	e014      	b.n	8009522 <_vfiprintf_r+0x156>
 80094f8:	eba0 0308 	sub.w	r3, r0, r8
 80094fc:	fa09 f303 	lsl.w	r3, r9, r3
 8009500:	4313      	orrs	r3, r2
 8009502:	9304      	str	r3, [sp, #16]
 8009504:	46a2      	mov	sl, r4
 8009506:	e7d2      	b.n	80094ae <_vfiprintf_r+0xe2>
 8009508:	9b03      	ldr	r3, [sp, #12]
 800950a:	1d19      	adds	r1, r3, #4
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	9103      	str	r1, [sp, #12]
 8009510:	2b00      	cmp	r3, #0
 8009512:	bfbb      	ittet	lt
 8009514:	425b      	neglt	r3, r3
 8009516:	f042 0202 	orrlt.w	r2, r2, #2
 800951a:	9307      	strge	r3, [sp, #28]
 800951c:	9307      	strlt	r3, [sp, #28]
 800951e:	bfb8      	it	lt
 8009520:	9204      	strlt	r2, [sp, #16]
 8009522:	7823      	ldrb	r3, [r4, #0]
 8009524:	2b2e      	cmp	r3, #46	; 0x2e
 8009526:	d10c      	bne.n	8009542 <_vfiprintf_r+0x176>
 8009528:	7863      	ldrb	r3, [r4, #1]
 800952a:	2b2a      	cmp	r3, #42	; 0x2a
 800952c:	d135      	bne.n	800959a <_vfiprintf_r+0x1ce>
 800952e:	9b03      	ldr	r3, [sp, #12]
 8009530:	1d1a      	adds	r2, r3, #4
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	9203      	str	r2, [sp, #12]
 8009536:	2b00      	cmp	r3, #0
 8009538:	bfb8      	it	lt
 800953a:	f04f 33ff 	movlt.w	r3, #4294967295
 800953e:	3402      	adds	r4, #2
 8009540:	9305      	str	r3, [sp, #20]
 8009542:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009628 <_vfiprintf_r+0x25c>
 8009546:	7821      	ldrb	r1, [r4, #0]
 8009548:	2203      	movs	r2, #3
 800954a:	4650      	mov	r0, sl
 800954c:	f7f6 fe48 	bl	80001e0 <memchr>
 8009550:	b140      	cbz	r0, 8009564 <_vfiprintf_r+0x198>
 8009552:	2340      	movs	r3, #64	; 0x40
 8009554:	eba0 000a 	sub.w	r0, r0, sl
 8009558:	fa03 f000 	lsl.w	r0, r3, r0
 800955c:	9b04      	ldr	r3, [sp, #16]
 800955e:	4303      	orrs	r3, r0
 8009560:	3401      	adds	r4, #1
 8009562:	9304      	str	r3, [sp, #16]
 8009564:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009568:	482c      	ldr	r0, [pc, #176]	; (800961c <_vfiprintf_r+0x250>)
 800956a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800956e:	2206      	movs	r2, #6
 8009570:	f7f6 fe36 	bl	80001e0 <memchr>
 8009574:	2800      	cmp	r0, #0
 8009576:	d03f      	beq.n	80095f8 <_vfiprintf_r+0x22c>
 8009578:	4b29      	ldr	r3, [pc, #164]	; (8009620 <_vfiprintf_r+0x254>)
 800957a:	bb1b      	cbnz	r3, 80095c4 <_vfiprintf_r+0x1f8>
 800957c:	9b03      	ldr	r3, [sp, #12]
 800957e:	3307      	adds	r3, #7
 8009580:	f023 0307 	bic.w	r3, r3, #7
 8009584:	3308      	adds	r3, #8
 8009586:	9303      	str	r3, [sp, #12]
 8009588:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800958a:	443b      	add	r3, r7
 800958c:	9309      	str	r3, [sp, #36]	; 0x24
 800958e:	e767      	b.n	8009460 <_vfiprintf_r+0x94>
 8009590:	fb0c 3202 	mla	r2, ip, r2, r3
 8009594:	460c      	mov	r4, r1
 8009596:	2001      	movs	r0, #1
 8009598:	e7a5      	b.n	80094e6 <_vfiprintf_r+0x11a>
 800959a:	2300      	movs	r3, #0
 800959c:	3401      	adds	r4, #1
 800959e:	9305      	str	r3, [sp, #20]
 80095a0:	4619      	mov	r1, r3
 80095a2:	f04f 0c0a 	mov.w	ip, #10
 80095a6:	4620      	mov	r0, r4
 80095a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095ac:	3a30      	subs	r2, #48	; 0x30
 80095ae:	2a09      	cmp	r2, #9
 80095b0:	d903      	bls.n	80095ba <_vfiprintf_r+0x1ee>
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d0c5      	beq.n	8009542 <_vfiprintf_r+0x176>
 80095b6:	9105      	str	r1, [sp, #20]
 80095b8:	e7c3      	b.n	8009542 <_vfiprintf_r+0x176>
 80095ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80095be:	4604      	mov	r4, r0
 80095c0:	2301      	movs	r3, #1
 80095c2:	e7f0      	b.n	80095a6 <_vfiprintf_r+0x1da>
 80095c4:	ab03      	add	r3, sp, #12
 80095c6:	9300      	str	r3, [sp, #0]
 80095c8:	462a      	mov	r2, r5
 80095ca:	4b16      	ldr	r3, [pc, #88]	; (8009624 <_vfiprintf_r+0x258>)
 80095cc:	a904      	add	r1, sp, #16
 80095ce:	4630      	mov	r0, r6
 80095d0:	f7fd fdc4 	bl	800715c <_printf_float>
 80095d4:	4607      	mov	r7, r0
 80095d6:	1c78      	adds	r0, r7, #1
 80095d8:	d1d6      	bne.n	8009588 <_vfiprintf_r+0x1bc>
 80095da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095dc:	07d9      	lsls	r1, r3, #31
 80095de:	d405      	bmi.n	80095ec <_vfiprintf_r+0x220>
 80095e0:	89ab      	ldrh	r3, [r5, #12]
 80095e2:	059a      	lsls	r2, r3, #22
 80095e4:	d402      	bmi.n	80095ec <_vfiprintf_r+0x220>
 80095e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80095e8:	f000 faaf 	bl	8009b4a <__retarget_lock_release_recursive>
 80095ec:	89ab      	ldrh	r3, [r5, #12]
 80095ee:	065b      	lsls	r3, r3, #25
 80095f0:	f53f af12 	bmi.w	8009418 <_vfiprintf_r+0x4c>
 80095f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095f6:	e711      	b.n	800941c <_vfiprintf_r+0x50>
 80095f8:	ab03      	add	r3, sp, #12
 80095fa:	9300      	str	r3, [sp, #0]
 80095fc:	462a      	mov	r2, r5
 80095fe:	4b09      	ldr	r3, [pc, #36]	; (8009624 <_vfiprintf_r+0x258>)
 8009600:	a904      	add	r1, sp, #16
 8009602:	4630      	mov	r0, r6
 8009604:	f7fe f84e 	bl	80076a4 <_printf_i>
 8009608:	e7e4      	b.n	80095d4 <_vfiprintf_r+0x208>
 800960a:	bf00      	nop
 800960c:	0800a224 	.word	0x0800a224
 8009610:	0800a244 	.word	0x0800a244
 8009614:	0800a204 	.word	0x0800a204
 8009618:	0800a0ac 	.word	0x0800a0ac
 800961c:	0800a0b6 	.word	0x0800a0b6
 8009620:	0800715d 	.word	0x0800715d
 8009624:	080093a9 	.word	0x080093a9
 8009628:	0800a0b2 	.word	0x0800a0b2

0800962c <__swbuf_r>:
 800962c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800962e:	460e      	mov	r6, r1
 8009630:	4614      	mov	r4, r2
 8009632:	4605      	mov	r5, r0
 8009634:	b118      	cbz	r0, 800963e <__swbuf_r+0x12>
 8009636:	6983      	ldr	r3, [r0, #24]
 8009638:	b90b      	cbnz	r3, 800963e <__swbuf_r+0x12>
 800963a:	f000 f9e7 	bl	8009a0c <__sinit>
 800963e:	4b21      	ldr	r3, [pc, #132]	; (80096c4 <__swbuf_r+0x98>)
 8009640:	429c      	cmp	r4, r3
 8009642:	d12b      	bne.n	800969c <__swbuf_r+0x70>
 8009644:	686c      	ldr	r4, [r5, #4]
 8009646:	69a3      	ldr	r3, [r4, #24]
 8009648:	60a3      	str	r3, [r4, #8]
 800964a:	89a3      	ldrh	r3, [r4, #12]
 800964c:	071a      	lsls	r2, r3, #28
 800964e:	d52f      	bpl.n	80096b0 <__swbuf_r+0x84>
 8009650:	6923      	ldr	r3, [r4, #16]
 8009652:	b36b      	cbz	r3, 80096b0 <__swbuf_r+0x84>
 8009654:	6923      	ldr	r3, [r4, #16]
 8009656:	6820      	ldr	r0, [r4, #0]
 8009658:	1ac0      	subs	r0, r0, r3
 800965a:	6963      	ldr	r3, [r4, #20]
 800965c:	b2f6      	uxtb	r6, r6
 800965e:	4283      	cmp	r3, r0
 8009660:	4637      	mov	r7, r6
 8009662:	dc04      	bgt.n	800966e <__swbuf_r+0x42>
 8009664:	4621      	mov	r1, r4
 8009666:	4628      	mov	r0, r5
 8009668:	f000 f93c 	bl	80098e4 <_fflush_r>
 800966c:	bb30      	cbnz	r0, 80096bc <__swbuf_r+0x90>
 800966e:	68a3      	ldr	r3, [r4, #8]
 8009670:	3b01      	subs	r3, #1
 8009672:	60a3      	str	r3, [r4, #8]
 8009674:	6823      	ldr	r3, [r4, #0]
 8009676:	1c5a      	adds	r2, r3, #1
 8009678:	6022      	str	r2, [r4, #0]
 800967a:	701e      	strb	r6, [r3, #0]
 800967c:	6963      	ldr	r3, [r4, #20]
 800967e:	3001      	adds	r0, #1
 8009680:	4283      	cmp	r3, r0
 8009682:	d004      	beq.n	800968e <__swbuf_r+0x62>
 8009684:	89a3      	ldrh	r3, [r4, #12]
 8009686:	07db      	lsls	r3, r3, #31
 8009688:	d506      	bpl.n	8009698 <__swbuf_r+0x6c>
 800968a:	2e0a      	cmp	r6, #10
 800968c:	d104      	bne.n	8009698 <__swbuf_r+0x6c>
 800968e:	4621      	mov	r1, r4
 8009690:	4628      	mov	r0, r5
 8009692:	f000 f927 	bl	80098e4 <_fflush_r>
 8009696:	b988      	cbnz	r0, 80096bc <__swbuf_r+0x90>
 8009698:	4638      	mov	r0, r7
 800969a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800969c:	4b0a      	ldr	r3, [pc, #40]	; (80096c8 <__swbuf_r+0x9c>)
 800969e:	429c      	cmp	r4, r3
 80096a0:	d101      	bne.n	80096a6 <__swbuf_r+0x7a>
 80096a2:	68ac      	ldr	r4, [r5, #8]
 80096a4:	e7cf      	b.n	8009646 <__swbuf_r+0x1a>
 80096a6:	4b09      	ldr	r3, [pc, #36]	; (80096cc <__swbuf_r+0xa0>)
 80096a8:	429c      	cmp	r4, r3
 80096aa:	bf08      	it	eq
 80096ac:	68ec      	ldreq	r4, [r5, #12]
 80096ae:	e7ca      	b.n	8009646 <__swbuf_r+0x1a>
 80096b0:	4621      	mov	r1, r4
 80096b2:	4628      	mov	r0, r5
 80096b4:	f000 f81a 	bl	80096ec <__swsetup_r>
 80096b8:	2800      	cmp	r0, #0
 80096ba:	d0cb      	beq.n	8009654 <__swbuf_r+0x28>
 80096bc:	f04f 37ff 	mov.w	r7, #4294967295
 80096c0:	e7ea      	b.n	8009698 <__swbuf_r+0x6c>
 80096c2:	bf00      	nop
 80096c4:	0800a224 	.word	0x0800a224
 80096c8:	0800a244 	.word	0x0800a244
 80096cc:	0800a204 	.word	0x0800a204

080096d0 <__ascii_wctomb>:
 80096d0:	b149      	cbz	r1, 80096e6 <__ascii_wctomb+0x16>
 80096d2:	2aff      	cmp	r2, #255	; 0xff
 80096d4:	bf85      	ittet	hi
 80096d6:	238a      	movhi	r3, #138	; 0x8a
 80096d8:	6003      	strhi	r3, [r0, #0]
 80096da:	700a      	strbls	r2, [r1, #0]
 80096dc:	f04f 30ff 	movhi.w	r0, #4294967295
 80096e0:	bf98      	it	ls
 80096e2:	2001      	movls	r0, #1
 80096e4:	4770      	bx	lr
 80096e6:	4608      	mov	r0, r1
 80096e8:	4770      	bx	lr
	...

080096ec <__swsetup_r>:
 80096ec:	4b32      	ldr	r3, [pc, #200]	; (80097b8 <__swsetup_r+0xcc>)
 80096ee:	b570      	push	{r4, r5, r6, lr}
 80096f0:	681d      	ldr	r5, [r3, #0]
 80096f2:	4606      	mov	r6, r0
 80096f4:	460c      	mov	r4, r1
 80096f6:	b125      	cbz	r5, 8009702 <__swsetup_r+0x16>
 80096f8:	69ab      	ldr	r3, [r5, #24]
 80096fa:	b913      	cbnz	r3, 8009702 <__swsetup_r+0x16>
 80096fc:	4628      	mov	r0, r5
 80096fe:	f000 f985 	bl	8009a0c <__sinit>
 8009702:	4b2e      	ldr	r3, [pc, #184]	; (80097bc <__swsetup_r+0xd0>)
 8009704:	429c      	cmp	r4, r3
 8009706:	d10f      	bne.n	8009728 <__swsetup_r+0x3c>
 8009708:	686c      	ldr	r4, [r5, #4]
 800970a:	89a3      	ldrh	r3, [r4, #12]
 800970c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009710:	0719      	lsls	r1, r3, #28
 8009712:	d42c      	bmi.n	800976e <__swsetup_r+0x82>
 8009714:	06dd      	lsls	r5, r3, #27
 8009716:	d411      	bmi.n	800973c <__swsetup_r+0x50>
 8009718:	2309      	movs	r3, #9
 800971a:	6033      	str	r3, [r6, #0]
 800971c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009720:	81a3      	strh	r3, [r4, #12]
 8009722:	f04f 30ff 	mov.w	r0, #4294967295
 8009726:	e03e      	b.n	80097a6 <__swsetup_r+0xba>
 8009728:	4b25      	ldr	r3, [pc, #148]	; (80097c0 <__swsetup_r+0xd4>)
 800972a:	429c      	cmp	r4, r3
 800972c:	d101      	bne.n	8009732 <__swsetup_r+0x46>
 800972e:	68ac      	ldr	r4, [r5, #8]
 8009730:	e7eb      	b.n	800970a <__swsetup_r+0x1e>
 8009732:	4b24      	ldr	r3, [pc, #144]	; (80097c4 <__swsetup_r+0xd8>)
 8009734:	429c      	cmp	r4, r3
 8009736:	bf08      	it	eq
 8009738:	68ec      	ldreq	r4, [r5, #12]
 800973a:	e7e6      	b.n	800970a <__swsetup_r+0x1e>
 800973c:	0758      	lsls	r0, r3, #29
 800973e:	d512      	bpl.n	8009766 <__swsetup_r+0x7a>
 8009740:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009742:	b141      	cbz	r1, 8009756 <__swsetup_r+0x6a>
 8009744:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009748:	4299      	cmp	r1, r3
 800974a:	d002      	beq.n	8009752 <__swsetup_r+0x66>
 800974c:	4630      	mov	r0, r6
 800974e:	f7ff fb31 	bl	8008db4 <_free_r>
 8009752:	2300      	movs	r3, #0
 8009754:	6363      	str	r3, [r4, #52]	; 0x34
 8009756:	89a3      	ldrh	r3, [r4, #12]
 8009758:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800975c:	81a3      	strh	r3, [r4, #12]
 800975e:	2300      	movs	r3, #0
 8009760:	6063      	str	r3, [r4, #4]
 8009762:	6923      	ldr	r3, [r4, #16]
 8009764:	6023      	str	r3, [r4, #0]
 8009766:	89a3      	ldrh	r3, [r4, #12]
 8009768:	f043 0308 	orr.w	r3, r3, #8
 800976c:	81a3      	strh	r3, [r4, #12]
 800976e:	6923      	ldr	r3, [r4, #16]
 8009770:	b94b      	cbnz	r3, 8009786 <__swsetup_r+0x9a>
 8009772:	89a3      	ldrh	r3, [r4, #12]
 8009774:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009778:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800977c:	d003      	beq.n	8009786 <__swsetup_r+0x9a>
 800977e:	4621      	mov	r1, r4
 8009780:	4630      	mov	r0, r6
 8009782:	f000 fa09 	bl	8009b98 <__smakebuf_r>
 8009786:	89a0      	ldrh	r0, [r4, #12]
 8009788:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800978c:	f010 0301 	ands.w	r3, r0, #1
 8009790:	d00a      	beq.n	80097a8 <__swsetup_r+0xbc>
 8009792:	2300      	movs	r3, #0
 8009794:	60a3      	str	r3, [r4, #8]
 8009796:	6963      	ldr	r3, [r4, #20]
 8009798:	425b      	negs	r3, r3
 800979a:	61a3      	str	r3, [r4, #24]
 800979c:	6923      	ldr	r3, [r4, #16]
 800979e:	b943      	cbnz	r3, 80097b2 <__swsetup_r+0xc6>
 80097a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80097a4:	d1ba      	bne.n	800971c <__swsetup_r+0x30>
 80097a6:	bd70      	pop	{r4, r5, r6, pc}
 80097a8:	0781      	lsls	r1, r0, #30
 80097aa:	bf58      	it	pl
 80097ac:	6963      	ldrpl	r3, [r4, #20]
 80097ae:	60a3      	str	r3, [r4, #8]
 80097b0:	e7f4      	b.n	800979c <__swsetup_r+0xb0>
 80097b2:	2000      	movs	r0, #0
 80097b4:	e7f7      	b.n	80097a6 <__swsetup_r+0xba>
 80097b6:	bf00      	nop
 80097b8:	2000000c 	.word	0x2000000c
 80097bc:	0800a224 	.word	0x0800a224
 80097c0:	0800a244 	.word	0x0800a244
 80097c4:	0800a204 	.word	0x0800a204

080097c8 <abort>:
 80097c8:	b508      	push	{r3, lr}
 80097ca:	2006      	movs	r0, #6
 80097cc:	f000 fa54 	bl	8009c78 <raise>
 80097d0:	2001      	movs	r0, #1
 80097d2:	f7f8 fbfe 	bl	8001fd2 <_exit>
	...

080097d8 <__sflush_r>:
 80097d8:	898a      	ldrh	r2, [r1, #12]
 80097da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097de:	4605      	mov	r5, r0
 80097e0:	0710      	lsls	r0, r2, #28
 80097e2:	460c      	mov	r4, r1
 80097e4:	d458      	bmi.n	8009898 <__sflush_r+0xc0>
 80097e6:	684b      	ldr	r3, [r1, #4]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	dc05      	bgt.n	80097f8 <__sflush_r+0x20>
 80097ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	dc02      	bgt.n	80097f8 <__sflush_r+0x20>
 80097f2:	2000      	movs	r0, #0
 80097f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097fa:	2e00      	cmp	r6, #0
 80097fc:	d0f9      	beq.n	80097f2 <__sflush_r+0x1a>
 80097fe:	2300      	movs	r3, #0
 8009800:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009804:	682f      	ldr	r7, [r5, #0]
 8009806:	602b      	str	r3, [r5, #0]
 8009808:	d032      	beq.n	8009870 <__sflush_r+0x98>
 800980a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800980c:	89a3      	ldrh	r3, [r4, #12]
 800980e:	075a      	lsls	r2, r3, #29
 8009810:	d505      	bpl.n	800981e <__sflush_r+0x46>
 8009812:	6863      	ldr	r3, [r4, #4]
 8009814:	1ac0      	subs	r0, r0, r3
 8009816:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009818:	b10b      	cbz	r3, 800981e <__sflush_r+0x46>
 800981a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800981c:	1ac0      	subs	r0, r0, r3
 800981e:	2300      	movs	r3, #0
 8009820:	4602      	mov	r2, r0
 8009822:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009824:	6a21      	ldr	r1, [r4, #32]
 8009826:	4628      	mov	r0, r5
 8009828:	47b0      	blx	r6
 800982a:	1c43      	adds	r3, r0, #1
 800982c:	89a3      	ldrh	r3, [r4, #12]
 800982e:	d106      	bne.n	800983e <__sflush_r+0x66>
 8009830:	6829      	ldr	r1, [r5, #0]
 8009832:	291d      	cmp	r1, #29
 8009834:	d82c      	bhi.n	8009890 <__sflush_r+0xb8>
 8009836:	4a2a      	ldr	r2, [pc, #168]	; (80098e0 <__sflush_r+0x108>)
 8009838:	40ca      	lsrs	r2, r1
 800983a:	07d6      	lsls	r6, r2, #31
 800983c:	d528      	bpl.n	8009890 <__sflush_r+0xb8>
 800983e:	2200      	movs	r2, #0
 8009840:	6062      	str	r2, [r4, #4]
 8009842:	04d9      	lsls	r1, r3, #19
 8009844:	6922      	ldr	r2, [r4, #16]
 8009846:	6022      	str	r2, [r4, #0]
 8009848:	d504      	bpl.n	8009854 <__sflush_r+0x7c>
 800984a:	1c42      	adds	r2, r0, #1
 800984c:	d101      	bne.n	8009852 <__sflush_r+0x7a>
 800984e:	682b      	ldr	r3, [r5, #0]
 8009850:	b903      	cbnz	r3, 8009854 <__sflush_r+0x7c>
 8009852:	6560      	str	r0, [r4, #84]	; 0x54
 8009854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009856:	602f      	str	r7, [r5, #0]
 8009858:	2900      	cmp	r1, #0
 800985a:	d0ca      	beq.n	80097f2 <__sflush_r+0x1a>
 800985c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009860:	4299      	cmp	r1, r3
 8009862:	d002      	beq.n	800986a <__sflush_r+0x92>
 8009864:	4628      	mov	r0, r5
 8009866:	f7ff faa5 	bl	8008db4 <_free_r>
 800986a:	2000      	movs	r0, #0
 800986c:	6360      	str	r0, [r4, #52]	; 0x34
 800986e:	e7c1      	b.n	80097f4 <__sflush_r+0x1c>
 8009870:	6a21      	ldr	r1, [r4, #32]
 8009872:	2301      	movs	r3, #1
 8009874:	4628      	mov	r0, r5
 8009876:	47b0      	blx	r6
 8009878:	1c41      	adds	r1, r0, #1
 800987a:	d1c7      	bne.n	800980c <__sflush_r+0x34>
 800987c:	682b      	ldr	r3, [r5, #0]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d0c4      	beq.n	800980c <__sflush_r+0x34>
 8009882:	2b1d      	cmp	r3, #29
 8009884:	d001      	beq.n	800988a <__sflush_r+0xb2>
 8009886:	2b16      	cmp	r3, #22
 8009888:	d101      	bne.n	800988e <__sflush_r+0xb6>
 800988a:	602f      	str	r7, [r5, #0]
 800988c:	e7b1      	b.n	80097f2 <__sflush_r+0x1a>
 800988e:	89a3      	ldrh	r3, [r4, #12]
 8009890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009894:	81a3      	strh	r3, [r4, #12]
 8009896:	e7ad      	b.n	80097f4 <__sflush_r+0x1c>
 8009898:	690f      	ldr	r7, [r1, #16]
 800989a:	2f00      	cmp	r7, #0
 800989c:	d0a9      	beq.n	80097f2 <__sflush_r+0x1a>
 800989e:	0793      	lsls	r3, r2, #30
 80098a0:	680e      	ldr	r6, [r1, #0]
 80098a2:	bf08      	it	eq
 80098a4:	694b      	ldreq	r3, [r1, #20]
 80098a6:	600f      	str	r7, [r1, #0]
 80098a8:	bf18      	it	ne
 80098aa:	2300      	movne	r3, #0
 80098ac:	eba6 0807 	sub.w	r8, r6, r7
 80098b0:	608b      	str	r3, [r1, #8]
 80098b2:	f1b8 0f00 	cmp.w	r8, #0
 80098b6:	dd9c      	ble.n	80097f2 <__sflush_r+0x1a>
 80098b8:	6a21      	ldr	r1, [r4, #32]
 80098ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098bc:	4643      	mov	r3, r8
 80098be:	463a      	mov	r2, r7
 80098c0:	4628      	mov	r0, r5
 80098c2:	47b0      	blx	r6
 80098c4:	2800      	cmp	r0, #0
 80098c6:	dc06      	bgt.n	80098d6 <__sflush_r+0xfe>
 80098c8:	89a3      	ldrh	r3, [r4, #12]
 80098ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098ce:	81a3      	strh	r3, [r4, #12]
 80098d0:	f04f 30ff 	mov.w	r0, #4294967295
 80098d4:	e78e      	b.n	80097f4 <__sflush_r+0x1c>
 80098d6:	4407      	add	r7, r0
 80098d8:	eba8 0800 	sub.w	r8, r8, r0
 80098dc:	e7e9      	b.n	80098b2 <__sflush_r+0xda>
 80098de:	bf00      	nop
 80098e0:	20400001 	.word	0x20400001

080098e4 <_fflush_r>:
 80098e4:	b538      	push	{r3, r4, r5, lr}
 80098e6:	690b      	ldr	r3, [r1, #16]
 80098e8:	4605      	mov	r5, r0
 80098ea:	460c      	mov	r4, r1
 80098ec:	b913      	cbnz	r3, 80098f4 <_fflush_r+0x10>
 80098ee:	2500      	movs	r5, #0
 80098f0:	4628      	mov	r0, r5
 80098f2:	bd38      	pop	{r3, r4, r5, pc}
 80098f4:	b118      	cbz	r0, 80098fe <_fflush_r+0x1a>
 80098f6:	6983      	ldr	r3, [r0, #24]
 80098f8:	b90b      	cbnz	r3, 80098fe <_fflush_r+0x1a>
 80098fa:	f000 f887 	bl	8009a0c <__sinit>
 80098fe:	4b14      	ldr	r3, [pc, #80]	; (8009950 <_fflush_r+0x6c>)
 8009900:	429c      	cmp	r4, r3
 8009902:	d11b      	bne.n	800993c <_fflush_r+0x58>
 8009904:	686c      	ldr	r4, [r5, #4]
 8009906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d0ef      	beq.n	80098ee <_fflush_r+0xa>
 800990e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009910:	07d0      	lsls	r0, r2, #31
 8009912:	d404      	bmi.n	800991e <_fflush_r+0x3a>
 8009914:	0599      	lsls	r1, r3, #22
 8009916:	d402      	bmi.n	800991e <_fflush_r+0x3a>
 8009918:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800991a:	f000 f915 	bl	8009b48 <__retarget_lock_acquire_recursive>
 800991e:	4628      	mov	r0, r5
 8009920:	4621      	mov	r1, r4
 8009922:	f7ff ff59 	bl	80097d8 <__sflush_r>
 8009926:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009928:	07da      	lsls	r2, r3, #31
 800992a:	4605      	mov	r5, r0
 800992c:	d4e0      	bmi.n	80098f0 <_fflush_r+0xc>
 800992e:	89a3      	ldrh	r3, [r4, #12]
 8009930:	059b      	lsls	r3, r3, #22
 8009932:	d4dd      	bmi.n	80098f0 <_fflush_r+0xc>
 8009934:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009936:	f000 f908 	bl	8009b4a <__retarget_lock_release_recursive>
 800993a:	e7d9      	b.n	80098f0 <_fflush_r+0xc>
 800993c:	4b05      	ldr	r3, [pc, #20]	; (8009954 <_fflush_r+0x70>)
 800993e:	429c      	cmp	r4, r3
 8009940:	d101      	bne.n	8009946 <_fflush_r+0x62>
 8009942:	68ac      	ldr	r4, [r5, #8]
 8009944:	e7df      	b.n	8009906 <_fflush_r+0x22>
 8009946:	4b04      	ldr	r3, [pc, #16]	; (8009958 <_fflush_r+0x74>)
 8009948:	429c      	cmp	r4, r3
 800994a:	bf08      	it	eq
 800994c:	68ec      	ldreq	r4, [r5, #12]
 800994e:	e7da      	b.n	8009906 <_fflush_r+0x22>
 8009950:	0800a224 	.word	0x0800a224
 8009954:	0800a244 	.word	0x0800a244
 8009958:	0800a204 	.word	0x0800a204

0800995c <std>:
 800995c:	2300      	movs	r3, #0
 800995e:	b510      	push	{r4, lr}
 8009960:	4604      	mov	r4, r0
 8009962:	e9c0 3300 	strd	r3, r3, [r0]
 8009966:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800996a:	6083      	str	r3, [r0, #8]
 800996c:	8181      	strh	r1, [r0, #12]
 800996e:	6643      	str	r3, [r0, #100]	; 0x64
 8009970:	81c2      	strh	r2, [r0, #14]
 8009972:	6183      	str	r3, [r0, #24]
 8009974:	4619      	mov	r1, r3
 8009976:	2208      	movs	r2, #8
 8009978:	305c      	adds	r0, #92	; 0x5c
 800997a:	f7fd fb47 	bl	800700c <memset>
 800997e:	4b05      	ldr	r3, [pc, #20]	; (8009994 <std+0x38>)
 8009980:	6263      	str	r3, [r4, #36]	; 0x24
 8009982:	4b05      	ldr	r3, [pc, #20]	; (8009998 <std+0x3c>)
 8009984:	62a3      	str	r3, [r4, #40]	; 0x28
 8009986:	4b05      	ldr	r3, [pc, #20]	; (800999c <std+0x40>)
 8009988:	62e3      	str	r3, [r4, #44]	; 0x2c
 800998a:	4b05      	ldr	r3, [pc, #20]	; (80099a0 <std+0x44>)
 800998c:	6224      	str	r4, [r4, #32]
 800998e:	6323      	str	r3, [r4, #48]	; 0x30
 8009990:	bd10      	pop	{r4, pc}
 8009992:	bf00      	nop
 8009994:	08009cb1 	.word	0x08009cb1
 8009998:	08009cd3 	.word	0x08009cd3
 800999c:	08009d0b 	.word	0x08009d0b
 80099a0:	08009d2f 	.word	0x08009d2f

080099a4 <_cleanup_r>:
 80099a4:	4901      	ldr	r1, [pc, #4]	; (80099ac <_cleanup_r+0x8>)
 80099a6:	f000 b8af 	b.w	8009b08 <_fwalk_reent>
 80099aa:	bf00      	nop
 80099ac:	080098e5 	.word	0x080098e5

080099b0 <__sfmoreglue>:
 80099b0:	b570      	push	{r4, r5, r6, lr}
 80099b2:	2268      	movs	r2, #104	; 0x68
 80099b4:	1e4d      	subs	r5, r1, #1
 80099b6:	4355      	muls	r5, r2
 80099b8:	460e      	mov	r6, r1
 80099ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80099be:	f7ff fa65 	bl	8008e8c <_malloc_r>
 80099c2:	4604      	mov	r4, r0
 80099c4:	b140      	cbz	r0, 80099d8 <__sfmoreglue+0x28>
 80099c6:	2100      	movs	r1, #0
 80099c8:	e9c0 1600 	strd	r1, r6, [r0]
 80099cc:	300c      	adds	r0, #12
 80099ce:	60a0      	str	r0, [r4, #8]
 80099d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80099d4:	f7fd fb1a 	bl	800700c <memset>
 80099d8:	4620      	mov	r0, r4
 80099da:	bd70      	pop	{r4, r5, r6, pc}

080099dc <__sfp_lock_acquire>:
 80099dc:	4801      	ldr	r0, [pc, #4]	; (80099e4 <__sfp_lock_acquire+0x8>)
 80099de:	f000 b8b3 	b.w	8009b48 <__retarget_lock_acquire_recursive>
 80099e2:	bf00      	nop
 80099e4:	200009e1 	.word	0x200009e1

080099e8 <__sfp_lock_release>:
 80099e8:	4801      	ldr	r0, [pc, #4]	; (80099f0 <__sfp_lock_release+0x8>)
 80099ea:	f000 b8ae 	b.w	8009b4a <__retarget_lock_release_recursive>
 80099ee:	bf00      	nop
 80099f0:	200009e1 	.word	0x200009e1

080099f4 <__sinit_lock_acquire>:
 80099f4:	4801      	ldr	r0, [pc, #4]	; (80099fc <__sinit_lock_acquire+0x8>)
 80099f6:	f000 b8a7 	b.w	8009b48 <__retarget_lock_acquire_recursive>
 80099fa:	bf00      	nop
 80099fc:	200009e2 	.word	0x200009e2

08009a00 <__sinit_lock_release>:
 8009a00:	4801      	ldr	r0, [pc, #4]	; (8009a08 <__sinit_lock_release+0x8>)
 8009a02:	f000 b8a2 	b.w	8009b4a <__retarget_lock_release_recursive>
 8009a06:	bf00      	nop
 8009a08:	200009e2 	.word	0x200009e2

08009a0c <__sinit>:
 8009a0c:	b510      	push	{r4, lr}
 8009a0e:	4604      	mov	r4, r0
 8009a10:	f7ff fff0 	bl	80099f4 <__sinit_lock_acquire>
 8009a14:	69a3      	ldr	r3, [r4, #24]
 8009a16:	b11b      	cbz	r3, 8009a20 <__sinit+0x14>
 8009a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009a1c:	f7ff bff0 	b.w	8009a00 <__sinit_lock_release>
 8009a20:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009a24:	6523      	str	r3, [r4, #80]	; 0x50
 8009a26:	4b13      	ldr	r3, [pc, #76]	; (8009a74 <__sinit+0x68>)
 8009a28:	4a13      	ldr	r2, [pc, #76]	; (8009a78 <__sinit+0x6c>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009a2e:	42a3      	cmp	r3, r4
 8009a30:	bf04      	itt	eq
 8009a32:	2301      	moveq	r3, #1
 8009a34:	61a3      	streq	r3, [r4, #24]
 8009a36:	4620      	mov	r0, r4
 8009a38:	f000 f820 	bl	8009a7c <__sfp>
 8009a3c:	6060      	str	r0, [r4, #4]
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f000 f81c 	bl	8009a7c <__sfp>
 8009a44:	60a0      	str	r0, [r4, #8]
 8009a46:	4620      	mov	r0, r4
 8009a48:	f000 f818 	bl	8009a7c <__sfp>
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	60e0      	str	r0, [r4, #12]
 8009a50:	2104      	movs	r1, #4
 8009a52:	6860      	ldr	r0, [r4, #4]
 8009a54:	f7ff ff82 	bl	800995c <std>
 8009a58:	68a0      	ldr	r0, [r4, #8]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	2109      	movs	r1, #9
 8009a5e:	f7ff ff7d 	bl	800995c <std>
 8009a62:	68e0      	ldr	r0, [r4, #12]
 8009a64:	2202      	movs	r2, #2
 8009a66:	2112      	movs	r1, #18
 8009a68:	f7ff ff78 	bl	800995c <std>
 8009a6c:	2301      	movs	r3, #1
 8009a6e:	61a3      	str	r3, [r4, #24]
 8009a70:	e7d2      	b.n	8009a18 <__sinit+0xc>
 8009a72:	bf00      	nop
 8009a74:	08009e88 	.word	0x08009e88
 8009a78:	080099a5 	.word	0x080099a5

08009a7c <__sfp>:
 8009a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7e:	4607      	mov	r7, r0
 8009a80:	f7ff ffac 	bl	80099dc <__sfp_lock_acquire>
 8009a84:	4b1e      	ldr	r3, [pc, #120]	; (8009b00 <__sfp+0x84>)
 8009a86:	681e      	ldr	r6, [r3, #0]
 8009a88:	69b3      	ldr	r3, [r6, #24]
 8009a8a:	b913      	cbnz	r3, 8009a92 <__sfp+0x16>
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f7ff ffbd 	bl	8009a0c <__sinit>
 8009a92:	3648      	adds	r6, #72	; 0x48
 8009a94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009a98:	3b01      	subs	r3, #1
 8009a9a:	d503      	bpl.n	8009aa4 <__sfp+0x28>
 8009a9c:	6833      	ldr	r3, [r6, #0]
 8009a9e:	b30b      	cbz	r3, 8009ae4 <__sfp+0x68>
 8009aa0:	6836      	ldr	r6, [r6, #0]
 8009aa2:	e7f7      	b.n	8009a94 <__sfp+0x18>
 8009aa4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009aa8:	b9d5      	cbnz	r5, 8009ae0 <__sfp+0x64>
 8009aaa:	4b16      	ldr	r3, [pc, #88]	; (8009b04 <__sfp+0x88>)
 8009aac:	60e3      	str	r3, [r4, #12]
 8009aae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009ab2:	6665      	str	r5, [r4, #100]	; 0x64
 8009ab4:	f000 f847 	bl	8009b46 <__retarget_lock_init_recursive>
 8009ab8:	f7ff ff96 	bl	80099e8 <__sfp_lock_release>
 8009abc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009ac0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009ac4:	6025      	str	r5, [r4, #0]
 8009ac6:	61a5      	str	r5, [r4, #24]
 8009ac8:	2208      	movs	r2, #8
 8009aca:	4629      	mov	r1, r5
 8009acc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009ad0:	f7fd fa9c 	bl	800700c <memset>
 8009ad4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ad8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009adc:	4620      	mov	r0, r4
 8009ade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ae0:	3468      	adds	r4, #104	; 0x68
 8009ae2:	e7d9      	b.n	8009a98 <__sfp+0x1c>
 8009ae4:	2104      	movs	r1, #4
 8009ae6:	4638      	mov	r0, r7
 8009ae8:	f7ff ff62 	bl	80099b0 <__sfmoreglue>
 8009aec:	4604      	mov	r4, r0
 8009aee:	6030      	str	r0, [r6, #0]
 8009af0:	2800      	cmp	r0, #0
 8009af2:	d1d5      	bne.n	8009aa0 <__sfp+0x24>
 8009af4:	f7ff ff78 	bl	80099e8 <__sfp_lock_release>
 8009af8:	230c      	movs	r3, #12
 8009afa:	603b      	str	r3, [r7, #0]
 8009afc:	e7ee      	b.n	8009adc <__sfp+0x60>
 8009afe:	bf00      	nop
 8009b00:	08009e88 	.word	0x08009e88
 8009b04:	ffff0001 	.word	0xffff0001

08009b08 <_fwalk_reent>:
 8009b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b0c:	4606      	mov	r6, r0
 8009b0e:	4688      	mov	r8, r1
 8009b10:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009b14:	2700      	movs	r7, #0
 8009b16:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009b1a:	f1b9 0901 	subs.w	r9, r9, #1
 8009b1e:	d505      	bpl.n	8009b2c <_fwalk_reent+0x24>
 8009b20:	6824      	ldr	r4, [r4, #0]
 8009b22:	2c00      	cmp	r4, #0
 8009b24:	d1f7      	bne.n	8009b16 <_fwalk_reent+0xe>
 8009b26:	4638      	mov	r0, r7
 8009b28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b2c:	89ab      	ldrh	r3, [r5, #12]
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	d907      	bls.n	8009b42 <_fwalk_reent+0x3a>
 8009b32:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009b36:	3301      	adds	r3, #1
 8009b38:	d003      	beq.n	8009b42 <_fwalk_reent+0x3a>
 8009b3a:	4629      	mov	r1, r5
 8009b3c:	4630      	mov	r0, r6
 8009b3e:	47c0      	blx	r8
 8009b40:	4307      	orrs	r7, r0
 8009b42:	3568      	adds	r5, #104	; 0x68
 8009b44:	e7e9      	b.n	8009b1a <_fwalk_reent+0x12>

08009b46 <__retarget_lock_init_recursive>:
 8009b46:	4770      	bx	lr

08009b48 <__retarget_lock_acquire_recursive>:
 8009b48:	4770      	bx	lr

08009b4a <__retarget_lock_release_recursive>:
 8009b4a:	4770      	bx	lr

08009b4c <__swhatbuf_r>:
 8009b4c:	b570      	push	{r4, r5, r6, lr}
 8009b4e:	460e      	mov	r6, r1
 8009b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b54:	2900      	cmp	r1, #0
 8009b56:	b096      	sub	sp, #88	; 0x58
 8009b58:	4614      	mov	r4, r2
 8009b5a:	461d      	mov	r5, r3
 8009b5c:	da08      	bge.n	8009b70 <__swhatbuf_r+0x24>
 8009b5e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009b62:	2200      	movs	r2, #0
 8009b64:	602a      	str	r2, [r5, #0]
 8009b66:	061a      	lsls	r2, r3, #24
 8009b68:	d410      	bmi.n	8009b8c <__swhatbuf_r+0x40>
 8009b6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b6e:	e00e      	b.n	8009b8e <__swhatbuf_r+0x42>
 8009b70:	466a      	mov	r2, sp
 8009b72:	f000 f903 	bl	8009d7c <_fstat_r>
 8009b76:	2800      	cmp	r0, #0
 8009b78:	dbf1      	blt.n	8009b5e <__swhatbuf_r+0x12>
 8009b7a:	9a01      	ldr	r2, [sp, #4]
 8009b7c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009b80:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009b84:	425a      	negs	r2, r3
 8009b86:	415a      	adcs	r2, r3
 8009b88:	602a      	str	r2, [r5, #0]
 8009b8a:	e7ee      	b.n	8009b6a <__swhatbuf_r+0x1e>
 8009b8c:	2340      	movs	r3, #64	; 0x40
 8009b8e:	2000      	movs	r0, #0
 8009b90:	6023      	str	r3, [r4, #0]
 8009b92:	b016      	add	sp, #88	; 0x58
 8009b94:	bd70      	pop	{r4, r5, r6, pc}
	...

08009b98 <__smakebuf_r>:
 8009b98:	898b      	ldrh	r3, [r1, #12]
 8009b9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b9c:	079d      	lsls	r5, r3, #30
 8009b9e:	4606      	mov	r6, r0
 8009ba0:	460c      	mov	r4, r1
 8009ba2:	d507      	bpl.n	8009bb4 <__smakebuf_r+0x1c>
 8009ba4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ba8:	6023      	str	r3, [r4, #0]
 8009baa:	6123      	str	r3, [r4, #16]
 8009bac:	2301      	movs	r3, #1
 8009bae:	6163      	str	r3, [r4, #20]
 8009bb0:	b002      	add	sp, #8
 8009bb2:	bd70      	pop	{r4, r5, r6, pc}
 8009bb4:	ab01      	add	r3, sp, #4
 8009bb6:	466a      	mov	r2, sp
 8009bb8:	f7ff ffc8 	bl	8009b4c <__swhatbuf_r>
 8009bbc:	9900      	ldr	r1, [sp, #0]
 8009bbe:	4605      	mov	r5, r0
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f7ff f963 	bl	8008e8c <_malloc_r>
 8009bc6:	b948      	cbnz	r0, 8009bdc <__smakebuf_r+0x44>
 8009bc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bcc:	059a      	lsls	r2, r3, #22
 8009bce:	d4ef      	bmi.n	8009bb0 <__smakebuf_r+0x18>
 8009bd0:	f023 0303 	bic.w	r3, r3, #3
 8009bd4:	f043 0302 	orr.w	r3, r3, #2
 8009bd8:	81a3      	strh	r3, [r4, #12]
 8009bda:	e7e3      	b.n	8009ba4 <__smakebuf_r+0xc>
 8009bdc:	4b0d      	ldr	r3, [pc, #52]	; (8009c14 <__smakebuf_r+0x7c>)
 8009bde:	62b3      	str	r3, [r6, #40]	; 0x28
 8009be0:	89a3      	ldrh	r3, [r4, #12]
 8009be2:	6020      	str	r0, [r4, #0]
 8009be4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009be8:	81a3      	strh	r3, [r4, #12]
 8009bea:	9b00      	ldr	r3, [sp, #0]
 8009bec:	6163      	str	r3, [r4, #20]
 8009bee:	9b01      	ldr	r3, [sp, #4]
 8009bf0:	6120      	str	r0, [r4, #16]
 8009bf2:	b15b      	cbz	r3, 8009c0c <__smakebuf_r+0x74>
 8009bf4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	f000 f8d1 	bl	8009da0 <_isatty_r>
 8009bfe:	b128      	cbz	r0, 8009c0c <__smakebuf_r+0x74>
 8009c00:	89a3      	ldrh	r3, [r4, #12]
 8009c02:	f023 0303 	bic.w	r3, r3, #3
 8009c06:	f043 0301 	orr.w	r3, r3, #1
 8009c0a:	81a3      	strh	r3, [r4, #12]
 8009c0c:	89a0      	ldrh	r0, [r4, #12]
 8009c0e:	4305      	orrs	r5, r0
 8009c10:	81a5      	strh	r5, [r4, #12]
 8009c12:	e7cd      	b.n	8009bb0 <__smakebuf_r+0x18>
 8009c14:	080099a5 	.word	0x080099a5

08009c18 <_malloc_usable_size_r>:
 8009c18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c1c:	1f18      	subs	r0, r3, #4
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	bfbc      	itt	lt
 8009c22:	580b      	ldrlt	r3, [r1, r0]
 8009c24:	18c0      	addlt	r0, r0, r3
 8009c26:	4770      	bx	lr

08009c28 <_raise_r>:
 8009c28:	291f      	cmp	r1, #31
 8009c2a:	b538      	push	{r3, r4, r5, lr}
 8009c2c:	4604      	mov	r4, r0
 8009c2e:	460d      	mov	r5, r1
 8009c30:	d904      	bls.n	8009c3c <_raise_r+0x14>
 8009c32:	2316      	movs	r3, #22
 8009c34:	6003      	str	r3, [r0, #0]
 8009c36:	f04f 30ff 	mov.w	r0, #4294967295
 8009c3a:	bd38      	pop	{r3, r4, r5, pc}
 8009c3c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009c3e:	b112      	cbz	r2, 8009c46 <_raise_r+0x1e>
 8009c40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c44:	b94b      	cbnz	r3, 8009c5a <_raise_r+0x32>
 8009c46:	4620      	mov	r0, r4
 8009c48:	f000 f830 	bl	8009cac <_getpid_r>
 8009c4c:	462a      	mov	r2, r5
 8009c4e:	4601      	mov	r1, r0
 8009c50:	4620      	mov	r0, r4
 8009c52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c56:	f000 b817 	b.w	8009c88 <_kill_r>
 8009c5a:	2b01      	cmp	r3, #1
 8009c5c:	d00a      	beq.n	8009c74 <_raise_r+0x4c>
 8009c5e:	1c59      	adds	r1, r3, #1
 8009c60:	d103      	bne.n	8009c6a <_raise_r+0x42>
 8009c62:	2316      	movs	r3, #22
 8009c64:	6003      	str	r3, [r0, #0]
 8009c66:	2001      	movs	r0, #1
 8009c68:	e7e7      	b.n	8009c3a <_raise_r+0x12>
 8009c6a:	2400      	movs	r4, #0
 8009c6c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009c70:	4628      	mov	r0, r5
 8009c72:	4798      	blx	r3
 8009c74:	2000      	movs	r0, #0
 8009c76:	e7e0      	b.n	8009c3a <_raise_r+0x12>

08009c78 <raise>:
 8009c78:	4b02      	ldr	r3, [pc, #8]	; (8009c84 <raise+0xc>)
 8009c7a:	4601      	mov	r1, r0
 8009c7c:	6818      	ldr	r0, [r3, #0]
 8009c7e:	f7ff bfd3 	b.w	8009c28 <_raise_r>
 8009c82:	bf00      	nop
 8009c84:	2000000c 	.word	0x2000000c

08009c88 <_kill_r>:
 8009c88:	b538      	push	{r3, r4, r5, lr}
 8009c8a:	4d07      	ldr	r5, [pc, #28]	; (8009ca8 <_kill_r+0x20>)
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	4604      	mov	r4, r0
 8009c90:	4608      	mov	r0, r1
 8009c92:	4611      	mov	r1, r2
 8009c94:	602b      	str	r3, [r5, #0]
 8009c96:	f7f8 f98c 	bl	8001fb2 <_kill>
 8009c9a:	1c43      	adds	r3, r0, #1
 8009c9c:	d102      	bne.n	8009ca4 <_kill_r+0x1c>
 8009c9e:	682b      	ldr	r3, [r5, #0]
 8009ca0:	b103      	cbz	r3, 8009ca4 <_kill_r+0x1c>
 8009ca2:	6023      	str	r3, [r4, #0]
 8009ca4:	bd38      	pop	{r3, r4, r5, pc}
 8009ca6:	bf00      	nop
 8009ca8:	200009dc 	.word	0x200009dc

08009cac <_getpid_r>:
 8009cac:	f7f8 b979 	b.w	8001fa2 <_getpid>

08009cb0 <__sread>:
 8009cb0:	b510      	push	{r4, lr}
 8009cb2:	460c      	mov	r4, r1
 8009cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cb8:	f000 f894 	bl	8009de4 <_read_r>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	bfab      	itete	ge
 8009cc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009cc2:	89a3      	ldrhlt	r3, [r4, #12]
 8009cc4:	181b      	addge	r3, r3, r0
 8009cc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009cca:	bfac      	ite	ge
 8009ccc:	6563      	strge	r3, [r4, #84]	; 0x54
 8009cce:	81a3      	strhlt	r3, [r4, #12]
 8009cd0:	bd10      	pop	{r4, pc}

08009cd2 <__swrite>:
 8009cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cd6:	461f      	mov	r7, r3
 8009cd8:	898b      	ldrh	r3, [r1, #12]
 8009cda:	05db      	lsls	r3, r3, #23
 8009cdc:	4605      	mov	r5, r0
 8009cde:	460c      	mov	r4, r1
 8009ce0:	4616      	mov	r6, r2
 8009ce2:	d505      	bpl.n	8009cf0 <__swrite+0x1e>
 8009ce4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ce8:	2302      	movs	r3, #2
 8009cea:	2200      	movs	r2, #0
 8009cec:	f000 f868 	bl	8009dc0 <_lseek_r>
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cfa:	81a3      	strh	r3, [r4, #12]
 8009cfc:	4632      	mov	r2, r6
 8009cfe:	463b      	mov	r3, r7
 8009d00:	4628      	mov	r0, r5
 8009d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d06:	f000 b817 	b.w	8009d38 <_write_r>

08009d0a <__sseek>:
 8009d0a:	b510      	push	{r4, lr}
 8009d0c:	460c      	mov	r4, r1
 8009d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d12:	f000 f855 	bl	8009dc0 <_lseek_r>
 8009d16:	1c43      	adds	r3, r0, #1
 8009d18:	89a3      	ldrh	r3, [r4, #12]
 8009d1a:	bf15      	itete	ne
 8009d1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d26:	81a3      	strheq	r3, [r4, #12]
 8009d28:	bf18      	it	ne
 8009d2a:	81a3      	strhne	r3, [r4, #12]
 8009d2c:	bd10      	pop	{r4, pc}

08009d2e <__sclose>:
 8009d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d32:	f000 b813 	b.w	8009d5c <_close_r>
	...

08009d38 <_write_r>:
 8009d38:	b538      	push	{r3, r4, r5, lr}
 8009d3a:	4d07      	ldr	r5, [pc, #28]	; (8009d58 <_write_r+0x20>)
 8009d3c:	4604      	mov	r4, r0
 8009d3e:	4608      	mov	r0, r1
 8009d40:	4611      	mov	r1, r2
 8009d42:	2200      	movs	r2, #0
 8009d44:	602a      	str	r2, [r5, #0]
 8009d46:	461a      	mov	r2, r3
 8009d48:	f7f8 f96a 	bl	8002020 <_write>
 8009d4c:	1c43      	adds	r3, r0, #1
 8009d4e:	d102      	bne.n	8009d56 <_write_r+0x1e>
 8009d50:	682b      	ldr	r3, [r5, #0]
 8009d52:	b103      	cbz	r3, 8009d56 <_write_r+0x1e>
 8009d54:	6023      	str	r3, [r4, #0]
 8009d56:	bd38      	pop	{r3, r4, r5, pc}
 8009d58:	200009dc 	.word	0x200009dc

08009d5c <_close_r>:
 8009d5c:	b538      	push	{r3, r4, r5, lr}
 8009d5e:	4d06      	ldr	r5, [pc, #24]	; (8009d78 <_close_r+0x1c>)
 8009d60:	2300      	movs	r3, #0
 8009d62:	4604      	mov	r4, r0
 8009d64:	4608      	mov	r0, r1
 8009d66:	602b      	str	r3, [r5, #0]
 8009d68:	f7f8 f976 	bl	8002058 <_close>
 8009d6c:	1c43      	adds	r3, r0, #1
 8009d6e:	d102      	bne.n	8009d76 <_close_r+0x1a>
 8009d70:	682b      	ldr	r3, [r5, #0]
 8009d72:	b103      	cbz	r3, 8009d76 <_close_r+0x1a>
 8009d74:	6023      	str	r3, [r4, #0]
 8009d76:	bd38      	pop	{r3, r4, r5, pc}
 8009d78:	200009dc 	.word	0x200009dc

08009d7c <_fstat_r>:
 8009d7c:	b538      	push	{r3, r4, r5, lr}
 8009d7e:	4d07      	ldr	r5, [pc, #28]	; (8009d9c <_fstat_r+0x20>)
 8009d80:	2300      	movs	r3, #0
 8009d82:	4604      	mov	r4, r0
 8009d84:	4608      	mov	r0, r1
 8009d86:	4611      	mov	r1, r2
 8009d88:	602b      	str	r3, [r5, #0]
 8009d8a:	f7f8 f971 	bl	8002070 <_fstat>
 8009d8e:	1c43      	adds	r3, r0, #1
 8009d90:	d102      	bne.n	8009d98 <_fstat_r+0x1c>
 8009d92:	682b      	ldr	r3, [r5, #0]
 8009d94:	b103      	cbz	r3, 8009d98 <_fstat_r+0x1c>
 8009d96:	6023      	str	r3, [r4, #0]
 8009d98:	bd38      	pop	{r3, r4, r5, pc}
 8009d9a:	bf00      	nop
 8009d9c:	200009dc 	.word	0x200009dc

08009da0 <_isatty_r>:
 8009da0:	b538      	push	{r3, r4, r5, lr}
 8009da2:	4d06      	ldr	r5, [pc, #24]	; (8009dbc <_isatty_r+0x1c>)
 8009da4:	2300      	movs	r3, #0
 8009da6:	4604      	mov	r4, r0
 8009da8:	4608      	mov	r0, r1
 8009daa:	602b      	str	r3, [r5, #0]
 8009dac:	f7f8 f970 	bl	8002090 <_isatty>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d102      	bne.n	8009dba <_isatty_r+0x1a>
 8009db4:	682b      	ldr	r3, [r5, #0]
 8009db6:	b103      	cbz	r3, 8009dba <_isatty_r+0x1a>
 8009db8:	6023      	str	r3, [r4, #0]
 8009dba:	bd38      	pop	{r3, r4, r5, pc}
 8009dbc:	200009dc 	.word	0x200009dc

08009dc0 <_lseek_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4d07      	ldr	r5, [pc, #28]	; (8009de0 <_lseek_r+0x20>)
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	4608      	mov	r0, r1
 8009dc8:	4611      	mov	r1, r2
 8009dca:	2200      	movs	r2, #0
 8009dcc:	602a      	str	r2, [r5, #0]
 8009dce:	461a      	mov	r2, r3
 8009dd0:	f7f8 f969 	bl	80020a6 <_lseek>
 8009dd4:	1c43      	adds	r3, r0, #1
 8009dd6:	d102      	bne.n	8009dde <_lseek_r+0x1e>
 8009dd8:	682b      	ldr	r3, [r5, #0]
 8009dda:	b103      	cbz	r3, 8009dde <_lseek_r+0x1e>
 8009ddc:	6023      	str	r3, [r4, #0]
 8009dde:	bd38      	pop	{r3, r4, r5, pc}
 8009de0:	200009dc 	.word	0x200009dc

08009de4 <_read_r>:
 8009de4:	b538      	push	{r3, r4, r5, lr}
 8009de6:	4d07      	ldr	r5, [pc, #28]	; (8009e04 <_read_r+0x20>)
 8009de8:	4604      	mov	r4, r0
 8009dea:	4608      	mov	r0, r1
 8009dec:	4611      	mov	r1, r2
 8009dee:	2200      	movs	r2, #0
 8009df0:	602a      	str	r2, [r5, #0]
 8009df2:	461a      	mov	r2, r3
 8009df4:	f7f8 f8f7 	bl	8001fe6 <_read>
 8009df8:	1c43      	adds	r3, r0, #1
 8009dfa:	d102      	bne.n	8009e02 <_read_r+0x1e>
 8009dfc:	682b      	ldr	r3, [r5, #0]
 8009dfe:	b103      	cbz	r3, 8009e02 <_read_r+0x1e>
 8009e00:	6023      	str	r3, [r4, #0]
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	200009dc 	.word	0x200009dc

08009e08 <_init>:
 8009e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0a:	bf00      	nop
 8009e0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e0e:	bc08      	pop	{r3}
 8009e10:	469e      	mov	lr, r3
 8009e12:	4770      	bx	lr

08009e14 <_fini>:
 8009e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e16:	bf00      	nop
 8009e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e1a:	bc08      	pop	{r3}
 8009e1c:	469e      	mov	lr, r3
 8009e1e:	4770      	bx	lr
