Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,86
design__inferred_latch__count,0
design__instance__count,690
design__instance__area,9131.88
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00019411581160966307
power__switching__total,0.0000522167538292706
power__leakage__total,0.0000012962010487171938
power__total,0.00024762874818407
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2610351730876602
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26090133569825646
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12589701859590313
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.381998110622403
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.125897
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.26993061327944456
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27084843467986
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6593026866620799
timing__setup__ws__corner:nom_slow_1p08V_125C,10.153574268759911
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.659303
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26437472404018164
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26449512773060746
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32338660442608186
timing__setup__ws__corner:nom_typ_1p20V_25C,12.200885980203168
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.323387
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2610351730876602
clock__skew__worst_setup,0.26090133569825646
timing__hold__ws,0.12589701859590313
timing__setup__ws,10.153574268759911
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125897
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,690
design__instance__area__stdcell,9131.88
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.315529
design__instance__utilization__stdcell,0.315529
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,35
design__instance__area__class:inverter,194.141
design__instance__count__class:sequential_cell,57
design__instance__area__class:sequential_cell,2688.94
design__instance__count__class:multi_input_combinational_cell,445
design__instance__area__class:multi_input_combinational_cell,4225.74
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,127
design__instance__area__class:timing_repair_buffer,1814.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,12563.2
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,7
design__instance__area__class:clock_inverter,38.1024
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,89
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,759
route__net__special,2
route__drc_errors__iter:0,330
route__wirelength__iter:0,13502
route__drc_errors__iter:1,159
route__wirelength__iter:1,13414
route__drc_errors__iter:2,120
route__wirelength__iter:2,13319
route__drc_errors__iter:3,30
route__wirelength__iter:3,13229
route__drc_errors__iter:4,2
route__wirelength__iter:4,13220
route__drc_errors__iter:5,1
route__wirelength__iter:5,13221
route__drc_errors__iter:6,0
route__wirelength__iter:6,13221
route__drc_errors,0
route__wirelength,13221
route__vias,3815
route__vias__singlecut,3815
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,377.07
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,68
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,68
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,68
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,68
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000104596
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000128274
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000246436
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000128274
design_powergrid__voltage__worst,0.0000128274
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000128274
design_powergrid__drop__worst__net:VPWR,0.0000104596
design_powergrid__voltage__worst__net:VGND,0.0000128274
design_powergrid__drop__worst__net:VGND,0.0000128274
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000282000000000000010532373584393184273721999488770961761474609375
ir__drop__worst,0.000010499999999999999418976055765018173815406044013798236846923828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
