#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2148d70 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x21860e0_0 .var "Clk", 0 0;
v0x217f5b0_0 .var "Reset", 0 0;
v0x21862c0_0 .var "Start", 0 0;
v0x2186390_0 .var/i "counter", 31 0;
v0x2186410_0 .var/i "flush", 31 0;
v0x2186490_0 .var/i "i", 31 0;
v0x2186530_0 .var/i "outfile", 31 0;
v0x21865d0_0 .var/i "stall", 31 0;
S_0x21430c0 .scope module, "CPU" "CPU" 2 13, 3 1, S_0x2148d70;
 .timescale 0 0;
v0x2185680_0 .net "ALU_result", 31 0, v0x217ae10_0; 1 drivers
v0x2185700_0 .net "EX_MEM_RDaddr", 4 0, v0x217b7b0_0; 1 drivers
v0x2185780_0 .net "EX_MEM_RegWrite", 0 0, v0x217bc10_0; 1 drivers
v0x2185800_0 .net "MEM_WB_RDaddr", 4 0, v0x217a5b0_0; 1 drivers
v0x2185880_0 .net "MEM_WB_RegWrite", 0 0, v0x217a7f0_0; 1 drivers
v0x2185900_0 .net "RTdata", 31 0, v0x217d8d0_0; 1 drivers
v0x2185980_0 .net *"_s6", 30 0, L_0x2188730; 1 drivers
v0x2185a00_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x2185aa0_0 .net "branch", 0 0, v0x217afe0_0; 1 drivers
v0x2185b70_0 .net "clk_i", 0 0, v0x21860e0_0; 1 drivers
v0x2185bf0_0 .net "imm", 31 0, v0x217dd40_0; 1 drivers
v0x2185c70_0 .net "inst", 31 0, v0x217e410_0; 1 drivers
v0x2185cf0_0 .net "inst_addr", 31 0, v0x21832e0_0; 1 drivers
v0x2185e00_0 .net "rst_i", 0 0, v0x217f5b0_0; 1 drivers
v0x2185f00_0 .net "start_i", 0 0, v0x21862c0_0; 1 drivers
v0x2185f80_0 .net "taken", 0 0, v0x2182a80_0; 1 drivers
v0x2185e80_0 .net "zero", 0 0, v0x217bf40_0; 1 drivers
L_0x2188320 .part v0x217e410_0, 0, 7;
L_0x2188730 .part v0x217dd40_0, 0, 31;
L_0x2188810 .concat [ 1 31 0 0], C4<0>, L_0x2188730;
L_0x2189370 .part v0x217e410_0, 15, 5;
L_0x2189460 .part v0x217e410_0, 20, 5;
L_0x218bde0 .part v0x217e410_0, 15, 5;
L_0x218bf90 .part v0x217e410_0, 20, 5;
L_0x218c030 .part v0x217e410_0, 7, 5;
S_0x21838d0 .scope module, "Control" "Control" 3 26, 4 1, S_0x21430c0;
 .timescale 0 0;
L_0x21869a0 .functor OR 1, L_0x2186730, L_0x2186860, C4<0>, C4<0>;
L_0x2186bd0 .functor OR 1, L_0x21869a0, L_0x2186ae0, C4<0>, C4<0>;
L_0x2187500 .functor OR 1, L_0x2187b40, L_0x2187d00, C4<0>, C4<0>;
L_0x2188040 .functor OR 1, L_0x2187500, L_0x2187f50, C4<0>, C4<0>;
v0x21839f0_0 .net "ALUOp_o", 1 0, v0x2183aa0_0; 1 drivers
v0x2183aa0_0 .var "ALUOp_reg", 1 0;
v0x2183b20_0 .net "ALUSrc_o", 0 0, L_0x2186d50; 1 drivers
v0x2183bd0_0 .net "Branch_o", 0 0, L_0x21871b0; 1 drivers
v0x2183cb0_0 .net "MemRead_o", 0 0, L_0x21875a0; 1 drivers
v0x2183d60_0 .net "MemWrite_o", 0 0, L_0x2187970; 1 drivers
v0x2183e20_0 .net "MemtoReg_o", 0 0, v0x2183ed0_0; 1 drivers
v0x2183ed0_0 .var "MemtoReg_reg", 0 0;
v0x2183fa0_0 .net "Op_i", 6 0, L_0x2188320; 1 drivers
v0x2184020_0 .net "RegWrite_o", 0 0, L_0x2188180; 1 drivers
v0x2184130_0 .net *"_s10", 0 0, L_0x21869a0; 1 drivers
v0x21841b0_0 .net *"_s12", 6 0, C4<0100011>; 1 drivers
v0x2184230_0 .net *"_s14", 0 0, L_0x2186ae0; 1 drivers
v0x21842b0_0 .net *"_s16", 0 0, L_0x2186bd0; 1 drivers
v0x21843b0_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x2184430_0 .net *"_s2", 6 0, C4<0010011>; 1 drivers
v0x2184330_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x2184580_0 .net *"_s24", 6 0, C4<1100011>; 1 drivers
v0x21846a0_0 .net *"_s26", 0 0, L_0x2186fb0; 1 drivers
v0x2184720_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x2184600_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x2184850_0 .net *"_s34", 6 0, C4<0000011>; 1 drivers
v0x21847a0_0 .net *"_s36", 0 0, L_0x21873d0; 1 drivers
v0x2184990_0 .net *"_s38", 0 0, C4<1>; 1 drivers
v0x21848f0_0 .net *"_s4", 0 0, L_0x2186730; 1 drivers
v0x2184ae0_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x2184a30_0 .net *"_s44", 6 0, C4<0100011>; 1 drivers
v0x2184c40_0 .net *"_s46", 0 0, L_0x2187780; 1 drivers
v0x2184b80_0 .net *"_s48", 0 0, C4<1>; 1 drivers
v0x2184db0_0 .net *"_s50", 0 0, C4<0>; 1 drivers
v0x2184cc0_0 .net *"_s54", 6 0, C4<0110011>; 1 drivers
v0x2184f30_0 .net *"_s56", 0 0, L_0x2187b40; 1 drivers
v0x2184e30_0 .net *"_s58", 6 0, C4<0010011>; 1 drivers
v0x21850c0_0 .net *"_s6", 6 0, C4<0000011>; 1 drivers
v0x2184fb0_0 .net *"_s60", 0 0, L_0x2187d00; 1 drivers
v0x2185260_0 .net *"_s62", 0 0, L_0x2187500; 1 drivers
v0x2185140_0 .net *"_s64", 6 0, C4<0000011>; 1 drivers
v0x21851e0_0 .net *"_s66", 0 0, L_0x2187f50; 1 drivers
v0x2185420_0 .net *"_s68", 0 0, L_0x2188040; 1 drivers
v0x21854a0_0 .net *"_s70", 0 0, C4<1>; 1 drivers
v0x21852e0_0 .net *"_s72", 0 0, C4<0>; 1 drivers
v0x2185380_0 .net *"_s8", 0 0, L_0x2186860; 1 drivers
E_0x21839c0 .event edge, v0x2183fa0_0;
L_0x2186730 .cmp/eq 7, L_0x2188320, C4<0010011>;
L_0x2186860 .cmp/eq 7, L_0x2188320, C4<0000011>;
L_0x2186ae0 .cmp/eq 7, L_0x2188320, C4<0100011>;
L_0x2186d50 .functor MUXZ 1, C4<0>, C4<1>, L_0x2186bd0, C4<>;
L_0x2186fb0 .cmp/eq 7, L_0x2188320, C4<1100011>;
L_0x21871b0 .functor MUXZ 1, C4<0>, C4<1>, L_0x2186fb0, C4<>;
L_0x21873d0 .cmp/eq 7, L_0x2188320, C4<0000011>;
L_0x21875a0 .functor MUXZ 1, C4<0>, C4<1>, L_0x21873d0, C4<>;
L_0x2187780 .cmp/eq 7, L_0x2188320, C4<0100011>;
L_0x2187970 .functor MUXZ 1, C4<0>, C4<1>, L_0x2187780, C4<>;
L_0x2187b40 .cmp/eq 7, L_0x2188320, C4<0110011>;
L_0x2187d00 .cmp/eq 7, L_0x2188320, C4<0010011>;
L_0x2187f50 .cmp/eq 7, L_0x2188320, C4<0000011>;
L_0x2188180 .functor MUXZ 1, C4<0>, C4<1>, L_0x2188040, C4<>;
S_0x2183490 .scope module, "ALU_Control" "ALU_Control" 3 38, 5 1, S_0x21430c0;
 .timescale 0 0;
v0x21835f0_0 .net "ALUCtrl_o", 3 0, v0x21836c0_0; 1 drivers
v0x21836c0_0 .var "ALUCtrl_reg", 3 0;
v0x2183740_0 .net "ALUOp_i", 1 0, v0x217c3a0_0; 1 drivers
v0x21837f0_0 .net "funct_i", 31 0, v0x217dca0_0; 1 drivers
E_0x2183580 .event edge, v0x217c320_0, v0x217dc00_0;
S_0x2183070 .scope module, "PC" "PC" 3 45, 6 1, S_0x21430c0;
 .timescale 0 0;
v0x2183190_0 .alias "clk_i", 0 0, v0x2185b70_0;
v0x2183230_0 .net "pc_i", 31 0, L_0x2188a90; 1 drivers
v0x21832e0_0 .var "pc_o", 31 0;
v0x2183360_0 .alias "rst_i", 0 0, v0x2185e00_0;
v0x2183410_0 .alias "start_i", 0 0, v0x2185f00_0;
E_0x2183160/0 .event negedge, v0x2183360_0;
E_0x2183160/1 .event posedge, v0x217a8e0_0;
E_0x2183160 .event/or E_0x2183160/0, E_0x2183160/1;
S_0x2182e00 .scope module, "Add_PC" "Adder" 3 54, 7 1, S_0x21430c0;
 .timescale 0 0;
v0x2182ef0_0 .alias "data1_i", 31 0, v0x2185cf0_0;
v0x2182f70_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x2182ff0_0 .net "data_o", 31 0, L_0x21884b0; 1 drivers
L_0x21884b0 .arith/sum 32, v0x21832e0_0, C4<00000000000000000000000000000100>;
S_0x2182b30 .scope module, "Add_PC_branch" "Adder" 3 61, 7 1, S_0x21430c0;
 .timescale 0 0;
v0x2182c20_0 .net "data1_i", 31 0, v0x217cdb0_0; 1 drivers
v0x2182cd0_0 .net "data2_i", 31 0, L_0x2188810; 1 drivers
v0x2182d50_0 .net "data_o", 31 0, L_0x21885f0; 1 drivers
L_0x21885f0 .arith/sum 32, v0x217cdb0_0, L_0x2188810;
S_0x21827d0 .scope module, "And" "And" 3 68, 8 1, S_0x21430c0;
 .timescale 0 0;
v0x2182900_0 .alias "data1_i", 0 0, v0x2185aa0_0;
v0x21829d0_0 .alias "data2_i", 0 0, v0x2185e80_0;
v0x2182a80_0 .var "data_o", 0 0;
E_0x2182630 .event edge, v0x217c030_0, v0x217af40_0;
S_0x2182300 .scope module, "MUX_PC" "MUX32" 3 75, 9 1, S_0x21430c0;
 .timescale 0 0;
L_0x21889e0 .functor XNOR 1, v0x2182a80_0, C4<0>, C4<0>, C4<0>;
v0x21823f0_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x2182470_0 .net *"_s2", 0 0, L_0x21889e0; 1 drivers
v0x2182510_0 .alias "data1_i", 31 0, v0x2182ff0_0;
v0x21825b0_0 .net "data2_i", 31 0, v0x217bec0_0; 1 drivers
v0x2182690_0 .alias "data_o", 31 0, v0x2183230_0;
v0x2182710_0 .alias "select_i", 0 0, v0x2185f80_0;
L_0x2188a90 .functor MUXZ 32, v0x217bec0_0, L_0x21884b0, L_0x21889e0, C4<>;
S_0x2181de0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 83, 10 1, S_0x21430c0;
 .timescale 0 0;
L_0x2188f30 .functor BUFZ 32, L_0x2188c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2181ed0_0 .net *"_s0", 31 0, L_0x2188c20; 1 drivers
v0x2181f90_0 .net *"_s2", 31 0, L_0x2188da0; 1 drivers
v0x2182030_0 .net *"_s4", 29 0, L_0x2188cc0; 1 drivers
v0x21820d0_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x2182150_0 .alias "addr_i", 31 0, v0x2185cf0_0;
v0x2182200_0 .net "instr_o", 31 0, L_0x2188f30; 1 drivers
v0x2182280 .array "memory", 255 0, 31 0;
L_0x2188c20 .array/port v0x2182280, L_0x2188da0;
L_0x2188cc0 .part v0x21832e0_0, 2, 30;
L_0x2188da0 .concat [ 30 2 0 0], L_0x2188cc0, C4<00>;
S_0x2181620 .scope module, "Registers" "Registers" 3 89, 11 1, S_0x21430c0;
 .timescale 0 0;
L_0x21890d0 .functor BUFZ 32, L_0x2189030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2189270 .functor BUFZ 32, L_0x21891d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2181710_0 .alias "RDaddr_i", 4 0, v0x2185800_0;
v0x21817b0_0 .net "RDdata_i", 31 0, L_0x218b120; 1 drivers
v0x2181830_0 .net "RSaddr_i", 4 0, L_0x2189370; 1 drivers
v0x21818b0_0 .net "RSdata_o", 31 0, L_0x21890d0; 1 drivers
v0x2181960_0 .net "RTaddr_i", 4 0, L_0x2189460; 1 drivers
v0x21819e0_0 .net "RTdata_o", 31 0, L_0x2189270; 1 drivers
v0x2181a60_0 .alias "RegWrite_i", 0 0, v0x2185880_0;
v0x2181b30_0 .net *"_s0", 31 0, L_0x2189030; 1 drivers
v0x2181c00_0 .net *"_s4", 31 0, L_0x21891d0; 1 drivers
v0x2181c80_0 .alias "clk_i", 0 0, v0x2185b70_0;
v0x2181d60 .array "register", 31 0, 31 0;
L_0x2189030 .array/port v0x2181d60, L_0x2189370;
L_0x21891d0 .array/port v0x2181d60, L_0x2189460;
S_0x2180e00 .scope module, "Sign_Extend" "Sign_Extend" 3 101, 12 1, S_0x21430c0;
 .timescale 0 0;
L_0x2189640 .functor BUFZ 12, v0x2181540_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x21898c0 .functor XNOR 1, L_0x2189790, C4<0>, C4<0>, C4<0>;
v0x2180ef0_0 .net *"_s10", 0 0, L_0x21898c0; 1 drivers
v0x2180f90_0 .net *"_s12", 19 0, C4<00000000000000000000>; 1 drivers
v0x2181030_0 .net *"_s14", 19 0, C4<00000000000000000001>; 1 drivers
v0x21810d0_0 .net *"_s16", 19 0, L_0x21844b0; 1 drivers
v0x2181180_0 .net *"_s3", 11 0, L_0x2189640; 1 drivers
v0x2181220_0 .net *"_s7", 0 0, L_0x2189790; 1 drivers
v0x2181300_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x21813a0_0 .alias "data_i", 31 0, v0x2185c70_0;
RS_0x7f9fd15d6eb8 .resolv tri, L_0x2189550, L_0x21896f0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x21814c0_0 .net8 "data_o", 31 0, RS_0x7f9fd15d6eb8; 2 drivers
v0x2181540_0 .var "imm_reg", 11 0;
E_0x217c000 .event edge, v0x217dde0_0;
L_0x2189550 .part/pv L_0x2189640, 0, 12, 32;
L_0x21896f0 .part/pv L_0x21844b0, 12, 20, 32;
L_0x2189790 .part v0x2181540_0, 11, 1;
L_0x21844b0 .functor MUXZ 20, C4<00000000000000000001>, C4<00000000000000000000>, L_0x21898c0, C4<>;
S_0x2180930 .scope module, "MUX_ALUSrc" "MUX32" 3 107, 9 1, S_0x21430c0;
 .timescale 0 0;
L_0x2189ca0 .functor XNOR 1, v0x217c520_0, C4<0>, C4<0>, C4<0>;
v0x2180a20_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x2180ac0_0 .net *"_s2", 0 0, L_0x2189ca0; 1 drivers
v0x2180b60_0 .alias "data1_i", 31 0, v0x2185900_0;
v0x2180be0_0 .alias "data2_i", 31 0, v0x2185bf0_0;
v0x2180c90_0 .net "data_o", 31 0, L_0x2189da0; 1 drivers
v0x2180d40_0 .net "select_i", 0 0, v0x217c520_0; 1 drivers
L_0x2189da0 .functor MUXZ 32, v0x217dd40_0, v0x217d8d0_0, L_0x2189ca0, C4<>;
S_0x21803d0 .scope module, "MUX_ALU_data1" "MUX3" 3 115, 13 1, S_0x21430c0;
 .timescale 0 0;
v0x2180520_0 .net "data1_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x21805e0_0 .net "data2_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2180680_0 .net "data3_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2180720_0 .net "data_o", 31 0, v0x21807d0_0; 1 drivers
v0x21807d0_0 .var "data_reg", 31 0;
v0x2180870_0 .net "select_i", 1 0, v0x2179cd0_0; 1 drivers
E_0x21804c0 .event edge, v0x2179c30_0, v0x2180680_0, v0x21805e0_0, v0x2180520_0;
S_0x217fe90 .scope module, "MUX_ALU_data2" "MUX3" 3 124, 13 1, S_0x21430c0;
 .timescale 0 0;
v0x2180000_0 .net "data1_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x21800c0_0 .net "data2_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2180160_0 .net "data3_i", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x2180200_0 .net "data_o", 31 0, v0x21802b0_0; 1 drivers
v0x21802b0_0 .var "data_reg", 31 0;
v0x2180350_0 .net "select_i", 1 0, v0x2179e60_0; 1 drivers
E_0x217ff80 .event edge, v0x2179dc0_0, v0x2180160_0, v0x21800c0_0, v0x2180000_0;
S_0x217f760 .scope module, "ALU" "ALU" 3 133, 14 1, S_0x21430c0;
 .timescale 0 0;
L_0x218a0c0 .functor BUFZ 32, v0x217fe10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x217f880_0 .alias "ALUCtrl_i", 3 0, v0x21835f0_0;
v0x217f940_0 .net "Zero_o", 0 0, L_0x218a160; 1 drivers
v0x217f9f0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x217fa70_0 .net *"_s4", 0 0, L_0x2189a40; 1 drivers
v0x217fb20_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x217fbc0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x217fc60_0 .net "data1_i", 31 0, v0x217d530_0; 1 drivers
v0x217fce0_0 .alias "data2_i", 31 0, v0x2180c90_0;
v0x217fd60_0 .net "data_o", 31 0, L_0x218a0c0; 1 drivers
v0x217fe10_0 .var "data_reg", 31 0;
E_0x217f850 .event edge, v0x217f880_0, v0x217fce0_0, v0x217d2e0_0;
L_0x2189a40 .cmp/eq 32, v0x217fe10_0, C4<00000000000000000000000000000000>;
L_0x218a160 .functor MUXZ 1, C4<0>, C4<1>, L_0x2189a40, C4<>;
S_0x217e9b0 .scope module, "Data_Memory" "Data_Memory" 3 142, 15 1, S_0x21430c0;
 .timescale 0 0;
L_0x218a510 .functor XNOR 1, v0x217b160_0, C4<1>, C4<0>, C4<0>;
L_0x218a2e0 .functor XNOR 1, L_0x218a740, C4<0>, C4<0>, C4<0>;
v0x217eaa0_0 .net "MemRead_i", 0 0, v0x217b160_0; 1 drivers
v0x217eb50_0 .net "MemWrite_i", 0 0, v0x217b300_0; 1 drivers
v0x217ec00_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x217ec80_0 .net *"_s10", 0 0, L_0x218a2e0; 1 drivers
v0x217ed30_0 .net *"_s12", 23 0, C4<000000000000000000000000>; 1 drivers
v0x217edb0_0 .net *"_s14", 23 0, C4<000000000000000000000001>; 1 drivers
v0x217ee70_0 .net *"_s16", 23 0, L_0x218a820; 1 drivers
v0x217eef0_0 .net *"_s18", 7 0, L_0x218ab70; 1 drivers
v0x217efe0_0 .net *"_s2", 0 0, L_0x218a510; 1 drivers
v0x217f080_0 .net *"_s20", 31 0, L_0x218ac10; 1 drivers
v0x217f120_0 .net *"_s22", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x217f1c0_0 .net *"_s4", 7 0, L_0x218a610; 1 drivers
v0x217f260_0 .net *"_s7", 0 0, L_0x218a740; 1 drivers
v0x217f300_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x217f420_0 .alias "addr_i", 31 0, v0x2185680_0;
v0x217f4a0_0 .alias "clk_i", 0 0, v0x2185b70_0;
v0x217f380_0 .net "data_i", 31 0, v0x217b830_0; 1 drivers
v0x217f640_0 .net "data_o", 31 0, L_0x218ad90; 1 drivers
v0x217f520 .array "memory", 31 0, 7 0;
L_0x218a610 .array/port v0x217f520, v0x217ae10_0;
L_0x218a740 .part L_0x218a610, 7, 1;
L_0x218a820 .functor MUXZ 24, C4<000000000000000000000001>, C4<000000000000000000000000>, L_0x218a2e0, C4<>;
L_0x218ab70 .array/port v0x217f520, v0x217ae10_0;
L_0x218ac10 .concat [ 8 24 0 0], L_0x218ab70, L_0x218a820;
L_0x218ad90 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x218ac10, L_0x218a510, C4<>;
S_0x217e490 .scope module, "MUX_MemtoReg" "MUX32" 3 152, 9 1, S_0x21430c0;
 .timescale 0 0;
L_0x218a9b0 .functor XNOR 1, v0x217a3e0_0, C4<0>, C4<0>, C4<0>;
v0x217e580_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x217e640_0 .net *"_s2", 0 0, L_0x218a9b0; 1 drivers
v0x217e6e0_0 .net "data1_i", 31 0, v0x217a1f0_0; 1 drivers
v0x217e790_0 .net "data2_i", 31 0, v0x217ab00_0; 1 drivers
v0x217e870_0 .alias "data_o", 31 0, v0x21817b0_0;
v0x217e8f0_0 .net "select_i", 0 0, v0x217a3e0_0; 1 drivers
L_0x218b120 .functor MUXZ 32, v0x217ab00_0, v0x217a1f0_0, L_0x218a9b0, C4<>;
S_0x217dfe0 .scope module, "IF_ID" "IF_ID" 3 160, 16 1, S_0x21430c0;
 .timescale 0 0;
v0x217e0d0_0 .alias "PC_i", 31 0, v0x2185cf0_0;
v0x217e190_0 .net "PC_o", 31 0, v0x217e210_0; 1 drivers
v0x217e210_0 .var "PC_reg", 31 0;
v0x217e290_0 .alias "clk_i", 0 0, v0x2185b70_0;
v0x217e310_0 .alias "inst_i", 31 0, v0x2182200_0;
v0x217e390_0 .alias "inst_o", 31 0, v0x2185c70_0;
v0x217e410_0 .var "inst_reg", 31 0;
S_0x217c1b0 .scope module, "ID_EX" "ID_EX" 3 169, 17 1, S_0x21430c0;
 .timescale 0 0;
v0x217c2a0_0 .alias "ALUOp_i", 1 0, v0x21839f0_0;
v0x217c320_0 .alias "ALUOp_o", 1 0, v0x2183740_0;
v0x217c3a0_0 .var "ALUOp_reg", 1 0;
v0x217c420_0 .alias "ALUSrc_i", 0 0, v0x2183b20_0;
v0x217c4a0_0 .alias "ALUSrc_o", 0 0, v0x2180d40_0;
v0x217c520_0 .var "ALUSrc_reg", 0 0;
v0x217c5c0_0 .alias "Branch_i", 0 0, v0x2183bd0_0;
v0x217c660_0 .net "Branch_o", 0 0, v0x217c730_0; 1 drivers
v0x217c730_0 .var "Branch_reg", 0 0;
v0x217c7b0_0 .alias "MemRead_i", 0 0, v0x2183cb0_0;
v0x217c850_0 .net "MemRead_o", 0 0, v0x217c900_0; 1 drivers
v0x217c900_0 .var "MemRead_reg", 0 0;
v0x217c9a0_0 .alias "MemWrite_i", 0 0, v0x2183d60_0;
v0x217ca40_0 .net "MemWrite_o", 0 0, v0x217cb40_0; 1 drivers
v0x217cb40_0 .var "MemWrite_reg", 0 0;
v0x217cbe0_0 .alias "MemtoReg_i", 0 0, v0x2183e20_0;
v0x217cac0_0 .net "MemtoReg_o", 0 0, v0x217cd10_0; 1 drivers
v0x217cd10_0 .var "MemtoReg_reg", 0 0;
v0x217cc60_0 .alias "PC_i", 31 0, v0x217e190_0;
v0x217ce50_0 .alias "PC_o", 31 0, v0x2182c20_0;
v0x217cdb0_0 .var "PC_reg", 31 0;
v0x217cfa0_0 .net "RDaddr_i", 4 0, L_0x218c030; 1 drivers
v0x217cef0_0 .net "RDaddr_o", 4 0, v0x217d110_0; 1 drivers
v0x217d110_0 .var "RDaddr_reg", 4 0;
v0x217d020_0 .net "RSaddr_i", 4 0, L_0x218bde0; 1 drivers
v0x217d260_0 .net "RSaddr_o", 4 0, v0x217d1c0_0; 1 drivers
v0x217d1c0_0 .var "RSaddr_reg", 4 0;
v0x217d3c0_0 .alias "RSdata_i", 31 0, v0x21818b0_0;
v0x217d2e0_0 .alias "RSdata_o", 31 0, v0x217fc60_0;
v0x217d530_0 .var "RSdata_reg", 31 0;
v0x217d440_0 .net "RTaddr_i", 4 0, L_0x218bf90; 1 drivers
v0x217d6b0_0 .net "RTaddr_o", 4 0, v0x217d5b0_0; 1 drivers
v0x217d5b0_0 .var "RTaddr_reg", 4 0;
v0x217d630_0 .alias "RTdata_i", 31 0, v0x21819e0_0;
v0x217d850_0 .alias "RTdata_o", 31 0, v0x2185900_0;
v0x217d8d0_0 .var "RTdata_reg", 31 0;
v0x217d730_0 .alias "RegWrite_i", 0 0, v0x2184020_0;
v0x217d7d0_0 .net "RegWrite_o", 0 0, v0x217dac0_0; 1 drivers
v0x217dac0_0 .var "RegWrite_reg", 0 0;
v0x217db60_0 .alias "clk_i", 0 0, v0x2185b70_0;
v0x217d950_0 .alias "imm_i", 31 0, v0x21814c0_0;
v0x217d9f0_0 .alias "imm_o", 31 0, v0x2185bf0_0;
v0x217dd40_0 .var "imm_reg", 31 0;
v0x217dde0_0 .alias "inst_i", 31 0, v0x2185c70_0;
v0x217dc00_0 .alias "inst_o", 31 0, v0x21837f0_0;
v0x217dca0_0 .var "inst_reg", 31 0;
S_0x217ac30 .scope module, "EX_MEM" "EX_MEM" 3 204, 18 1, S_0x21430c0;
 .timescale 0 0;
v0x217a9e0_0 .alias "ALUResult_i", 31 0, v0x217fd60_0;
v0x217ad60_0 .alias "ALUResult_o", 31 0, v0x2185680_0;
v0x217ae10_0 .var "ALUResult_reg", 31 0;
v0x217ae90_0 .alias "Branch_i", 0 0, v0x217c660_0;
v0x217af40_0 .alias "Branch_o", 0 0, v0x2185aa0_0;
v0x217afe0_0 .var "Branch_reg", 0 0;
v0x217b060_0 .alias "MemRead_i", 0 0, v0x217c850_0;
v0x217b0e0_0 .alias "MemRead_o", 0 0, v0x217eaa0_0;
v0x217b160_0 .var "MemRead_reg", 0 0;
v0x217b1e0_0 .alias "MemWrite_i", 0 0, v0x217ca40_0;
v0x217b260_0 .alias "MemWrite_o", 0 0, v0x217eb50_0;
v0x217b300_0 .var "MemWrite_reg", 0 0;
v0x217b410_0 .alias "MemtoReg_i", 0 0, v0x217cac0_0;
v0x217b4b0_0 .net "MemtoReg_o", 0 0, v0x217b5b0_0; 1 drivers
v0x217b5b0_0 .var "MemtoReg_reg", 0 0;
v0x217b630_0 .alias "RDaddr_i", 4 0, v0x217cef0_0;
v0x217b530_0 .alias "RDaddr_o", 4 0, v0x2185700_0;
v0x217b7b0_0 .var "RDaddr_reg", 4 0;
v0x217b8d0_0 .alias "RTdata_i", 31 0, v0x2185900_0;
v0x217b950_0 .alias "RTdata_o", 31 0, v0x217f380_0;
v0x217b830_0 .var "RTdata_reg", 31 0;
v0x217ba80_0 .alias "RegWrite_i", 0 0, v0x217d7d0_0;
v0x217b9d0_0 .alias "RegWrite_o", 0 0, v0x2185780_0;
v0x217bc10_0 .var "RegWrite_reg", 0 0;
v0x217bb00_0 .alias "clk_i", 0 0, v0x2185b70_0;
v0x217bd60_0 .alias "sum_i", 31 0, v0x2182d50_0;
v0x217bc90_0 .alias "sum_o", 31 0, v0x21825b0_0;
v0x217bec0_0 .var "sum_reg", 31 0;
v0x217bde0_0 .alias "zero_i", 0 0, v0x217f940_0;
v0x217c030_0 .alias "zero_o", 0 0, v0x2185e80_0;
v0x217bf40_0 .var "zero_reg", 0 0;
S_0x2179f60 .scope module, "MEM_WB" "MEM_WB" 3 229, 19 1, S_0x21430c0;
 .timescale 0 0;
v0x217a090_0 .alias "ALUResult_i", 31 0, v0x2185680_0;
v0x217a150_0 .alias "ALUResult_o", 31 0, v0x217e6e0_0;
v0x217a1f0_0 .var "ALUResult_reg", 31 0;
v0x217a290_0 .alias "MemtoReg_i", 0 0, v0x217b4b0_0;
v0x217a340_0 .alias "MemtoReg_o", 0 0, v0x217e8f0_0;
v0x217a3e0_0 .var "MemtoReg_reg", 0 0;
v0x217a480_0 .alias "RDaddr_i", 4 0, v0x2185700_0;
v0x217a500_0 .alias "RDaddr_o", 4 0, v0x2185800_0;
v0x217a5b0_0 .var "RDaddr_reg", 4 0;
v0x217a630_0 .alias "RegWrite_i", 0 0, v0x2185780_0;
v0x217a740_0 .alias "RegWrite_o", 0 0, v0x2185880_0;
v0x217a7f0_0 .var "RegWrite_reg", 0 0;
v0x217a8e0_0 .alias "clk_i", 0 0, v0x2185b70_0;
v0x217a960_0 .alias "mem_i", 31 0, v0x217f640_0;
v0x217aa60_0 .alias "mem_o", 31 0, v0x217e790_0;
v0x217ab00_0 .var "mem_reg", 31 0;
E_0x2179a80 .event posedge, v0x217a8e0_0;
S_0x211df40 .scope module, "Forward" "Forward" 3 244, 20 1, S_0x21430c0;
 .timescale 0 0;
v0x20b2180_0 .alias "EX_MEM_RDaddr_i", 4 0, v0x2185700_0;
v0x21798c0_0 .alias "EX_MEM_RegWrite_i", 0 0, v0x2185780_0;
v0x2179960_0 .alias "ID_EX_RSaddr_i", 4 0, v0x217d260_0;
v0x2179a00_0 .alias "ID_EX_RTaddr_i", 4 0, v0x217d6b0_0;
v0x2179ab0_0 .alias "MEM_WB_RDaddr_i", 4 0, v0x2185800_0;
v0x2179b50_0 .alias "MEM_WB_RegWrite_i", 0 0, v0x2185880_0;
v0x2179c30_0 .alias "select1_o", 1 0, v0x2180870_0;
v0x2179cd0_0 .var "select1_reg", 1 0;
v0x2179dc0_0 .alias "select2_o", 1 0, v0x2180350_0;
v0x2179e60_0 .var "select2_reg", 1 0;
E_0x2144d30/0 .event edge, v0x2179b50_0, v0x21798c0_0, v0x2179ab0_0, v0x20b2180_0;
E_0x2144d30/1 .event edge, v0x2179a00_0, v0x2179960_0;
E_0x2144d30 .event/or E_0x2144d30/0, E_0x2144d30/1;
    .scope S_0x21838d0;
T_0 ;
    %wait E_0x21839c0;
    %load/v 8, v0x2183fa0_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/0xz  T_0.0, 4;
    %movi 8, 2, 2;
    %set/v v0x2183aa0_0, 8, 2;
    %set/v v0x2183ed0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x2183fa0_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/0xz  T_0.2, 4;
    %set/v v0x2183aa0_0, 1, 2;
    %set/v v0x2183ed0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x2183fa0_0, 7;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_0.4, 4;
    %set/v v0x2183aa0_0, 0, 2;
    %set/v v0x2183ed0_0, 1, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x2183fa0_0, 7;
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_0.6, 4;
    %set/v v0x2183aa0_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %load/v 8, v0x2183fa0_0, 7;
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_0.8, 4;
    %movi 8, 1, 2;
    %set/v v0x2183aa0_0, 8, 2;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2183490;
T_1 ;
    %wait E_0x2183580;
    %load/v 8, v0x2183740_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_1.0, 4;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x21837f0_0, 3;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 3;
T_1.3 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x21837f0_0, 7;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 7;
T_1.7 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 2, 4;
    %set/v v0x21836c0_0, 8, 4;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 8, v0x21837f0_0, 7;
    %jmp T_1.11;
T_1.10 ;
    %mov 8, 2, 7;
T_1.11 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_1.12, 4;
    %movi 8, 6, 4;
    %set/v v0x21836c0_0, 8, 4;
    %jmp T_1.13;
T_1.12 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 8, v0x21837f0_0, 7;
    %jmp T_1.15;
T_1.14 ;
    %mov 8, 2, 7;
T_1.15 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_1.16, 4;
    %movi 8, 7, 4;
    %set/v v0x21836c0_0, 8, 4;
T_1.16 ;
T_1.13 ;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.18, 4;
    %load/x1p 8, v0x21837f0_0, 3;
    %jmp T_1.19;
T_1.18 ;
    %mov 8, 2, 3;
T_1.19 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_1.20, 4;
    %set/v v0x21836c0_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.22, 4;
    %load/x1p 8, v0x21837f0_0, 3;
    %jmp T_1.23;
T_1.22 ;
    %mov 8, 2, 3;
T_1.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_1.24, 4;
    %movi 8, 1, 4;
    %set/v v0x21836c0_0, 8, 4;
T_1.24 ;
T_1.21 ;
T_1.5 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x2183740_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x2183740_0, 2;
    %cmpi/u 9, 0, 2;
    %or 8, 4, 1;
    %jmp/0xz  T_1.26, 8;
    %movi 8, 2, 4;
    %set/v v0x21836c0_0, 8, 4;
    %jmp T_1.27;
T_1.26 ;
    %load/v 8, v0x2183740_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.28, 4;
    %movi 8, 6, 4;
    %set/v v0x21836c0_0, 8, 4;
T_1.28 ;
T_1.27 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x2183070;
T_2 ;
    %wait E_0x2183160;
    %load/v 8, v0x2183360_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x21832e0_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x2183410_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x2183230_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x21832e0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x21832e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x21832e0_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x21827d0;
T_3 ;
    %set/v v0x2182a80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x21827d0;
T_4 ;
    %wait E_0x2182630;
    %load/v 8, v0x2182900_0, 1;
    %load/v 9, v0x21829d0_0, 1;
    %and 8, 9, 1;
    %set/v v0x2182a80_0, 8, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2181620;
T_5 ;
    %wait E_0x2179a80;
    %load/v 8, v0x2181a60_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x21817b0_0, 32;
    %ix/getv 3, v0x2181710_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2181d60, 0, 8;
t_0 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2180e00;
T_6 ;
    %wait E_0x217c000;
    %load/v 8, v0x21813a0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 19, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x21813a0_0, 7; Select 7 out of 32 bits
    %mov 16, 0, 1;
    %cmpi/u 9, 11, 8;
    %or 8, 4, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.2, 4;
    %load/x1p 8, v0x21813a0_0, 12;
    %jmp T_6.3;
T_6.2 ;
    %mov 8, 2, 12;
T_6.3 ;
; Save base=8 wid=12 in lookaside.
    %set/v v0x2181540_0, 8, 12;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x21813a0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_6.4, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.6, 4;
    %load/x1p 8, v0x21813a0_0, 5;
    %jmp T_6.7;
T_6.6 ;
    %mov 8, 2, 5;
T_6.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x2181540_0, 8, 5;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.8, 4;
    %load/x1p 8, v0x21813a0_0, 7;
    %jmp T_6.9;
T_6.8 ;
    %mov 8, 2, 7;
T_6.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 5, 0;
    %set/x0 v0x2181540_0, 8, 7;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v0x21813a0_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_6.10, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.12, 4;
    %load/x1p 8, v0x21813a0_0, 4;
    %jmp T_6.13;
T_6.12 ;
    %mov 8, 2, 4;
T_6.13 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x2181540_0, 8, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.14, 4;
    %load/x1p 8, v0x21813a0_0, 6;
    %jmp T_6.15;
T_6.14 ;
    %mov 8, 2, 6;
T_6.15 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 4, 0;
    %set/x0 v0x2181540_0, 8, 6;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.16, 4;
    %load/x1p 8, v0x21813a0_0, 1;
    %jmp T_6.17;
T_6.16 ;
    %mov 8, 2, 1;
T_6.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 10, 0;
    %set/x0 v0x2181540_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.18, 4;
    %load/x1p 8, v0x21813a0_0, 1;
    %jmp T_6.19;
T_6.18 ;
    %mov 8, 2, 1;
T_6.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 11, 0;
    %set/x0 v0x2181540_0, 8, 1;
T_6.10 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x21803d0;
T_7 ;
    %wait E_0x21804c0;
    %load/v 8, v0x2180870_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/v 8, v0x2180520_0, 32;
    %set/v v0x21807d0_0, 8, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/v 8, v0x21805e0_0, 32;
    %set/v v0x21807d0_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x2180680_0, 32;
    %set/v v0x21807d0_0, 8, 32;
    %jmp T_7.3;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x217fe90;
T_8 ;
    %wait E_0x217ff80;
    %load/v 8, v0x2180350_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/v 8, v0x2180000_0, 32;
    %set/v v0x21802b0_0, 8, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/v 8, v0x21800c0_0, 32;
    %set/v v0x21802b0_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x2180160_0, 32;
    %set/v v0x21802b0_0, 8, 32;
    %jmp T_8.3;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x217f760;
T_9 ;
    %wait E_0x217f850;
    %load/v 8, v0x217f880_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/v 8, v0x217fc60_0, 32;
    %load/v 40, v0x217fce0_0, 32;
    %add 8, 40, 32;
    %set/v v0x217fe10_0, 8, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/v 8, v0x217fc60_0, 32;
    %load/v 40, v0x217fce0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x217fe10_0, 8, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/v 8, v0x217fc60_0, 32;
    %load/v 40, v0x217fce0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x217fe10_0, 8, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/v 8, v0x217fc60_0, 32;
    %load/v 40, v0x217fce0_0, 32;
    %and 8, 40, 32;
    %set/v v0x217fe10_0, 8, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0x217fc60_0, 32;
    %load/v 40, v0x217fce0_0, 32;
    %or 8, 40, 32;
    %set/v v0x217fe10_0, 8, 32;
    %jmp T_9.5;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x217e9b0;
T_10 ;
    %wait E_0x2179a80;
    %load/v 8, v0x217eb50_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x217f380_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x217f420_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x217f520, 0, 8;
t_1 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x217dfe0;
T_11 ;
    %wait E_0x2179a80;
    %load/v 8, v0x217e0d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217e210_0, 0, 8;
    %load/v 8, v0x217e310_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217e410_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0x217c1b0;
T_12 ;
    %wait E_0x2179a80;
    %load/v 8, v0x217cc60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217cdb0_0, 0, 8;
    %load/v 8, v0x217dde0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217dca0_0, 0, 8;
    %load/v 8, v0x217d3c0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217d530_0, 0, 8;
    %load/v 8, v0x217d630_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217d8d0_0, 0, 8;
    %load/v 8, v0x217d950_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217dd40_0, 0, 8;
    %load/v 8, v0x217d020_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x217d1c0_0, 0, 8;
    %load/v 8, v0x217d440_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x217d5b0_0, 0, 8;
    %load/v 8, v0x217cfa0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x217d110_0, 0, 8;
    %load/v 8, v0x217c2a0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x217c3a0_0, 0, 8;
    %load/v 8, v0x217c420_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217c520_0, 0, 8;
    %load/v 8, v0x217c5c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217c730_0, 0, 8;
    %load/v 8, v0x217c7b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217c900_0, 0, 8;
    %load/v 8, v0x217c9a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217cb40_0, 0, 8;
    %load/v 8, v0x217d730_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217dac0_0, 0, 8;
    %load/v 8, v0x217cbe0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217cd10_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_0x217ac30;
T_13 ;
    %wait E_0x2179a80;
    %load/v 8, v0x217bd60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217bec0_0, 0, 8;
    %load/v 8, v0x217a9e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217ae10_0, 0, 8;
    %load/v 8, v0x217bde0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217bf40_0, 0, 8;
    %load/v 8, v0x217b8d0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217b830_0, 0, 8;
    %load/v 8, v0x217b630_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x217b7b0_0, 0, 8;
    %load/v 8, v0x217ae90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217afe0_0, 0, 8;
    %load/v 8, v0x217b060_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217b160_0, 0, 8;
    %load/v 8, v0x217b1e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217b300_0, 0, 8;
    %load/v 8, v0x217ba80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217bc10_0, 0, 8;
    %load/v 8, v0x217b410_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217b5b0_0, 0, 8;
    %jmp T_13;
    .thread T_13;
    .scope S_0x2179f60;
T_14 ;
    %wait E_0x2179a80;
    %load/v 8, v0x217a960_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217ab00_0, 0, 8;
    %load/v 8, v0x217a090_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x217a1f0_0, 0, 8;
    %load/v 8, v0x217a480_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x217a5b0_0, 0, 8;
    %load/v 8, v0x217a630_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217a7f0_0, 0, 8;
    %load/v 8, v0x217a290_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x217a3e0_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x211df40;
T_15 ;
    %wait E_0x2144d30;
    %load/v 8, v0x21798c0_0, 1;
    %load/v 9, v0x2179960_0, 5;
    %load/v 14, v0x20b2180_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %movi 8, 2, 2;
    %set/v v0x2179cd0_0, 8, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x2179b50_0, 1;
    %load/v 9, v0x2179960_0, 5;
    %load/v 14, v0x2179ab0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %movi 8, 1, 2;
    %set/v v0x2179cd0_0, 8, 2;
    %jmp T_15.3;
T_15.2 ;
    %set/v v0x2179cd0_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %load/v 8, v0x21798c0_0, 1;
    %load/v 9, v0x2179a00_0, 5;
    %load/v 14, v0x20b2180_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %movi 8, 2, 2;
    %set/v v0x2179e60_0, 8, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v0x2179b50_0, 1;
    %load/v 9, v0x2179a00_0, 5;
    %load/v 14, v0x2179ab0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.6, 8;
    %movi 8, 1, 2;
    %set/v v0x2179e60_0, 8, 2;
    %jmp T_15.7;
T_15.6 ;
    %set/v v0x2179e60_0, 0, 2;
T_15.7 ;
T_15.5 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x2148d70;
T_16 ;
    %delay 25, 0;
    %load/v 8, v0x21860e0_0, 1;
    %inv 8, 1;
    %set/v v0x21860e0_0, 8, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2148d70;
T_17 ;
    %set/v v0x2186390_0, 0, 32;
    %set/v v0x21865d0_0, 0, 32;
    %set/v v0x2186410_0, 0, 32;
    %set/v v0x2186490_0, 0, 32;
T_17.0 ;
    %load/v 8, v0x2186490_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_17.1, 5;
    %ix/getv/s 3, v0x2186490_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2182280, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2186490_0, 32;
    %set/v v0x2186490_0, 8, 32;
    %jmp T_17.0;
T_17.1 ;
    %set/v v0x2186490_0, 0, 32;
T_17.2 ;
    %load/v 8, v0x2186490_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_17.3, 5;
    %ix/getv/s 3, v0x2186490_0;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v0x217f520, 0, 8;
t_3 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2186490_0, 32;
    %set/v v0x2186490_0, 8, 32;
    %jmp T_17.2;
T_17.3 ;
    %set/v v0x2186490_0, 0, 32;
T_17.4 ;
    %load/v 8, v0x2186490_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_17.5, 5;
    %ix/getv/s 3, v0x2186490_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x2181d60, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x2186490_0, 32;
    %set/v v0x2186490_0, 8, 32;
    %jmp T_17.4;
T_17.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x2182280;
    %vpi_func 2 43 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x2186530_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x217f520, 8, 8;
    %set/v v0x21860e0_0, 1, 1;
    %set/v v0x217f5b0_0, 0, 1;
    %set/v v0x21862c0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x217f5b0_0, 1, 1;
    %set/v v0x21862c0_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_0x2148d70;
T_18 ;
    %wait E_0x2179a80;
    %load/v 8, v0x2186390_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 63 "$stop";
T_18.0 ;
    %vpi_call 2 70 "$fdisplay", v0x2186530_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d, inst_addr = %d", v0x2186390_0, v0x21862c0_0, v0x21865d0_0, v0x2186410_0, v0x21832e0_0, v0x2185cf0_0;
    %vpi_call 2 71 "$fdisplay", v0x2186530_0, "MUX_PC.data1_i = %d, MUX_PC.data2_i = %d, MUX_PC.select_i = %d, MUX_PC.data_o = %d", v0x2182510_0, v0x21825b0_0, v0x2182710_0, v0x2182690_0;
    %vpi_call 2 74 "$fdisplay", v0x2186530_0, "Registers";
    %vpi_call 2 75 "$fdisplay", v0x2186530_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x2181d60, 0>, &A<v0x2181d60, 8>, &A<v0x2181d60, 16>, &A<v0x2181d60, 24>;
    %vpi_call 2 76 "$fdisplay", v0x2186530_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x2181d60, 1>, &A<v0x2181d60, 9>, &A<v0x2181d60, 17>, &A<v0x2181d60, 25>;
    %vpi_call 2 77 "$fdisplay", v0x2186530_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x2181d60, 2>, &A<v0x2181d60, 10>, &A<v0x2181d60, 18>, &A<v0x2181d60, 26>;
    %vpi_call 2 78 "$fdisplay", v0x2186530_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x2181d60, 3>, &A<v0x2181d60, 11>, &A<v0x2181d60, 19>, &A<v0x2181d60, 27>;
    %vpi_call 2 79 "$fdisplay", v0x2186530_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x2181d60, 4>, &A<v0x2181d60, 12>, &A<v0x2181d60, 20>, &A<v0x2181d60, 28>;
    %vpi_call 2 80 "$fdisplay", v0x2186530_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x2181d60, 5>, &A<v0x2181d60, 13>, &A<v0x2181d60, 21>, &A<v0x2181d60, 29>;
    %vpi_call 2 81 "$fdisplay", v0x2186530_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x2181d60, 6>, &A<v0x2181d60, 14>, &A<v0x2181d60, 22>, &A<v0x2181d60, 30>;
    %vpi_call 2 82 "$fdisplay", v0x2186530_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x2181d60, 7>, &A<v0x2181d60, 15>, &A<v0x2181d60, 23>, &A<v0x2181d60, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 85 "$fdisplay", v0x2186530_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 86 "$fdisplay", v0x2186530_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 87 "$fdisplay", v0x2186530_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 88 "$fdisplay", v0x2186530_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 89 "$fdisplay", v0x2186530_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 90 "$fdisplay", v0x2186530_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 91 "$fdisplay", v0x2186530_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x217f520, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x217f520, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x217f520, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x217f520, 8;
    %vpi_call 2 92 "$fdisplay", v0x2186530_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 94 "$fdisplay", v0x2186530_0, "\012";
    %load/v 8, v0x2186390_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x2186390_0, 8, 32;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "ALU_Control.v";
    "PC.v";
    "Adder.v";
    "And.v";
    "MUX32.v";
    "Instruction_Memory.v";
    "Registers.v";
    "Sign_Extend.v";
    "MUX3.v";
    "ALU.v";
    "Data_Memory.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "Forward.v";
