;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-128
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	ADD 240, 60
	CMP @13, 0
	SUB 71, <-33
	ADD #12, 100
	SUB -2, @12
	SLT 240, 60
	SUB @0, @2
	JMN <-127, 100
	DJN 130, 9
	SUB @13, 0
	SUB @121, 106
	SUB @0, @2
	CMP -207, <-128
	CMP -207, <-128
	SLT -1, 1
	SUB @0, @2
	SUB 3, @220
	ADD -2, @12
	SLT 1, 301
	SPL 0, #2
	SPL 0, #2
	SPL 0, <-2
	SLT 20, @12
	JMZ 130, 9
	ADD #270, <1
	ADD 300, 90
	ADD 300, 90
	SUB #100, @30
	SUB @121, 106
	SUB <-0, 900
	SUB 71, <-33
	ADD #270, <1
	SLT 20, @12
	ADD 300, 90
	SLT 20, @12
	ADD 210, 60
	ADD 10, 2
	ADD 10, 2
	SLT 20, @12
	SLT 20, @12
	CMP @13, 0
	CMP -207, <-128
	SLT 20, @12
	SLT 20, @12
	MOV -1, <-20
	MOV -4, <-20
	MOV -4, <-20
	ADD 240, 60
