Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Jul 17 20:27:50 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_control_sets -verbose -file pid_overlay_wrapper_control_sets_placed.rpt
| Design       : pid_overlay_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    99 |
| Unused register locations in slices containing registers |   205 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5856 |         1086 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             583 |          150 |
| Yes          | No                    | No                     |            1552 |          298 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             660 |          181 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                          |                                                                                       Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U9/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                            |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U12/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q                              |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U7/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                            |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U11/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                     |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U6/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                            |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U12/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                     |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U11/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q                              |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U10/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q                              |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U4/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                            |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U10/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                     |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U8/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                            |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U5/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/state_up[0]                                                            |                1 |              1 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                                                              |                1 |              2 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] |                1 |              3 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] |                2 |              3 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[3] |                1 |              3 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                   |                1 |              4 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                   |                1 |              4 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/userReset/U0/EXT_LPF/lpf_int                                                                                                                                                   |                1 |              4 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                               |                2 |              4 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                               |                2 |              4 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/userReset/U0/SEQ/seq_cnt_en                                                                                                                        | pid_overlay_i/userReset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                             |                1 |              6 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U7/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][1]                                |                3 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U5/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][1]                                |                2 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U8/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][1]                                |                2 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U6/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][1]                                |                2 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U4/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][1]                                |                2 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U9/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][1]                                |                2 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U12/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][0]                          |                1 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U11/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][0]                          |                1 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U10/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][0]                          |                1 |              7 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                                              |                2 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]       |                                                                                                                                                                                              |                5 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[1]      |                2 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                 |                3 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[1]      |                1 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/waddr                                                                                                                  |                                                                                                                                                                                              |                2 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[1]      |                1 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                                                              |                3 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                              |                4 |              8 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                                              |                4 |             13 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                                              |                2 |             14 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                              |                2 |             14 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]        |                3 |             15 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]        |                2 |             15 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]        |                3 |             15 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                                              |                3 |             16 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                                              |                5 |             17 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                                                                              |                7 |             17 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U12/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][4]                          |                3 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U8/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][2]                                |                6 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U2/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[4]      |                4 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U6/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][2]                                |                6 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U3/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[4]      |                5 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U11/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][4]                          |                4 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U5/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][2]                                |                6 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U9/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][2]                                |                6 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fdiv_32ns_32ndEe_U10/pid_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0][4]                          |                4 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_faddfsub_32nsbkb_U1/pid_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[4]      |                4 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U7/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][2]                                |                7 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_fmul_32ns_32ncud_U4/pid_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[0][2]                                |                6 |             22 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                                                              |                5 |             28 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                                                              |                5 |             28 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                                                              |                6 |             28 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                                                              |                6 |             28 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ar_hs                                                                                                                  | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                  |               12 |             30 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_target_pitch[31]_i_1_n_0                                                                                           | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                9 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/reg_2860                                                                                                                                |                                                                                                                                                                                              |                6 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Ki_yaw[31]_i_1_n_0                                                                                                 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                9 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                                              |                9 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_dt[31]_i_1_n_0                                                                                                     | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               11 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Kd_yaw[31]_i_1_n_0                                                                                                 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                8 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Ki_roll[31]_i_1_n_0                                                                                                | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               10 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Kp_pitch[31]_i_1_n_0                                                                                               | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                8 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_current_pitch[31]_i_1_n_0                                                                                          | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                7 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_current_roll[31]_i_1_n_0                                                                                           | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                6 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_current_yaw[31]_i_1_n_0                                                                                            | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                8 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_target_roll[31]_i_1_n_0                                                                                            | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                5 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Kp_roll[31]_i_1_n_0                                                                                                | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               10 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Kd_pitch[31]_i_1_n_0                                                                                               | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               12 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Kd_roll[31]_i_1_n_0                                                                                                | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               10 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Ki_pitch[31]_i_1_n_0                                                                                               | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               11 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_target_yaw[31]_i_1_n_0                                                                                             | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                9 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/int_Kp_yaw[31]_i_1_n_0                                                                                                 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |                8 |             32 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                                              |                6 |             45 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                                              |                6 |             45 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pidInterconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                       |               12 |             59 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/ap_CS_fsm_state27                                                                                                                       |                                                                                                                                                                                              |               12 |             64 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/reg_2800                                                                                                                                |                                                                                                                                                                                              |               11 |             64 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               28 |             95 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/ap_CS_fsm_state51                                                                                                                       |                                                                                                                                                                                              |               18 |             96 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/ap_CS_fsm_state37                                                                                                                       |                                                                                                                                                                                              |               26 |             96 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/ap_CS_fsm_state19                                                                                                                       |                                                                                                                                                                                              |               20 |             96 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/ap_CS_fsm_state12                                                                                                                       |                                                                                                                                                                                              |               24 |             96 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/ap_CS_fsm_state70                                                                                                                       | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                       |               22 |             96 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/reg_2980                                                                                                                                |                                                                                                                                                                                              |               18 |             96 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/reg_2530                                                                                                                                |                                                                                                                                                                                              |               16 |             96 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 | pid_overlay_i/pid_0/inst/pid_CTRL_s_axi_U/E[0]                                                                                                                   |                                                                                                                                                                                              |               81 |            512 |
|  pid_overlay_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                                                              |             1122 |           5971 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    12 |
| 2      |                     1 |
| 3      |                     3 |
| 4      |                     5 |
| 6      |                     1 |
| 7      |                     9 |
| 8      |                     9 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     3 |
| 16+    |                    53 |
+--------+-----------------------+


