CORE
initial1.sv

^\[main\.a0\] always main\.x: ASSUMED$
^\[main\.p0\] main\.x: PROVED \(CT=0\)$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
