
---------- Begin Simulation Statistics ----------
final_tick                               15691059795438                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138904                       # Simulator instruction rate (inst/s)
host_mem_usage                               17332144                       # Number of bytes of host memory used
host_op_rate                                   257717                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5188.03                       # Real time elapsed on the host
host_tick_rate                                7672036                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   720636881                       # Number of instructions simulated
sim_ops                                    1337044808                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039803                       # Number of seconds simulated
sim_ticks                                 39802718106                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       481835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests       964536                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          491                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   9                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 11                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       17     70.83%     70.83% # Class of executed instruction
system.cpu0.op_class::IntMult                       1      4.17%     75.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     25.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests         6238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests        13288                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  11                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   26                       # Number of integer alu accesses
system.cpu1.num_int_insts                          26                       # number of integer instructions
system.cpu1.num_int_register_reads                 44                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                22                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       23     85.19%     85.19% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     11.11%     96.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      3.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        27                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           28                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests        40836                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests        82459                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          553                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 18                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   28                       # Number of integer alu accesses
system.cpu2.num_int_insts                          28                       # number of integer instructions
system.cpu2.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                28                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       20     71.43%     71.43% # Class of executed instruction
system.cpu2.op_class::IntMult                       2      7.14%     78.57% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     78.57% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     21.43%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        28                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         14                       # Number of instructions committed
system.cpu3.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1705726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3053                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3328158                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3053                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                  21                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 11                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 33                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            7                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       10     43.48%     43.48% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  4     17.39%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.87% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 2      8.70%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     69.57% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.70%     78.26% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     78.26% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     17.39%     95.65% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 1      4.35%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        23                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1285337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2585311                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       602542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1283361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        167329651                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       113640750                       # number of cc regfile writes
system.switch_cpus0.committedInsts          126460349                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            236187143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.945179                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.945179                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           852113                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          649701                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  92707                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      2898698                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        30436237                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.762691                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            65968397                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          16276735                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       20389254                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     61469854                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        76494                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     20024863                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    401572245                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     49691662                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5466664                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    330218021                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          6408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents        19810                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       2569711                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles        27657                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        19421                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1602609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      1296089                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        456570950                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            327863623                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.559776                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        255577428                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.742994                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             329599577                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       511624652                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      292901367                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.058001                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.058001                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1786127      0.53%      0.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    259028782     77.16%     77.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1636258      0.49%     78.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      4716056      1.40%     79.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        28286      0.01%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        26861      0.01%     79.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        58890      0.02%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd        55997      0.02%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       125179      0.04%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         1464      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     51014389     15.20%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     16474652      4.91%     99.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       431141      0.13%     99.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       300606      0.09%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     335684688                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        1049898                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      2090391                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      1008146                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1210424                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            5716750                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017030                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4826237     84.42%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     84.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        701985     12.28%     96.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177019      3.10%     99.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead         4693      0.08%     99.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite         6816      0.12%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     338565413                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    796037922                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    326855477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    565765461                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         401572236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        335684688                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    165385033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      1607246                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    242042008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    119434944                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.810607                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.591168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     36659605     30.69%     30.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12618305     10.57%     41.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11847862      9.92%     51.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11621184      9.73%     60.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11618005      9.73%     70.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     11215397      9.39%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10496909      8.79%     88.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      7884768      6.60%     95.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5472909      4.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    119434944                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.808427                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3480020                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1956592                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     61469854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     20024863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      128791889                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               119527651                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        205829645                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       210900506                       # number of cc regfile writes
system.switch_cpus1.committedInsts          215762414                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            422698404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.553978                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.553978                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads             6894                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            6986                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 228396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      2450606                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        40340056                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.208473                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           146447902                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          39827540                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       14591950                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    116042539                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        10705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     46392425                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    546683217                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    106620362                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      6777513                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    503028932                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents            40                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents         3386                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1999620                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles         3436                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        34672                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1220450                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      1230156                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        564856776                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            499896251                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.668551                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        377635783                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.182264                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             501985815                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       726815356                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      421923247                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.805126                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.805126                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1111162      0.22%      0.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    355949686     69.82%     70.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3015962      0.59%     70.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        32116      0.01%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    109045086     21.39%     92.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     40638507      7.97%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead         7008      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite         6922      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     509806449                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses          19597                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads        33542                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses        13788                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes        14850                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           15830423                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.031052                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       10146497     64.09%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     64.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       4687696     29.61%     93.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       990563      6.26%     99.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         2502      0.02%     99.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3165      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     524506113                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1156003495                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    499882463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    670686949                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         546683217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        509806449                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    123984727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      1294465                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    158963092                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    119299255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.273341                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.840513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25818323     21.64%     21.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3896615      3.27%     24.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      4988495      4.18%     29.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8017559      6.72%     35.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11594817      9.72%     45.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12992127     10.89%     56.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     19112809     16.02%     72.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     17164670     14.39%     86.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     15713840     13.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    119299255                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.265176                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     23475839                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     14274782                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    116042539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     46392425                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      239897248                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               119527651                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        189711178                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       287548506                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000004                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            466668470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.478111                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.478111                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         15250480                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         8163137                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  47784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      2104508                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        39267678                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.107876                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            80522044                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          11495438                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        5449175                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     70933472                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        12755                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12756175                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    516943830                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     69026606                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      5968285                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    491004729                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      3448138                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1996403                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      3448682                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        21223                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       679067                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      1425441                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        607946471                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            489513052                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.664189                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        403791161                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.095396                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             490870514                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       695904411                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      450693274                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.091566                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.091566                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2164567      0.44%      0.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    387279386     77.93%     78.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult     21867444      4.40%     82.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv        36823      0.01%     82.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       537031      0.11%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           14      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     82.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       509346      0.10%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     82.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       741671      0.15%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       825772      0.17%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       471843      0.09%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       204902      0.04%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult       895942      0.18%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt          559      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     66481454     13.38%     96.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7350109      1.48%     98.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      3345158      0.67%     99.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4260994      0.86%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     496973015                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       13766186                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads     26725039                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     12759087                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     14505763                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            7389799                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014870                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        6342592     85.83%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd          168      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu          3597      0.05%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     85.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc          699      0.01%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd         2649      0.04%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        40280      0.55%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     86.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        41248      0.56%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        175952      2.38%     89.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        27252      0.37%     89.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       309719      4.19%     93.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       445643      6.03%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     488432061                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1095407525                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    476753965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    552734600                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         516943830                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        496973015                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     50275336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      1316869                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     71428978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    119479867                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.159471                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.673833                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19333847     16.18%     16.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7017558      5.87%     22.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8959554      7.50%     29.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     13174862     11.03%     40.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10036695      8.40%     48.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     14398541     12.05%     61.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     20540493     17.19%     78.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11017216      9.22%     87.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     15001101     12.56%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    119479867                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.157808                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1239004                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2454369                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     70933472                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12756175                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      160766133                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               119527651                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    204                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         68829378                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54113344                       # number of cc regfile writes
system.switch_cpus3.committedInsts          128414058                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            211490689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.930799                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.930799                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        151092429                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        77083222                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  42722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        11255                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        15744508                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.770796                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            47429521                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          14004243                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       20142278                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     33448572                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          598                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     14029864                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    211821113                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     33425278                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        27006                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    211659055                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         92039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     12073585                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         11908                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     12238839                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          823                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect         1808                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect         9447                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        260938547                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            211630033                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.611803                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        159642888                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.770553                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             211642816                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       208242934                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      101609268                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.074346                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.074346                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass         9190      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    118593484     56.02%     56.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         3751      0.00%     56.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     56.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      4424093      2.09%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      4883511      2.31%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      2656707      1.26%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     13827245      6.53%     68.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       376832      0.18%     68.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3194882      1.51%     69.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      2604023      1.23%     71.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     13259387      6.26%     77.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt       409602      0.19%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     77.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12889820      6.09%     83.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6279235      2.97%     86.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     20547347      9.71%     96.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      7726952      3.65%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     211686061                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       91287013                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    181965092                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     90654493                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     90883635                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            2088458                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009866                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1203671     57.63%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu         64344      3.08%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     60.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        94642      4.53%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     65.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        18241      0.87%     66.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     66.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       100000      4.79%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        276174     13.22%     84.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         9334      0.45%     84.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       320766     15.36%     99.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         1286      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     122478316                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    362984256                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    120975540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    121268717                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         211821104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        211686061                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined       330424                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued         3839                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined       546184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    119484929                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.771655                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.772441                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     78237560     65.48%     65.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3444887      2.88%     68.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      3443662      2.88%     71.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      3613851      3.02%     74.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5187295      4.34%     78.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5707658      4.78%     83.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      5621623      4.70%     88.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      6332055      5.30%     93.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      7896338      6.61%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    119484929                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.771022                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       735576                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       702010                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     33448572                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14029864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       86838306                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               119527651                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     54641527                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        54641530                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     54641527                       # number of overall hits
system.cpu0.dcache.overall_hits::total       54641530                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data       979754                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        979757                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data       979754                       # number of overall misses
system.cpu0.dcache.overall_misses::total       979757                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   5566257504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5566257504                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   5566257504                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5566257504                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     55621281                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     55621287                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     55621281                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     55621287                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.017615                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017615                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.017615                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017615                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5681.280713                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5681.263317                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5681.280713                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5681.263317                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       473367                       # number of writebacks
system.cpu0.dcache.writebacks::total           473367                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       505764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       505764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       505764                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       505764                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       473990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       473990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       473990                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       473990                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   2940613443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2940613443                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   2940613443                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2940613443                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.008522                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.008522                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.008522                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.008522                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6203.956714                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6203.956714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6203.956714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6203.956714                       # average overall mshr miss latency
system.cpu0.dcache.replacements                473367                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     42227790                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42227793                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data       890573                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       890576                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   4959874161                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4959874161                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     43118363                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     43118369                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.020654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020654                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5569.306683                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5569.287923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       505603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       505603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       384970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       384970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   2365371261                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2365371261                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008928                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6144.300234                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6144.300234                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     12413737                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      12413737                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    606383343                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    606383343                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     12502918                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12502918                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.007133                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.007133                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  6799.467858                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  6799.467858                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          161                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        89020                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        89020                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    575242182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    575242182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.007120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007120                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  6461.943181                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  6461.943181                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.063812                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           55115524                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           473879                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           116.307167                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.005757                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.058054                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001964                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.996207                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998172                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        445444175                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       445444175                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     40753881                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        40753898                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     40753881                       # number of overall hits
system.cpu0.icache.overall_hits::total       40753898                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         9452                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9455                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         9452                       # number of overall misses
system.cpu0.icache.overall_misses::total         9455                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    111950937                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    111950937                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    111950937                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    111950937                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     40763333                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     40763353                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     40763333                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     40763353                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000232                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000232                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11844.153301                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11840.395241                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11844.153301                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11840.395241                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8353                       # number of writebacks
system.cpu0.icache.writebacks::total             8353                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          632                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          632                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         8820                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8820                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         8820                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8820                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     91945296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     91945296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     91945296                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     91945296                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000216                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000216                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000216                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000216                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10424.636735                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10424.636735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10424.636735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10424.636735                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8353                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     40753881                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       40753898                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         9452                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9455                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    111950937                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    111950937                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     40763333                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     40763353                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11844.153301                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11840.395241                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         8820                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8820                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     91945296                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     91945296                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10424.636735                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10424.636735                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          461.184893                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           40762721                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8823                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4620.052250                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   458.184893                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.894892                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.900752                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        326115647                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       326115647                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         393783                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       252578                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       236385                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq          114                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp          114                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         88919                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        88919                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       393783                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        25999                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1421353                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            1447352                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1099264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     60623744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total            61723008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                         7243                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                 463552                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        490059                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001288                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.035860                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              489428     99.87%     99.87% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 631      0.13%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          490059                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy       642014010                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.6                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy        8828112                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      473441082                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst         8270                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       463289                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         471559                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst         8270                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       463289                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        471559                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          550                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        10587                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        11143                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          550                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        10587                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        11143                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     55416195                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    874352772                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    929768967                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     55416195                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    874352772                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    929768967                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst         8820                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       473876                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       482702                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst         8820                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       473876                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       482702                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.062358                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.022341                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.023085                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.062358                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.022341                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.023085                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 100756.718182                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 82587.396996                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 83439.734991                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 100756.718182                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 82587.396996                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 83439.734991                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         7243                       # number of writebacks
system.cpu0.l2cache.writebacks::total            7243                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          550                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        10587                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        11137                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          550                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        10587                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        11137                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     55233045                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    870827301                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    926060346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     55233045                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    870827301                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    926060346                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.062358                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.022341                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.023072                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.062358                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.022341                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.023072                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 100423.718182                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 82254.396996                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 83151.687708                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 100423.718182                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 82254.396996                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 83151.687708                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 7243                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       250649                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       250649                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       250649                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       250649                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       230932                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       230932                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       230932                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       230932                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data          114                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total          114                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data          114                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total          114                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        87357                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        87357                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         1562                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1562                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    166344156                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    166344156                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        88919                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        88919                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.017567                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.017567                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 106494.338028                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 106494.338028                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         1562                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1562                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    165824010                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    165824010                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.017567                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.017567                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 106161.338028                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 106161.338028                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst         8270                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       375932                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       384202                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          550                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         9025                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         9581                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     55416195                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    708008616                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    763424811                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst         8820                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       384957                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       393783                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.062358                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.023444                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.024331                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 100756.718182                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 78449.708144                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 79681.120029                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          550                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         9025                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         9575                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     55233045                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    705003291                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    760236336                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.062358                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.023444                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.024315                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 100423.718182                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 78116.708144                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79398.050757                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        3751.130852                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs            964397                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           11301                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           85.337315                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    26.550161                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.116231                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.099334                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   238.655077                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3481.710050                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.006482                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000517                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000513                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.058265                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.850027                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.915803                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4058                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          754                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3167                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.990723                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        15441653                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       15441653                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  39802707783                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29848.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29848.numOps                      0                       # Number of Ops committed
system.cpu0.thread29848.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    115233374                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       115233376                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    131383999                       # number of overall hits
system.cpu1.dcache.overall_hits::total      131384001                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data          547                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data          608                       # number of overall misses
system.cpu1.dcache.overall_misses::total          610                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     58916358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     58916358                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     58916358                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     58916358                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    115233921                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    115233925                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    131384607                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    131384611                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 107708.149909                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107315.770492                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 96901.904605                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96584.193443                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          191                       # average number of cycles each access was blocked
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data          297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data          297                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data          250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          250                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data          298                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          298                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     28190781                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     28190781                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     32938362                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32938362                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 112763.124000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 112763.124000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 110531.416107                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110531.416107                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     78404389                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       78404390                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data          446                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          448                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     49418199                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     49418199                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     78404835                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     78404838                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.000006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 110803.136771                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110308.479911                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data          296                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data          150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     18829818                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     18829818                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 125532.120000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 125532.120000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     36828985                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      36828986                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          101                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data      9498159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9498159                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     36829086                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     36829087                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 94041.178218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 94041.178218                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data      9360963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9360963                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 93609.630000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 93609.630000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data     16150625                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total     16150625                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           61                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data     16150686                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total     16150686                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000004                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           48                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data      4747581                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      4747581                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 98907.937500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 98907.937500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          282.869021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131384301                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              300                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs         437947.670000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257077998                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     2.000000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   280.869021                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.003906                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.548572                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.552479                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1051077188                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1051077188                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           12                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45101366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45101378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           12                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45101366                       # number of overall hits
system.cpu1.icache.overall_hits::total       45101378                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         7728                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7731                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         7728                       # number of overall misses
system.cpu1.icache.overall_misses::total         7731                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    191823984                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    191823984                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    191823984                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    191823984                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           15                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45109094                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45109109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           15                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45109094                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45109109                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.200000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000171                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.200000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000171                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 24821.944099                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24812.311991                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 24821.944099                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24812.311991                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6238                       # number of writebacks
system.cpu1.icache.writebacks::total             6238                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          981                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          981                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          981                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          981                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         6747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         6747                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6747                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    144969885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    144969885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    144969885                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    144969885                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000150                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000150                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 21486.569586                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21486.569586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 21486.569586                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21486.569586                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6238                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           12                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45101366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45101378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         7728                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    191823984                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    191823984                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45109094                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45109109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 24821.944099                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24812.311991                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          981                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          981                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         6747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    144969885                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    144969885                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000150                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 21486.569586                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21486.569586                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          466.750440                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45108128                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6750                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6682.685630                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.410164                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   466.340276                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000801                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.910821                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.911622                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        360879622                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       360879622                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp           6950                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean         6238                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq           100                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp          100                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq         6950                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19738                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port          600                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total              20338                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       831232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        19200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total              850432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            0                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                      0                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples          7050                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000426                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.020625                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0                7047     99.96%     99.96% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                   3      0.04%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total            7050                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy         8577747                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy        6740253                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy         297702                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst         5369                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data            2                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total           5371                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst         5369                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data            2                       # number of overall hits
system.cpu1.l2cache.overall_hits::total          5371                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          296                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1679                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          296                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1679                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    120187359                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     32723910                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    152911269                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    120187359                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     32723910                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    152911269                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst         6747                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data          298                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total         7050                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst         6747                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data          298                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total         7050                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.204239                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.993289                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.238156                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.204239                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.993289                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.238156                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 87218.693033                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 110553.750000                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 91072.822513                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 87218.693033                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 110553.750000                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 91072.822513                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          296                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1674                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1674                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    119728485                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     32625342                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    152353827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    119728485                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     32625342                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    152353827                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.204239                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.993289                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.237447                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.204239                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.993289                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.237447                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86885.693033                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 110220.750000                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 91011.844086                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86885.693033                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 110220.750000                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 91011.844086                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    0                       # number of replacements
system.cpu1.l2cache.WritebackClean_hits::.writebacks         6235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         6235                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks         6235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         6235                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          100                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          100                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data      9294363                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total      9294363                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data          100                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total          100                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 92943.630000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 92943.630000                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          100                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          100                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      9261063                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total      9261063                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 92610.630000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 92610.630000                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst         5369                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data            2                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         5371                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          196                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1579                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    120187359                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     23429547                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    143616906                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst         6747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data          198                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6950                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.204239                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989899                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.227194                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87218.693033                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 119538.505102                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 90954.341989                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          196                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1574                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    119728485                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     23364279                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    143092764                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.204239                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989899                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.226475                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 86885.693033                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 119205.505102                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90910.269377                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1445.324670                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             13285                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1679                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            7.912448                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst  1161.315616                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   279.009054                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.283524                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.068117                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.352862                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1679                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1679                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.409912                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          214239                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         214239                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  39802707783                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29848.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29848.numOps                      0                       # Number of Ops committed
system.cpu1.thread29848.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     79037547                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        79037549                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     79037553                       # number of overall hits
system.cpu2.dcache.overall_hits::total       79037555                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data        57783                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         57787                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data        57783                       # number of overall misses
system.cpu2.dcache.overall_misses::total        57787                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data   6014376936                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6014376936                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data   6014376936                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6014376936                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     79095330                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79095336                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     79095336                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79095342                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.666667                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.000731                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000731                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.666667                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.000731                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000731                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 104085.577696                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 104078.372921                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 104085.577696                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 104078.372921                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          564                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          282                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        40834                       # number of writebacks
system.cpu2.dcache.writebacks::total            40834                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data        16439                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        16439                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data        16439                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        16439                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        41344                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41344                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data        41344                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41344                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   4294121580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4294121580                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   4294121580                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4294121580                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000523                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000523                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 103863.234810                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103863.234810                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 103863.234810                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103863.234810                       # average overall mshr miss latency
system.cpu2.dcache.replacements                 40834                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     68046647                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       68046649                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data        24565                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        24569                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   2560047723                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2560047723                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     68071212                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     68071218                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.666667                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.000361                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 104215.254346                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104198.287395                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data        16438                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        16438                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         8127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data    850877604                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    850877604                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 104697.625692                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104697.625692                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     10990900                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      10990900                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data        33218                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        33218                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   3454329213                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3454329213                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     11024118                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     11024118                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.003013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 103989.680685                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 103989.680685                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        33217                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        33217                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   3443243976                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3443243976                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 103659.089502                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 103659.089502                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          509.368075                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           79078903                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            41346                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1912.613143                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257080329                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.538701                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   508.829373                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001052                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.993807                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.994860                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        632804082                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       632804082                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     47773322                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47773340                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     47773322                       # number of overall hits
system.cpu2.icache.overall_hits::total       47773340                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          371                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           372                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          371                       # number of overall misses
system.cpu2.icache.overall_misses::total          372                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     36192105                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     36192105                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     36192105                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     36192105                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     47773693                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47773712                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     47773693                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47773712                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.052632                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.052632                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 97552.843666                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 97290.604839                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 97552.843666                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 97290.604839                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           95                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           95                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     28459512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     28459512                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     28459512                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     28459512                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 103114.173913                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 103114.173913                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 103114.173913                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 103114.173913                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     47773322                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47773340                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          371                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          372                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     36192105                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     36192105                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     47773693                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47773712                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 97552.843666                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 97290.604839                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           95                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           95                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     28459512                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     28459512                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 103114.173913                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 103114.173913                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          275.979993                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           47773617                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         172467.931408                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   274.979993                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001953                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.537070                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.539023                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        382189973                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       382189973                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp           8408                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty        62093                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean        14501                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         33215                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        33215                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq         8408                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       123530                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total             124084                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5259520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total             5277248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        35760                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                2288640                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples         77385                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007172                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.084384                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0               76830     99.28%     99.28% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 555      0.72%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total           77385                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy        54652626                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy       41301324                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data         1976                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total           1976                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data         1976                       # number of overall hits
system.cpu2.l2cache.overall_hits::total          1976                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        39366                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        39647                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        39366                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        39647                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     28275696                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   4256031042                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   4284306738                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     28275696                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   4256031042                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   4284306738                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data        41342                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        41623                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data        41342                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        41623                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.952204                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.952526                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.952204                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.952526                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 102448.173913                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 108114.389118                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 108061.309506                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 102448.173913                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 108114.389118                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 108061.309506                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        35760                       # number of writebacks
system.cpu2.l2cache.writebacks::total           35760                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        39366                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        39642                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        39366                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        39642                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     28183788                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   4242922164                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   4271105952                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     28183788                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   4242922164                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   4271105952                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.952204                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.952406                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.952204                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.952406                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102115.173913                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 107781.389118                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 107741.939155                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102115.173913                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 107781.389118                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 107741.939155                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                35760                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks        32959                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total        32959                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks        32959                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total        32959                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks         7873                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         7873                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks         7873                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         7873                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data          710                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total          710                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        32505                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        32505                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3415266981                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3415266981                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        33215                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        33215                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.978624                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.978624                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 105068.973419                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 105068.973419                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        32505                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        32505                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3404442816                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3404442816                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.978624                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.978624                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 104735.973419                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 104735.973419                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data         1266                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         1266                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data         6861                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         7142                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     28275696                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data    840764061                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    869039757                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data         8127                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         8408                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.844223                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.849429                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 102448.173913                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 122542.495409                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 121680.167600                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6861                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         7137                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     28183788                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    838479348                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    866663136                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.844223                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.848834                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 102115.173913                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 122209.495409                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 121432.413619                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        3916.852373                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             82457                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           39856                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.068873                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    21.310238                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.090658                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.417258                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    26.471852                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3868.562366                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.005203                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000022                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000102                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.006463                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.944473                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.956263                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         3639                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses         1359168                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses        1359168                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  39802707783                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29848.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29848.numOps                      0                       # Number of Ops committed
system.cpu2.thread29848.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            1                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     39868835                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        39868836                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            1                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     40634999                       # number of overall hits
system.cpu3.dcache.overall_hits::total       40635000                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3089501                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3089507                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      4371503                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4371509                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 126716923565                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 126716923565                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 126716923565                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 126716923565                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            7                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42958336                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42958343                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            7                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     45006502                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     45006509                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.857143                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.071919                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.071919                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.857143                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.097130                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.097131                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 41015.336640                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41015.256986                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 28987.037997                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28986.998212                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          837                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   167.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1621570                       # number of writebacks
system.cpu3.dcache.writebacks::total          1621570                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1768909                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1768909                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1768909                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1768909                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1320592                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1320592                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1697741                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1697741                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  50646090212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  50646090212                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  83786276852                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  83786276852                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.030741                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.030741                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.037722                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.037722                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 38351.050296                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 38351.050296                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 49351.624807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 49351.624807                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1621570                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     26328198                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       26328199                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2634121                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2634126                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 108658101798                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 108658101798                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     28962319                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     28962325                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.090950                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.090950                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 41250.231784                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 41250.153485                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1693631                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1693631                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       940490                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       940490                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  35327095875                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  35327095875                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.032473                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032473                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 37562.436469                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 37562.436469                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     13540637                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      13540637                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       455380                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       455381                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  18058821767                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18058821767                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     13996017                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     13996018                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.032536                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032536                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 39656.598373                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 39656.511288                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data        75278                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        75278                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       380102                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       380102                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15318994337                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15318994337                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.027158                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.027158                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 40302.325000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40302.325000                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       766164                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       766164                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1282002                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1282002                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      2048166                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      2048166                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.625927                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.625927                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       377149                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       377149                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  33140186640                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  33140186640                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.184140                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.184140                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 87870.275780                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 87870.275780                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.906627                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           42366249                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1622082                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.118439                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.007232                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.899395                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000014                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999804                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        361674154                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       361674154                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     16148942                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16148960                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     16148942                       # number of overall hits
system.cpu3.icache.overall_hits::total       16148960                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          407                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           410                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          407                       # number of overall misses
system.cpu3.icache.overall_misses::total          410                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     40219407                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40219407                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     40219407                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40219407                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           21                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     16149349                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16149370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           21                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     16149349                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16149370                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.142857                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.142857                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 98819.181818                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 98096.114634                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 98819.181818                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 98096.114634                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           61                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           61                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          346                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     35893737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     35893737                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     35893737                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     35893737                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103739.124277                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 103739.124277                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103739.124277                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 103739.124277                       # average overall mshr miss latency
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     16148942                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16148960                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          407                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          410                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     40219407                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40219407                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     16149349                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16149370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 98819.181818                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 98096.114634                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           61                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          346                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     35893737                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     35893737                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 103739.124277                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 103739.124277                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          216.250532                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16149309                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              349                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         46273.091691                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   213.250532                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.416505                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.422364                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          347                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        129195309                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       129195309                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         21                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1317993                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      1509037                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1358622                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        84155                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        84155                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        304439                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       304438                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1317993                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          699                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5034045                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5034744                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        22400                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    207593728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           207616128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1246088                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               79749632                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2952675                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001035                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.032155                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2949619     99.90%     99.90% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3056      0.10%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2952675                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2188239903                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.5                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         345654                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1648477539                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       374944                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         374944                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       374944                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        374944                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          346                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1247133                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1247488                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          346                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1247133                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1247488                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     35656974                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  80542855188                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  80578512162                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     35656974                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  80542855188                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  80578512162                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          346                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1622077                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1622432                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          346                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1622077                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1622432                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.768849                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.768900                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.768849                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.768900                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 103054.838150                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 64582.410367                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 64592.615049                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 103054.838150                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 64582.410367                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 64592.615049                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1246088                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1246088                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          346                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1247133                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1247479                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          346                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1247133                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1247479                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     35541756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  80127560232                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  80163101988                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     35541756                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  80127560232                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  80163101988                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.768849                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.768894                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.768849                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.768894                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 102721.838150                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 64249.410634                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 64260.081322                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 102721.838150                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 64249.410634                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 64260.081322                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1246088                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       795782                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       795782                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       795782                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       795782                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       825786                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       825786                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       825786                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       825786                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        84020                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        84020                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data          135                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total          135                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        84155                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        84155                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.001604                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001604                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data          135                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total          135                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      2432898                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total      2432898                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001604                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001604                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18021.466667                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18021.466667                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        22546                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        22546                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       281892                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       281893                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14464647207                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14464647207                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       304438                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       304439                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.925942                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.925942                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 51312.726885                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 51312.544856                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       281892                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       281892                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14370777504                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14370777504                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.925942                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.925939                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 50979.728066                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 50979.728066                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       352398                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       352398                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       965241                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       965595                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     35656974                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  66078207981                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  66113864955                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1317639                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1317993                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.732553                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.732625                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 103054.838150                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 68457.730226                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 68469.560173                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       965241                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       965587                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     35541756                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  65756782728                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  65792324484                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.732553                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.732619                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 102721.838150                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 68124.730226                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68137.127451                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4085.305301                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3328019                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1250184                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.662023                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     7.933744                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.021067                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.021837                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     1.581711                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4075.746941                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.001937                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000005                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000005                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000386                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.995055                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.997389                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2805                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1001                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54500664                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54500664                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257087655                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  39802707783                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              983897                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1036423                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        540865                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            310433                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               135                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              135                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             316060                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            316059                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         983897                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        29038                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         3358                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       114501                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3738469                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3885366                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1145280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       107456                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      4790656                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    159405504                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                165448896                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            602538                       # Total snoops (count)
system.l3bus.snoopTraffic                    18694720                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1902651                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1902651    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1902651                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1288876469                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             7433178                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy             1119532                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            26466312                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           830871611                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           13                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data         3149                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data          178                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       615794                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              619134                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           13                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data         3149                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data          178                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       615794                       # number of overall hits
system.l3cache.overall_hits::total             619134                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          537                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         7438                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          296                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          276                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        39188                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          346                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       631339                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            680823                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          537                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         7438                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1378                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          296                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          276                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        39188                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          346                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       631339                       # number of overall misses
system.l3cache.overall_misses::total           680823                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     52850763                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    784302579                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    114196023                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     31439862                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     27077895                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   4082565678                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     34158474                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  66493676085                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  71620267359                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     52850763                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    784302579                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    114196023                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     31439862                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     27077895                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   4082565678                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     34158474                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  66493676085                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  71620267359                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          550                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        10587                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1378                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          296                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          276                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        39366                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          346                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1247133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1299957                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          550                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        10587                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1378                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          296                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          276                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        39366                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          346                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1247133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1299957                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.976364                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.702560                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.995478                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.506232                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.523727                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.976364                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.702560                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.995478                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.506232                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.523727                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 98418.553073                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 105445.358833                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 82870.843977                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 106215.750000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 98108.315217                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 104178.975145                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 98723.913295                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 105321.667258                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 105196.603756                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 98418.553073                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 105445.358833                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 82870.843977                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 106215.750000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 98108.315217                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 104178.975145                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 98723.913295                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 105321.667258                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 105196.603756                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         292105                       # number of writebacks
system.l3cache.writebacks::total               292105                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          537                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         7438                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1378                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          296                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          276                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        39188                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          346                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       631339                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       680798                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          537                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         7438                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1378                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          296                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          276                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        39188                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          346                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       631339                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       680798                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     49274343                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    734765499                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    105018543                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     29468502                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     25239735                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   3821573598                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     31854114                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  62288965005                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  67086159339                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     49274343                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    734765499                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    105018543                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     29468502                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     25239735                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   3821573598                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     31854114                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  62288965005                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  67086159339                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.976364                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.702560                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.995478                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.506232                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.523708                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.976364                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.702560                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.995478                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.506232                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.523708                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 91758.553073                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 98785.358833                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76210.843977                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 99555.750000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91448.315217                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97518.975145                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92063.913295                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 98661.677807                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 98540.476528                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 91758.553073                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 98785.358833                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76210.843977                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 99555.750000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91448.315217                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97518.975145                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92063.913295                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 98661.677807                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 98540.476528                       # average overall mshr miss latency
system.l3cache.replacements                    602538                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       744318                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       744318                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       744318                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       744318                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       540865                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       540865                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       540865                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       540865                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus3.data          135                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             135                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data          135                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          135                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data           12                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       152450                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           152549                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         1550                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          100                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        32418                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data       129442                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         163511                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    159384123                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data      8860131                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   3272904483                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data  11110266944                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14551415681                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         1562                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          100                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        32505                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       281892                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       316060                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.992318                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.997323                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.459190                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.517342                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 102828.466452                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 88601.310000                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 100959.481862                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 85832.009271                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88993.496957                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         1550                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          100                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        32418                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data       129442                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       163510                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    149061123                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data      8194131                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3057000603                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  10248189884                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13462445741                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.992318                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.997323                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.459190                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.517338                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 96168.466452                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 81941.310000                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 94299.481862                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 79172.060722                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 82334.081958                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           13                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data         3137                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data           91                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       463344                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       466585                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          537                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         5888                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          196                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         6770                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       501897                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       517312                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     52850763                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    624918456                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    114196023                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     22579731                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     27077895                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    809661195                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     34158474                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  55383409141                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  57068851678                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          550                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         9025                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1378                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          196                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data         6861                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          346                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       965241                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       983897                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.976364                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.652410                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.986737                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.519971                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.525779                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 98418.553073                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 106134.248641                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 82870.843977                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 115202.709184                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98108.315217                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 119595.449778                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98723.913295                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 110348.157373                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 110318.051153                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          537                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         5888                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1378                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          196                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          276                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         6770                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          346                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       501897                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       517288                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     49274343                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    585704376                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    105018543                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     21274371                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     25239735                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    764572995                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     31854114                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  52040775121                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  53623713598                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.976364                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.652410                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.986737                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.519971                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.525754                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 91758.553073                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 99474.248641                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76210.843977                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 108542.709184                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 91448.315217                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 112935.449778                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92063.913295                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 103688.157373                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 103663.169449                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61189.916167                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1904452                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1285131                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.481913                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651317469213                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61189.916167                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.933684                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.933684                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63324                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         2855                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        17198                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        42891                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.966248                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             42649531                       # Number of tag accesses
system.l3cache.tags.data_accesses            42649531                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    292105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     39188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    631335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000613654082                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18033                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18033                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1477150                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             275898                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      680798                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     292105                       # Number of write requests accepted
system.mem_ctrls.readBursts                    680798                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   292105                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.80                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                680798                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               292105                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  302549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  148572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  107994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   63809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   44615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  16226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  19279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  20385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  21050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  21594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  21772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  21860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  21428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  20065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        18033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.751899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    446.463034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        18029     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18033                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.173862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.935209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16895     93.69%     93.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      0.43%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              508      2.82%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              271      1.50%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              126      0.70%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               66      0.37%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               33      0.18%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.11%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.04%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18033                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                43571072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18694720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1094.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    469.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   39802593231                       # Total gap between requests
system.mem_ctrls.avgGap                      40911.16                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       476032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        88192                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        18944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      2508032                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        22144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     40405376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     18690880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 863458.618792650872                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11959786.231992062181                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 2215728.075784493238                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 475947.395088686550                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 443788.787312423927                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 63011576.076808944345                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 556343.914529343019                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1015141124.090948700905                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 469588030.400930643082                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          537                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         7438                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1378                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          296                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        39188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          346                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       631339                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       292105                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     29144453                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    455659744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     53375018                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     18377411                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     14896077                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   2352359474                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     18888003                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  38617028247                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2129776934160                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     54272.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     61261.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     38733.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     62085.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     53971.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     60027.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     54589.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     61166.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7291134.81                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       476032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        88192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        18944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      2508032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     40405632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      43572608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        88192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       163008                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     18694720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     18694720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          537                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         7438                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          296                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        39188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       631338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         680822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       292105                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        292105                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         4824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         3216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         9648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       863459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11959786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      2215728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data       475947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       443789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     63011576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       556344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data   1015147556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1094714383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       863459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      2215728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       443789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       556344                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4095399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    469684506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       469684506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    469684506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         4824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         3216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         9648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       863459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11959786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      2215728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data       475947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       443789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     63011576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       556344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data   1015147556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1564398889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               680793                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              292045                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21261                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        20980                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22373                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        21933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        21722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        21412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        20827                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21655                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        21419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        21183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        21341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        21163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        21156                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        21610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        20216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        20878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        21030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        20503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        21948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        20935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        19737                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        20703                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        21201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8914                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9617                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9378                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         9221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         9127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         8828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         9306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         9098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         9083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         9440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         8669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         9088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         8931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         8638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         9169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         9068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         8078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         8770                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         8496                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             29651297271                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2268402276                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        41559728427                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                43554.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           61046.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              501130                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              90074                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.61                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       381634                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   163.144877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.050386                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   227.735046                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       258592     67.76%     67.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        64017     16.77%     84.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17291      4.53%     89.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8249      2.16%     91.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5998      1.57%     92.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5106      1.34%     94.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4697      1.23%     95.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5173      1.36%     96.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12511      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       381634                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              43570752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           18690880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1094.667753                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              469.588030                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1190221800.768003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1582384624.867196                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2863631033.222428                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1097649964.319949                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14190423035.406765                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 29361891187.744408                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 3422810583.897629                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  53709012230.227287                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1349.380514                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4936114879                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3584734503                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31281858401                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             517312                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       292105                       # Transaction distribution
system.membus.trans_dist::CleanEvict           310433                       # Transaction distribution
system.membus.trans_dist::ReadExReq            163511                       # Transaction distribution
system.membus.trans_dist::ReadExResp           163510                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         517312                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      1964183                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      1964183                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1964183                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62267328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62267328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62267328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            680823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  680823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              680823                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           816434758                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1238150990                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       49334275                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34614825                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      2714236                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22476811                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22095597                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.303968                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        6514823                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect          211                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        30844                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        24025                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses         6819                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          115                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    165385069                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      2553069                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     96927933                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.436729                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.737519                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     25447476     26.25%     26.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29671875     30.61%     56.87% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      8391818      8.66%     65.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9762530     10.07%     75.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      4284457      4.42%     80.02% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2322183      2.40%     82.41% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      1715583      1.77%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1254287      1.29%     85.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     14077724     14.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     96927933                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    126460349                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     236187143                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           47099653                       # Number of memory references committed
system.switch_cpus0.commit.loads             34599217                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          22710106                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            952446                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          234224538                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      3374502                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      1664295      0.70%      0.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    180924995     76.60%     77.31% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      1609256      0.68%     77.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      4630526      1.96%     79.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        19928      0.01%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        21232      0.01%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     79.97% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        53426      0.02%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.99% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd        50606      0.02%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       112598      0.05%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv          628      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     34203375     14.48%     94.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     12208734      5.17%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       395842      0.17%     99.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       291702      0.12%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    236187143                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     14077724                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        11222323                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     44237844                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         47663191                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     13741872                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       2569711                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     20091777                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       168791                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     444624625                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       956438                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           49692373                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           16279238                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                66428                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 3463                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      2399782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             267271243                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           49334275                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     28634445                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            114304267                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        5461758                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         40763333                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes         4910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    119434944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.103578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.400650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        36586097     30.63%     30.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         6220949      5.21%     35.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4730021      3.96%     39.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7536375      6.31%     46.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         5520222      4.62%     50.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         8071678      6.76%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5849177      4.90%     62.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5077237      4.25%     66.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        39843188     33.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    119434944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.412744                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.236062                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           40763338                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   42                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            6553247                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       26870636                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        33316                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        19421                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       7524427                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        19643                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  39802718106                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       2569711                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        17076186                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       22502321                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         55067863                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     22218853                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     429005498                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       178986                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      17397999                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1217279                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1405603                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents           13                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands    543054023                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1114662742                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       697058218                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           975481                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    303106409                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       239947484                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         51573584                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               484422421                       # The number of ROB reads
system.switch_cpus0.rob.writes              825845669                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        126460349                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          236187143                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52993364                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     46748813                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1982943                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     30423105                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       30360658                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.794738                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          91860                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        20271                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        17874                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         2397                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    123984745                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1970231                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    102711562                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.115393                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.239098                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19559367     19.04%     19.04% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15864481     15.45%     34.49% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5738347      5.59%     40.08% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10584798     10.31%     50.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3207606      3.12%     53.50% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      5875230      5.72%     59.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4671953      4.55%     63.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      4313697      4.20%     67.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     32896083     32.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    102711562                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    215762414                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     422698404                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          122708346                       # Number of memory references committed
system.switch_cpus1.commit.loads             85879276                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          37029346                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating             13382                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          420244561                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        65236                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       928358      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    296039818     70.04%     70.26% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2989850      0.71%     70.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv        32032      0.01%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85872600     20.32%     91.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     36822364      8.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead         6676      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite         6706      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    422698404                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     32896083                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8726085                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     22969912                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         77703929                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      7899705                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1999620                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     29001055                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        12999                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     580279200                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        54916                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          106620496                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           39827560                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                   28                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1881506                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             310226827                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52993364                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     30470392                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            115405417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        4024664                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         45109094                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         2921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    119299255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.097319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.124808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        17883240     14.99%     14.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         8796734      7.37%     22.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         3917883      3.28%     25.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        10525328      8.82%     34.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         5593467      4.69%     39.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         7541017      6.32%     45.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6214389      5.21%     50.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         8084963      6.78%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        50742234     42.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    119299255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.443357                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.595440                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45109094                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   31                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           12064942                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       30163252                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2596                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        34672                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       9563346                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  39802718106                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1999620                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12502605                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       14580385                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         81621648                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8594993                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     568113789                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        12801                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1234494                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       5954255                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         24173                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    718835968                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1376286881                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       844116891                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups             7198                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    531726813                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       187109038                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         26942238                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               616498628                       # The number of ROB reads
system.switch_cpus1.rob.writes             1109989042                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        215762414                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          422698404                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       47690174                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     41793375                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2079320                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     33083806                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       33048831                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.894284                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         560029                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       207319                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       164073                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        43246                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          140                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     50275524                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      1975789                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    112056886                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.164568                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.185861                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     20198703     18.03%     18.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     10779073      9.62%     27.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15311689     13.66%     41.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      6995850      6.24%     47.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     11799982     10.53%     58.08% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4465669      3.99%     62.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2233142      1.99%     64.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       830880      0.74%     64.80% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     39441898     35.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    112056886                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000004                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     466668470                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           75419104                       # Number of memory references committed
system.switch_cpus2.commit.loads             64394986                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          37970975                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          12092551                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          459053312                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       383862                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2017207      0.43%      0.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    363334701     77.86%     78.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult     21856627      4.68%     82.97% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv        36820      0.01%     82.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       479919      0.10%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       461866      0.10%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     83.18% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       707760      0.15%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     83.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       818104      0.18%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       445703      0.10%     83.61% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       204789      0.04%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult       885311      0.19%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt          559      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     61351524     13.15%     96.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7077428      1.52%     98.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead      3043462      0.65%     99.15% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3946690      0.85%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    466668470                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     39441898                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7205316                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     20737483                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         82478484                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      7062178                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1996403                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     31678730                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       106932                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     553336076                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       674862                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           69026607                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           11495438                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                  150                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  509                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1461604                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             310765636                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           47690174                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     33772933                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            115918303                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        4199874                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         47773693                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    119479867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.824144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.066456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        18281454     15.30%     15.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1983262      1.66%     16.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        19011595     15.91%     32.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         2143752      1.79%     34.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        14929626     12.50%     47.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         7645084      6.40%     53.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1905523      1.59%     55.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         8063314      6.75%     61.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45516257     38.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    119479867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.398989                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.599948                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           47773696                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             955369                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        6538481                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1320                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        21223                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       1732057                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  39802718106                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1996403                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        10619898                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        9100197                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         85455892                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     12307474                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     539432527                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       223098                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2428509                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        703375                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       7085283                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    818785086                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1182567325                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       774415927                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         16230653                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    712079722                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       106705298                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         19337979                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               589558982                       # The number of ROB reads
system.switch_cpus2.rob.writes             1041330341                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000004                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          466668470                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       15777687                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     11043864                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        11326                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      6155462                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        6155091                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.993973                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1180276                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      1480321                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1479695                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          626                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           53                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts       330625                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts        11221                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    119437236                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.770727                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.095422                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     82404794     68.99%     68.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      6344026      5.31%     74.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      2283972      1.91%     76.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      2765762      2.32%     78.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1994248      1.67%     80.20% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       883507      0.74%     80.94% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       418589      0.35%     81.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1363332      1.14%     82.44% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     20979006     17.56%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    119437236                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    128414058                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     211490689                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           47364248                       # Number of memory references committed
system.switch_cpus3.commit.loads             33368199                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15736820                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          90623931                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          151748543                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1180161                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass         8833      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    118488979     56.03%     56.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult         3743      0.00%     56.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     56.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      4423979      2.09%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      4878398      2.31%     60.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     60.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      2656287      1.26%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     13825232      6.54%     68.22% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.22% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       376832      0.18%     68.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3194880      1.51%     69.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      2604023      1.23%     71.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     13255653      6.27%     77.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       409602      0.19%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     12854797      6.08%     83.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6272105      2.97%     86.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     20513402      9.70%     96.35% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      7723944      3.65%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    211490689                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     20979006                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         2150407                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     85621752                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         29097881                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      2602970                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         11908                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      6144287                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          107                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     211990515                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          535                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           33425270                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           14004243                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                37036                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 7235                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        39788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             128959553                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           15777687                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      8815062                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            119433128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          24026                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         16149349                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    119484929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     1.776373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.104010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        84444257     70.67%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         3875715      3.24%     73.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         1171517      0.98%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4191997      3.51%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         1018701      0.85%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1742415      1.46%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1172126      0.98%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         1310216      1.10%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        20557985     17.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    119484929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.132000                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.078910                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           16149349                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15691059795438                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            2414750                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads          80373                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          823                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores         33815                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             5                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  39802718106                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         11908                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         3284976                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       34668625                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         30510444                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     51008965                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     211907544                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1218033                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       3092473                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      18707851                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      29535481                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    233092696                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          515707859                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       208535442                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        151332477                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    232625442                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps          467254                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         13964851                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               310279544                       # The number of ROB reads
system.switch_cpus3.rob.writes              423690418                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        128414058                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          211490689                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
