// Seed: 3017799745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7 = !id_2;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    output wor id_4,
    output tri0 id_5,
    output tri0 id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11
    , id_25,
    output uwire id_12
    , id_26,
    output uwire id_13,
    input tri0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    input tri id_17,
    output uwire id_18
    , id_27,
    output tri id_19,
    output supply1 id_20,
    input tri id_21,
    output wand id_22,
    output wand id_23
);
  wire id_28;
  wire id_29;
  module_0(
      id_26, id_26, id_27, id_28, id_27
  );
  wire id_30;
  wire id_31;
  id_32(
      .id_0("" && 1),
      .id_1(1),
      .id_2(id_16 - 1),
      .id_3(id_7),
      .id_4(1),
      .id_5(id_18 && 1'b0 != id_18)
  );
endmodule
