Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 14 22:20:57 2023
| Host         : Chenxuan-RazerBlade running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpga_control_sets_placed.rpt
| Design       : rvfpga
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   789 |
|    Minimum number of control sets                        |   789 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1981 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   789 |
| >= 0 to < 4        |    33 |
| >= 4 to < 6        |   198 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |   142 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |     2 |
| >= 16              |   327 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             939 |          328 |
| No           | No                    | Yes                    |            3295 |         1440 |
| No           | Yes                   | No                     |             753 |          278 |
| Yes          | No                    | No                     |            1460 |          400 |
| Yes          | No                    | Yes                    |           12849 |         5671 |
| Yes          | Yes                   | No                     |            2395 |          678 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                 |                                                                                                                                           Enable Signal                                                                                                                                           |                                                                                                                Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/rf_ram_if/rtrig1                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ddr2/ldc/iodelay_clk                                                        |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  tap/idcode_tck                                                              |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                                                    | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_twtrcon_ready_i_1_n_0                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/xilinxasyncresetsynchronizerimpl0                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  dtmcs_tck                                                                   |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  ddr2/ldc/iodelay_clk                                                        |                                                                                                                                                                                                                                                                                                   | ddr2/xilinxasyncresetsynchronizerimpl0                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/E[0]                                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[2][3]_i_1_n_0                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[1][3]_i_1_n_0                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q[0][3]_i_1__0_n_0                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_w_fifo/mem_q                                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[0][id][2]_i_1_n_0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q                                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[1][id][2]_i_1_n_0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/mem_q[2][id][2]_i_1_n_0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_b_fifo/mem_q[1][3]_i_1__0_n_0                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q                                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[1][id][3]_i_1_n_0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[0][id][3]_i_1_n_0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/mem_q[2][id][3]_i_1_n_0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/read_r_buffer_syncfifo_re                                                                                                                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/read_r_buffer_wrport_we                                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/read_id_buffer_do_read                                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                                                                                                                                             | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_8__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_4__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_2__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_3__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_7__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_1__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_5__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  tap/dmi_tck                                                                 | tap/dmi_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/dicgo_ff/dout_reg[1]_0                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/pic_ctrl_inst/picm_add_flop/intpriority_reg_we_6__0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[1]_0                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dout[3]_i_1__248_n_0                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0                                                                                                                              |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_w_buffer_syncfifo_we                                                                                                                                                                                                                                                               | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_w_buffer_rdport_re                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_sink_ready1301_out                                                                                                                                                                                                                                                              | ddr2/ldc/uart_phy_sink_ready1                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/sb_state_reg/dffs/dout[3]_i_1__242_n_0                                                                                                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0                                                                                                                              |                3 |              4 |         1.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_3                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_cnt_reg[3][0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_0                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/subfragments_multiplexer_next_state                                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/iodelay_clk                                                        | ddr2/ldc/reset_counter[3]_i_1_n_0                                                                                                                                                                                                                                                                 | ddr2/ldc/SS[0]                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                                       | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                                                           | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_1                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_id_buffer_consume[3]_i_1_n_0                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_do_read                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_3                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg_2[0]                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                4 |              4 |         1.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                3 |              4 |         1.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_time1[3]_i_1_n_0                                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_rx_bitcount                                                                                                                                                                                                                                                                     | ddr2/ldc/uart_phy_rx_bitcount[3]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                                                                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                  | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2]_0[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2]_2[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2]_1[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3][0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_4[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_2[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_1[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_0[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_6[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_3[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_4                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[0]_0[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_0[0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[1]_0[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2][0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2]_0[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2]_1[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[1][0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[2]_2[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3][0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/rf_ram_if/wgo                                                                                                                                                                                                                                                                | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/litedramcore_interface2_bank_bus_dat_r[4]_i_1_n_0                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_2[0]                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                                                                                                                       |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                                                                                                                                    | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_address_storage[12]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_0[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                             | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_8[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_3[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_0[0]                                                                                                                                                                                                                                                  | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_5[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_3[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_3[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_4[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_6[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_4[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_7[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_10[0]                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_13[0]                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_14[0]                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_12[0]                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_15[0]                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_9[0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_11[0]                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_8[0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_4                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_7[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/litedramcore_csrbank2_half_sys8x_taps0_re                                                                                                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][0]_9[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]_5[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_8[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][2]_9[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][id][1]_4[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_demux.lock_aw_valid_q_reg                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/E[0]                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_13[0]                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_4[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_6[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_9[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_5[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/sb_state_reg/dffs/dout_reg[2]_3                                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0                                                                                                                              |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0[0]                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][3]_10[0]                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_5                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_6                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_2                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_7                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_8                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_4                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_1                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_b_mux/i_lsu_bready_3                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_1                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_5                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_7                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_0                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_3                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_6                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/i_ram_rlast_2                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_level[4]_i_1_n_0                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/read_r_buffer_level0[4]_i_1_n_0                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/read_id_buffer_level[4]_i_1_n_0                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_resp_buffer_level[4]_i_1_n_0                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_w_buffer_level0[4]_i_1_n_0                                                                                                                                                                                                                                                         | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_id_buffer_level[4]_i_1_n_0                                                                                                                                                                                                                                                         | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_sequencer_counter[4]_i_1_n_0                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_1[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_3[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_5[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_r_mux/i_user_rid[3]_2[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[1]_0[0]                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[2][0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[3]_5                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_user_bid[1][0]                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/E[0]                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_b_mux/i_ram_bid[0]_0[0]                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_time0[4]_i_1_n_0                                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector1_address_storage[12]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_9                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                2 |              6 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_5                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/litedramcore_csrbank3_dfii_control0_re                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_command_storage[5]_i_1_n_0                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/wptr_q_reg[0][0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[24]_1                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/state/E[0]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/serv_rf_top/cpu/state/o_init_reg_0[0]                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[20]_4                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                2 |              6 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/sw_irq4_edge                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/perr_state_ff/dffs/dout_reg[0]_1                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                1 |              6 |         6.00 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector1_command_storage[5]_i_1_n_0                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/spcr                                                                                                                                                                                                                                               | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/sck_o_i_1_n_0                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/dat_o[7]_i_1_n_0                                                                                                                                                                               |                3 |              7 |         2.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                1 |              7 |         7.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/nolabel_line76/Digits_Bits[6]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[2]_3                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                2 |              7 |         3.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[31]                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[23]                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[15]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[23]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[15]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[31]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[7]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_nmi_vec[23]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/sper                                                                                                                                                                                                                                               | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/E[0]                                                                                                                                                                                                                     | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                                                                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/E[0]                                                                                                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/lcr_reg[7]_2[0]                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/wre_reg_1[0]                                                                                                                                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/wb_interface/wre_reg_0[0]                                                                                                                                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/litedramcore_interface3_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/litedramcore_interface6_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/litedramcore_interface5_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/litedramcore_interface4_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/litedramcore_litedramcore_adr_reg[9]_0                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/a7ddrphy_bitslip0_r1[11]_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_reload_storage[15]_i_1_n_0                                                                                                                                                                                                                                                         | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_load_storage[15]_i_1_n_0                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_load_storage[31]_i_1_n_0                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_reload_storage[23]_i_1_n_0                                                                                                                                                                                                                                                         | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_reload_storage[31]_i_1_n_0                                                                                                                                                                                                                                                         | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_load_storage[23]_i_1_n_0                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_load_storage[7]_i_1_n_0                                                                                                                                                                                                                                                            | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_reload_storage[7]_i_1_n_0                                                                                                                                                                                                                                                          | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_rx_reg                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_storage[15]_i_1_n_0                                                                                                                                                                                                                                                             | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_storage[31]_i_1_n_0                                                                                                                                                                                                                                                             | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_source_payload_data[7]_i_1_n_0                                                                                                                                                                                                                                                  | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                         | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_storage[7]_i_1_n_0                                                                                                                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                               | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                               | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                               | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_phy_storage[23]_i_1_n_0                                                                                                                                                                                                                                                             | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_rx_fifo_rdport_re                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_w_buffer_syncfifo_we                                                                                                                                                                                                                                                               | ddr2/ldc/write_beat_count[7]_i_1_n_0                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/E[0]                                                                                                                                                                                                                                                                                     | ddr2/ldc/read_beat_count[7]_i_1_n_0                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/litedramcore_litedramcore_dat_w_next_value_ce0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_address_storage[7]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector1_address_storage[7]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[23]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                               |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[7]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                    | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                    | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                    | clk_gen/AR[0]                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                             | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                             | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                             | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[23]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[7]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[31]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector1_wrdata_storage[15]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/storage_11_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/storage_12_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/soccontroller_scratch_storage[23]_i_1_n_0                                                                                                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/soccontroller_scratch_storage[15]_i_1_n_0                                                                                                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/soccontroller_scratch_storage[31]_i_1_n_0                                                                                                                                                                                                                                                | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |              8 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/soccontroller_scratch_storage[7]_i_1_n_0                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/E[0]                                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                        | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                           |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                             | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                 | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                         | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_ctrl1                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                4 |              8 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[7]                                                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[15]                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[39]                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[55]                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[47]                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/p_0_in[63]                                                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]                                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                3 |              9 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_1                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                3 |              9 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/dout_reg[0]_0                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                4 |              9 |         2.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_4                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                5 |              9 |         1.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/excinfo_wb_ff/dout_reg[9]_0                                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                4 |              9 |         2.25 |
|  dtmcs_tck                                                                   | tap/dtmcs_0                                                                                                                                                                                                                                                                                       | tap/dtmcs[40]_i_1_n_0                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[22]_3                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                5 |              9 |         1.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]_1                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                6 |              9 |         1.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/dout_reg[9]_0                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                5 |              9 |         1.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                4 |             10 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                5 |             10 |         2.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/Display_0/inst/nolabel_line76/counter[9]_i_1_n_0                                                                                                                                                                         |                3 |             10 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |             10 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |             10 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                6 |             10 |         1.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |             10 |         3.33 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/sdram_timer_count1[9]_i_1_n_0                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |             10 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                  | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                  | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |                4 |             10 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/storage_14_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                4 |             10 |         2.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[29]_2                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                6 |             10 |         1.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                                                             | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |                5 |             10 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                              | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |                3 |             10 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                6 |             11 |         1.83 |
|  swervolf/swerv_soc_i/VGA_v1_0_0/inst/clk_wiz/inst/clk_out1                  | swervolf/swerv_soc_i/VGA_v1_0_0/inst/vga_control/y_counter                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                                                                                                                                      | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/state/litedramcore_litedramcore_adr_next_value_ce1                                                                                                                                                                                                                       | ddr2/ldc/FSM_onehot_litedramcore_state_reg_n_0_[1]                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/treg[7]_i_1_n_0                                                                                                                                                                                                                                    | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/sck_o_i_1_n_0                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                5 |             12 |         2.40 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                5 |             12 |         2.40 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/read_beat_offset                                                                                                                                                                                                                                                                         | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                 |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                5 |             12 |         2.40 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_3                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                |                6 |             12 |         2.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_0                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_4                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/nolabel_line76/AN[7]_i_1_n_0                                                                                                                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_beat_offset                                                                                                                                                                                                                                                                        | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_1                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_2                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_1                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  swervolf/swerv_soc_i/VGA_v1_0_0/inst/clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/VGA_v1_0_0/inst/vga_control/p_0_in                                                                                                                                                                                       |                4 |             12 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/data_reg[2]_5                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_uart_wrapper_0/inst/uart16550_0/regs/tf_push_reg_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/rfwe_reg_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_spi_wrapper_0/inst/spi/wfifo/wfwe                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine5_row_open                                                                                                                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine6_row_col_n_addr_sel                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine7_row[12]_i_1_n_0                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                7 |             13 |         1.86 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine4_row[12]_i_1_n_0                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine3_row_open                                                                                                                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine0_row[12]_i_1_n_0                                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine1_row_open                                                                                                                                                                                                                                                              | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/o_wb_adr[0]                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine2_row_col_n_addr_sel                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/dout[15]_i_1__167_n_0                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0                                                                                                                              |                5 |             15 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dbg_state_reg/dffs/dmi_reg_en_0                                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0                                                                                                                              |                6 |             16 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dout_reg[6]_0                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                6 |             16 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/illegal_inst_en                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             16 |         1.78 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                              | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                2 |             16 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                               | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                3 |             16 |         5.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/uart_rx_fifo_wrport_we__0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[21]_7                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                9 |             17 |         1.89 |
|  clk_core_BUFG                                                               | tap/dmi_reg_en_0                                                                                                                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0                                                                                                                              |               10 |             18 |         1.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                               | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |                5 |             18 |         3.60 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                6 |             19 |         3.17 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/mem_if/litedramcore_count_reg_9_sn_1                                                                                                                                                                                                                                     | ddr2/ldc/serv_rf_top/cpu/state/FDPE_3                                                                                                                                                                                                         |                5 |             20 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/dout_reg[0]_3                                                                                                                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               11 |             21 |         1.91 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                4 |             21 |         5.25 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/state/en_pc_r0                                                                                                                                                                                                                                                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_1                                                                                                                                                                                                 |                5 |             21 |         4.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/dout_reg[25]_3                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               15 |             22 |         1.47 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine2_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  tap/dmi_tck                                                                 | tap/dmi_1                                                                                                                                                                                                                                                                                         | tap/dmi[3]_i_1_n_0                                                                                                                                                                                                                            |                4 |             23 |         5.75 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine1_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                9 |             23 |         2.56 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine5_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine0_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine3_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine7_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine4_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                7 |             23 |         3.29 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine6_cmd_buffer_sink_ready                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                |                8 |             24 |         3.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/a7ddrphy_bitslip0_value30                                                                                                                                                                                                                                                                | ddr2/ldc/a7ddrphy_bitslip7_value1                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/a7ddrphy_bitslip8_value10                                                                                                                                                                                                                                                                | ddr2/ldc/a7ddrphy_bitslip15_value1                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                               |                5 |             25 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | swervolf/swerv_soc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                9 |             25 |         2.78 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0346_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                5 |             26 |         5.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0354_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0349_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0352_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               10 |             26 |         2.60 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0313_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               11 |             26 |         2.36 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0298_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0347_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                7 |             26 |         3.71 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                               |                5 |             26 |         5.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0305_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0303_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0307_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0363_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0357_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               11 |             26 |         2.36 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0302_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                7 |             26 |         3.71 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0359_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0296_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0308_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                7 |             26 |         3.71 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0368_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0353_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0310_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                7 |             26 |         3.71 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0348_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                7 |             26 |         3.71 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0361_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               10 |             26 |         2.60 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0362_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0300_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                8 |             26 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0351_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               10 |             26 |         2.60 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0317_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               14 |             26 |         1.86 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0312_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0356_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               10 |             26 |         2.60 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0314_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               11 |             26 |         2.36 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0304_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0358_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0294_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/bp_wb_ff/en0309_out                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |                9 |             26 |         2.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/en0                                                                                                                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               10 |             28 |         2.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/en065_out                                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                9 |             30 |         3.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/a7ddrphy_bitslip0_value00                                                                                                                                                                                                                                                                | ddr2/ldc/a7ddrphy_bitslip7_value0                                                                                                                                                                                                             |               12 |             30 |         2.50 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/a7ddrphy_bitslip1_value00                                                                                                                                                                                                                                                                | ddr2/ldc/a7ddrphy_bitslip15_value0                                                                                                                                                                                                            |               13 |             30 |         2.31 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/miss_state_ff/dffs/dout_reg[1]_2                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               17 |             30 |         1.76 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/div_e1/e1val_ff/dout_reg[0]_0                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               19 |             31 |         1.63 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f2_wr_en                                                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               17 |             31 |         1.82 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/dout[30]_i_4__27_0                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               14 |             31 |         2.21 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/e4ff/genblock.dff/dffs/en014_out                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               20 |             31 |         1.55 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/ifc/iccrit_ff/dout_reg[0]_2[0]                                                                                                                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               20 |             31 |         1.55 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/lsu_error_dc4ff/en011_out                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               16 |             31 |         1.94 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mtvec_wb                                                                                                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               12 |             31 |         2.58 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/en012_out                                                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               17 |             31 |         1.82 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | clk_gen/AR[0]                                                                                                                                                                                                                                 |               10 |             31 |         3.10 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | clk_gen/AR[0]                                                                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f0_shift_wr_en                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               19 |             31 |         1.63 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/f0valff/f1_shift_wr_en                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               21 |             31 |         1.48 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |               12 |             32 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                              | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                              |               11 |             32 |         2.91 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[17]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_data_en[0]                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               25 |             32 |         1.28 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_data_en[0]                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               28 |             32 |         1.14 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_dualtagff/dffs/dout_reg[1]_0                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_data_en[0]                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               24 |             32 |         1.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[1]                                                                                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               26 |             32 |         1.23 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[0]                                                                                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               28 |             32 |         1.14 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[3]                                                                                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[4]                                                                                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               27 |             32 |         1.19 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_data_en[2]                                                                                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               26 |             32 |         1.23 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_ints[31]_i_1_n_0                                                                                                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_eclk[31]_i_1_n_0                                                                                                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_oe[31]_i_1_n_0                                                                                                                                                                                                                             | clk_gen/AR[0]                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_nec[31]_i_1_n_0                                                                                                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_out[31]_i_1_n_0                                                                                                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_inte[31]_i_1_n_0                                                                                                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_ptrig[31]_i_1_n_0                                                                                                                                                                                                                          | clk_gen/AR[0]                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[31]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               19 |             32 |         1.68 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[25]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[14]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[21]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[9]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               25 |             32 |         1.28 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[8]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[23]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[6]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               24 |             32 |         1.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[10]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[7]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[5]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               24 |             32 |         1.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[4]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               24 |             32 |         1.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[3]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               25 |             32 |         1.28 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[20]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[30]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               24 |             32 |         1.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[2]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               27 |             32 |         1.19 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/illegal_inst_en                                                                                                                                                                          | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                7 |             32 |         4.57 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[1]                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               19 |             32 |         1.68 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mrac_wb                                                                                                                                                                                  | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               18 |             32 |         1.78 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb1_wb                                                                                                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               13 |             32 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mitb0_wb                                                                                                                                                                                 | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               10 |             32 |         3.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/wb_gpio_wrapper_0/inst/gpio/rgpio_aux[31]_i_1_n_0                                                                                                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/wr_mscratch_wb                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               27 |             32 |         1.19 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/uart_phy_rx_clkphase[31]_i_1_n_0                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[13]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               25 |             32 |         1.28 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/csrmiscff/dffs/csr_data_wen                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               14 |             32 |         2.29 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/exctype_wb_ff/dout_reg[7]_3                                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               17 |             32 |         1.88 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/decode/o_cnt_en_reg[0]                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/o_lsb_reg[1]_3[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/exctype_wb_ff/en091_out                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               17 |             32 |         1.88 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/timer_update_value_re                                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/halt_ff/en022_out                                                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               11 |             32 |         2.91 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/lsu_dccm_errorff/en094_out                                                                                                                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               14 |             32 |         2.29 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i1_wb_data_en                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               13 |             32 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_wb_data_en                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               16 |             32 |         2.00 |
|  dtmcs_tck                                                                   | tap/dtmcs_0                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/en092_out                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               18 |             32 |         1.78 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine2_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine3_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/syscon_wrapper_0/inst/syscon/o_wb_rdt[31]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                               |               18 |             32 |         1.78 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine4_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine5_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine6_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_bankmachine7_cmd_buffer_lookahead_wrport_we__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/wb_rdt_low_0                                                                                                                                                                                                                             | clk_gen/AR[0]                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                            |                5 |             32 |         6.40 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/Display_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/PWM_w_Int_v1_0_0/inst/PWM_w_Int_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/VGA_v1_0_0/inst/VGA_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                        | clk_gen/AR[0]                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_hrc[31]_i_3_n_0_BUFG | swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_hrc[31]_i_1_n_0                                                                                                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_wb_dat[31]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |               29 |             32 |         1.10 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[27]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu1inc_ff/mhpmc4_wr_en                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               12 |             32 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_store_c1_dc1_clken                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               20 |             32 |         1.60 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu2inc_ff/mhpmc5_wr_en                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               11 |             32 |         2.91 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcyclef_cout_ff/en020_out                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               12 |             32 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/minstretf_cout_ff/en016_out                                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               15 |             32 |         2.13 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu2inc_ff/mhpmc5h_wr_en                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               15 |             32 |         2.13 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t2_wb                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               13 |             32 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu3inc_ff/mhpmc6h_wr_en                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |                8 |             32 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t3_wb                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               13 |             32 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t1_wb                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               10 |             32 |         3.20 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/soccontroller_bus_errors                                                                                                                                                                                                                                                                 | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu3inc_ff/mhpmc6_wr_en                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               16 |             32 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[16]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mtsel_ff/wr_mtdata2_t0_wb                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               11 |             32 |         2.91 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu0inc_ff/mhpmc3h_wr_en                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               17 |             32 |         1.88 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu0inc_ff/mhpmc3_wr_en                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               13 |             32 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/pmu1inc_ff/mhpmc4h_wr_en                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               14 |             32 |         2.29 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[29]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               18 |             32 |         1.78 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/ifu_debug_valid_ff/en023_out                                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               16 |             32 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[26]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               27 |             32 |         1.19 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[11]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               19 |             32 |         1.68 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[22]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               26 |             32 |         1.23 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[24]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[19]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[18]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             32 |         1.39 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/state/o_cnt_en_reg_4[0]                                                                                                                                                                                                                                                  | ddr2/ldc/serv_rf_top/cpu/ctrl/SR[0]                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[28]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               29 |             32 |         1.10 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[15]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             32 |         1.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/wbff/genblock.dff/dffs/gpr_bank_wr_en[0]_1[12]                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               19 |             32 |         1.68 |
|  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/cntr_clk_BUFG             | swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_cntr[31]_i_1_n_0                                                                                                                                                                                                                           | clk_gen/AR[0]                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/lrc_clk_BUFG              | swervolf/swerv_soc_i/ptc_wrapper_0/inst/timer_ptc/rptc_lrc[31]_i_1_n_0                                                                                                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___55_n_0                                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               13 |             33 |         2.54 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___54_n_0                                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               14 |             33 |         2.36 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              | clk_gen/AR[0]                                                                                                                                                                                                                                 |               11 |             33 |         3.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/ifu_debug_rd_en_ff/ic_debug_rd_en_ff                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               25 |             33 |         1.32 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               12 |             33 |         2.75 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[14]_0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               13 |             34 |         2.62 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                               |               10 |             34 |         3.40 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                               |                7 |             35 |         5.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                               |                9 |             35 |         3.89 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                               |                5 |             36 |         7.20 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_aw_buffer_source_valid_reg_1[0]                                                                                                                                                                                                                                                    | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                7 |             36 |         5.14 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/read_ar_buffer_source_valid_reg_0[0]                                                                                                                                                                                                                                                     | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                6 |             36 |         6.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                7 |             36 |         5.14 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                6 |             36 |         6.00 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/write_aw_buffer_source_payload_id[5]_i_1_n_0                                                                                                                                                                                                                                             | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               15 |             37 |         2.47 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/mem\\.ar_ready                                                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                6 |             37 |         6.17 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_2                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               19 |             37 |         1.95 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_1                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               22 |             37 |         1.68 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_0                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               21 |             37 |         1.76 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcommand_reg/genblock.dff/dffs/fifo_cmd_en_3                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               18 |             37 |         2.06 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                9 |             38 |         4.22 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                7 |             38 |         5.43 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |                8 |             38 |         4.75 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |               11 |             38 |         3.45 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                      | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |                9 |             38 |         4.22 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               11 |             38 |         3.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                               |                9 |             39 |         4.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                               |                7 |             39 |         5.57 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                               |               10 |             39 |         3.90 |
|  dtmcs_tck                                                                   | tap/dtmcs_r1                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                               |               12 |             39 |         3.25 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                               |               11 |             39 |         3.55 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/en0                                                                                                                                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               11 |             40 |         3.64 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dd[i0div]                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               12 |             40 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               17 |             40 |         2.35 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               11 |             40 |         3.64 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/serv_rf_top/cpu/bufreg/tag_port_we                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                5 |             40 |         8.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                                                                                                                            | clk_gen/AR[0]                                                                                                                                                                                                                                 |               12 |             40 |         3.33 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                                                               |               12 |             41 |         3.42 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                         |               14 |             41 |         2.93 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                               |               15 |             41 |         2.73 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |               15 |             41 |         2.73 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_mst_port_mux[2].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                                                                                                                  | clk_gen/AR[0]                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                    |               12 |             42 |         3.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[1]                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             49 |         2.13 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[2]                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               26 |             49 |         1.88 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[0]                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               20 |             49 |         2.45 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[4]                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               25 |             49 |         1.96 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[3].buf_state_ff/dffs/buf_wr_en[0]                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               26 |             49 |         1.88 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/buf_wr_en[3]                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               22 |             49 |         2.23 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[2].buf_state_ff/dffs/buf_wr_en[0]                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               23 |             49 |         2.13 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/genblk9[1].buf_state_ff/dffs/buf_wr_en[0]                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               25 |             49 |         1.96 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_6                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               36 |             54 |         1.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_5                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               40 |             54 |         1.35 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_2                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               35 |             54 |         1.54 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_0                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               36 |             54 |         1.50 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_4                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               35 |             54 |         1.54 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_1                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               35 |             54 |         1.54 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/p_307_in                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               41 |             54 |         1.32 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/stbuf/WrPtrff/dffs/stbuf_data_en_3                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               37 |             54 |         1.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc1_clken                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               25 |             62 |         2.48 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/i0_e4_data_en                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               29 |             63 |         2.17 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/i1_e4_data_en                                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               29 |             63 |         2.17 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dffs/dffs/lsu_store_c1_dc2_clken                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               24 |             64 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_3                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               30 |             64 |         2.13 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[1]_0                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               33 |             64 |         1.94 |
|  ddr2/ldc/BUFG_1_0                                                           | ddr2/ldc/sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                                                                                                                                                                           | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/scvi_rsp_tag_ff/dffs/dffs/dout_reg[0]_1                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               35 |             64 |         1.83 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___186_n_0                                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               21 |             64 |         3.05 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___190_n_0                                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               34 |             64 |         1.88 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___188_n_0                                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               26 |             64 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi2wb/o_rdata[63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                               |               20 |             64 |         3.20 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_0                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               26 |             64 |         2.46 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_1                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               25 |             64 |         2.56 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/axi2wb_intcon_wrapper_0/inst/axi_intercon3/axi_intercon2/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_r_mux/o_lsu_rvalid                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               24 |             64 |         2.67 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dma_ctrl/WrPtr_dff/dffs/fifo_data_en_2                                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               30 |             64 |         2.13 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i___192_n_0                                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               38 |             64 |         1.68 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[2]                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               35 |             64 |         1.83 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                   |               19 |             68 |         3.58 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/exu/i__n_0                                                                                                                                                                                                                    | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               34 |             69 |         2.03 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_1[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                               |               18 |             71 |         3.94 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |               19 |             71 |         3.74 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                               |               15 |             71 |         4.73 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                       | clk_gen/AR[0]                                                                                                                                                                                                                                 |               21 |             73 |         3.48 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/E[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                               |               14 |             73 |         5.21 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_fill                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |               19 |             73 |         3.84 |
|  clk_core_BUFG                                                               | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_sync[0].i_sync/reg_q_reg[1]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                               |               17 |             73 |         4.29 |
|  ddr2/ldc/BUFG_1_0                                                           | cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/E[0]                                                                                                                                                                                                                                       | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |               23 |             75 |         3.26 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/ibuf_wr_en                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               38 |             76 |         2.00 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i1_data_en[0]                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               35 |             76 |         2.17 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dffs/dffs/dout_reg[0]_5                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               32 |             78 |         2.44 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/mem/en0                                                                                                                                                                                                                             | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               36 |             78 |         2.17 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc2_clken                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               35 |             81 |         2.31 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/bp/btb_bank2_way1_data_out/genblock.dff/dffs/rsenable_0                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               26 |             93 |         3.58 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0]_1                                                                                                                                                                        | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               37 |            106 |         2.86 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[0]                                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               50 |            121 |         2.42 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg0ff/dffs/dec_i1_ctl_en[1]                                                                                                                                                                                      | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               49 |            122 |         2.49 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i1_ctl_en[0]                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               37 |            129 |         3.49 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/ibwrite[0]                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               48 |            135 |         2.81 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ibvalff/ibwrite[1]                                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               40 |            135 |         3.38 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[0]                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               37 |            135 |         3.65 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/ibwrite[1]                                                                                                                                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               37 |            135 |         3.65 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/freeze_after_unfreeze1                                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               64 |            137 |         2.14 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[0]                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               63 |            139 |         2.21 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i1_data_en[1]                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               56 |            139 |         2.48 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[2]                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               62 |            139 |         2.24 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[4]                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               51 |            145 |         2.84 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/freeff/dec_i0_data_en[3]                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               68 |            151 |         2.22 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/lsu_freeze_c1_dc3_clken                                                                                                                                                                     | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               92 |            158 |         1.72 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i1cg1ff/dec_i1_ctl_en[0]                                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               62 |            164 |         2.65 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrol_dmactive_ff/dffs/dout_reg[0]_0                                                                                                                              |               90 |            196 |         2.18 |
|  swervolf/swerv_soc_i/VGA_v1_0_0/inst/clk_wiz/inst/clk_out1                  |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |               63 |            208 |         3.30 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/tlu/mcgc_ff/genblock.dff/dffs/dec_i0_ctl_en[0]                                                                                                                                                                            | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               75 |            215 |         2.87 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg0ff/dffs/dout_reg[2]_0                                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |              100 |            216 |         2.16 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/mem_ctl/axi_mb_beat_count_ff/dout_reg[1]_1                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               88 |            224 |         2.55 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   | ddr2/ldc/FDPE_3_0                                                                                                                                                                                                                             |               98 |            231 |         2.36 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/wrptr_in4163_out                                                                                                                                                                                                | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |              151 |            236 |         1.56 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/qwen0                                                                                                                                                                                                           | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               93 |            236 |         2.54 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/ifu/aln/wrpff/wrptr_in4                                                                                                                                                                                                       | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |               83 |            236 |         2.84 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg0ff/dffs/dout_reg[1]_0                                                                                                                                                                                         | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |              109 |            238 |         2.18 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |               94 |            254 |         2.70 |
|  clk_core_BUFG                                                               | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dec/decode/i0cg1ff/dout_reg[1]_0                                                                                                                                                                                              | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |               98 |            258 |         2.63 |
|  ddr2/ldc/BUFG_1_0                                                           |                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |              166 |            468 |         2.82 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | clk_gen/AR[0]                                                                                                                                                                                                                                 |              312 |            800 |         2.56 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/dout_reg[0]_0                                                                                                                                        |              475 |           1122 |         2.36 |
|  clk_core_BUFG                                                               |                                                                                                                                                                                                                                                                                                   | swervolf/swerv_soc_i/swerv_wrapper_verilog_0/inst/swerv_eh1_2/swerv/dbg/dmcontrolff/dffs/rst_0                                                                                                                                                |              588 |           1262 |         2.15 |
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


