Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 23 23:31:29 2018
| Host         : KHLim running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 315 register/latch pins with no clock driven by root clock pin: clk_div_01/SLOW_CLK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: voice_capturer_01/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.040        0.000                      0                  158        0.161        0.000                      0                  158        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.586        0.000                      0                   72        0.263        0.000                      0                   72        3.000        0.000                       0                    39  
  clk_out1_clk_wiz_0        0.040        0.000                      0                   86        0.161        0.000                      0                   86        4.130        0.000                       0                    47  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.704ns (17.824%)  route 3.246ns (82.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.590     9.036    clk_div_01/clear
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[20]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk_div_01/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.704ns (17.824%)  route 3.246ns (82.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.590     9.036    clk_div_01/clear
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk_div_01/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.704ns (17.824%)  route 3.246ns (82.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.590     9.036    clk_div_01/clear
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[22]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.622    clk_div_01/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 voice_capturer_01/count2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice_capturer_01/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.138ns (26.624%)  route 3.136ns (73.376%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.791     5.312    voice_capturer_01/clk_in1
    SLICE_X2Y123         FDRE                                         r  voice_capturer_01/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  voice_capturer_01/count2_reg[6]/Q
                         net (fo=9, routed)           0.870     6.700    voice_capturer_01/count2_reg[6]
    SLICE_X4Y123         LUT3 (Prop_lut3_I1_O)        0.124     6.824 r  voice_capturer_01/sclk_i_22/O
                         net (fo=1, routed)           0.855     7.680    voice_capturer_01/sclk_i_22_n_0
    SLICE_X5Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.804 r  voice_capturer_01/sclk_i_17/O
                         net (fo=1, routed)           0.664     8.467    voice_capturer_01/sclk_i_17_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I5_O)        0.124     8.591 r  voice_capturer_01/sclk_i_10/O
                         net (fo=1, routed)           0.314     8.906    voice_capturer_01/sclk_i_10_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I5_O)        0.124     9.030 r  voice_capturer_01/sclk_i_3/O
                         net (fo=1, routed)           0.433     9.463    voice_capturer_01/sclk_i_3_n_0
    SLICE_X3Y122         LUT6 (Prop_lut6_I1_O)        0.124     9.587 r  voice_capturer_01/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.587    voice_capturer_01/sclk_i_1_n_0
    SLICE_X3Y122         FDRE                                         r  voice_capturer_01/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.669    15.010    voice_capturer_01/clk_in1
    SLICE_X3Y122         FDRE                                         r  voice_capturer_01/sclk_reg/C
                         clock pessimism              0.281    15.291    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y122         FDRE (Setup_fdre_C_D)        0.029    15.285    voice_capturer_01/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.704ns (18.472%)  route 3.107ns (81.528%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.451     8.898    clk_div_01/clear
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.704ns (18.472%)  route 3.107ns (81.528%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.451     8.898    clk_div_01/clear
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.704ns (18.472%)  route 3.107ns (81.528%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.451     8.898    clk_div_01/clear
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.704ns (18.472%)  route 3.107ns (81.528%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.451     8.898    clk_div_01/clear
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y48         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.704ns (19.219%)  route 2.959ns (80.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.303     8.749    clk_div_01/clear
    SLICE_X35Y47         FDRE                                         r  clk_div_01/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y47         FDRE                                         r  clk_div_01/counter_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 clk_div_01/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.704ns (19.219%)  route 2.959ns (80.781%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.565     5.086    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clk_div_01/counter_reg[21]/Q
                         net (fo=2, routed)           0.813     6.355    clk_div_01/counter_reg[21]
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.479 r  clk_div_01/counter[0]_i_4/O
                         net (fo=2, routed)           0.843     7.322    clk_div_01/counter[0]_i_4_n_0
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     7.446 r  clk_div_01/counter[0]_i_1/O
                         net (fo=23, routed)          1.303     8.749    clk_div_01/clear
    SLICE_X35Y47         FDRE                                         r  clk_div_01/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.445    14.786    clk_div_01/clk_in1
    SLICE_X35Y47         FDRE                                         r  clk_div_01/counter_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y47         FDRE (Setup_fdre_C_R)       -0.429    14.597    clk_div_01/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  5.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.706    clk_div_01/counter_reg[19]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_div_01/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_div_01/counter_reg[16]_i_1_n_4
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    clk_div_01/clk_in1
    SLICE_X35Y44         FDRE                                         r  clk_div_01/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_01/counter_reg[3]/Q
                         net (fo=3, routed)           0.119     1.705    clk_div_01/counter_reg[3]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk_div_01/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    clk_div_01/counter_reg[0]_i_2_n_4
    SLICE_X35Y44         FDRE                                         r  clk_div_01/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    clk_div_01/clk_in1
    SLICE_X35Y44         FDRE                                         r  clk_div_01/counter_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_01/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_01/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    clk_div_01/clk_in1
    SLICE_X34Y46         FDRE                                         r  clk_div_01/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_div_01/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.175     1.784    clk_div_01/J_MIC3_Pin1_OBUF
    SLICE_X34Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  clk_div_01/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.829    clk_div_01/SLOW_CLK_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  clk_div_01/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    clk_div_01/clk_in1
    SLICE_X34Y46         FDRE                                         r  clk_div_01/SLOW_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.565    clk_div_01/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    clk_div_01/clk_in1
    SLICE_X35Y46         FDRE                                         r  clk_div_01/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_01/counter_reg[11]/Q
                         net (fo=3, routed)           0.120     1.706    clk_div_01/counter_reg[11]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_div_01/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_div_01/counter_reg[8]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  clk_div_01/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    clk_div_01/clk_in1
    SLICE_X35Y46         FDRE                                         r  clk_div_01/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_01/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    clk_div_01/clk_in1
    SLICE_X35Y45         FDRE                                         r  clk_div_01/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_01/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.706    clk_div_01/counter_reg[7]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_div_01/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_div_01/counter_reg[4]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  clk_div_01/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    clk_div_01/clk_in1
    SLICE_X35Y45         FDRE                                         r  clk_div_01/counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_01/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[18]/Q
                         net (fo=2, routed)           0.121     1.708    clk_div_01/counter_reg[18]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_div_01/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_div_01/counter_reg[16]_i_1_n_5
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    clk_div_01/clk_in1
    SLICE_X35Y44         FDRE                                         r  clk_div_01/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_01/counter_reg[2]/Q
                         net (fo=3, routed)           0.121     1.707    clk_div_01/counter_reg[2]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clk_div_01/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.818    clk_div_01/counter_reg[0]_i_2_n_5
    SLICE_X35Y44         FDRE                                         r  clk_div_01/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    clk_div_01/clk_in1
    SLICE_X35Y44         FDRE                                         r  clk_div_01/counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_01/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[16]/Q
                         net (fo=3, routed)           0.117     1.704    clk_div_01/counter_reg[16]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  clk_div_01/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    clk_div_01/counter_reg[16]_i_1_n_7
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X35Y48         FDRE                                         r  clk_div_01/counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.563     1.446    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_div_01/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    clk_div_01/counter_reg[20]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  clk_div_01/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    clk_div_01/counter_reg[20]_i_1_n_7
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.832     1.959    clk_div_01/clk_in1
    SLICE_X35Y49         FDRE                                         r  clk_div_01/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_div_01/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div_01/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_01/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.562     1.445    clk_div_01/clk_in1
    SLICE_X35Y45         FDRE                                         r  clk_div_01/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_div_01/counter_reg[4]/Q
                         net (fo=3, routed)           0.117     1.703    clk_div_01/counter_reg[4]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  clk_div_01/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    clk_div_01/counter_reg[4]_i_1_n_7
    SLICE_X35Y45         FDRE                                         r  clk_div_01/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.831     1.958    clk_div_01/clk_in1
    SLICE_X35Y45         FDRE                                         r  clk_div_01/counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_div_01/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y46     clk_div_01/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y44     clk_div_01/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y46     clk_div_01/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y46     clk_div_01/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47     clk_div_01/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47     clk_div_01/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47     clk_div_01/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y47     clk_div_01/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y46     clk_div_01/SLOW_CLK_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y46     clk_div_01/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y44     clk_div_01/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y44     clk_div_01/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46     clk_div_01/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46     clk_div_01/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46     clk_div_01/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46     clk_div_01/counter_reg[11]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     voice_capturer_01/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     voice_capturer_01/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     voice_capturer_01/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y124     voice_capturer_01/count2_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y46     clk_div_01/SLOW_CLK_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y44     clk_div_01/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46     clk_div_01/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46     clk_div_01/counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.233ns (24.695%)  route 6.809ns (75.305%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.120 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.663    13.720    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    13.844 r  vga_display_01/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=6, routed)           0.355    14.198    vga_display_01/VGA_RED0[3]
    SLICE_X1Y46          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.519    14.120    vga_display_01/CLK_VGA
    SLICE_X1Y46          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.260    14.380    
                         clock uncertainty           -0.072    14.307    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.069    14.238    vga_display_01/VGA_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_RED_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.233ns (24.695%)  route 6.809ns (75.305%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.120 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.663    13.720    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    13.844 r  vga_display_01/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=6, routed)           0.355    14.198    vga_display_01/VGA_RED0[3]
    SLICE_X1Y46          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.519    14.120    vga_display_01/CLK_VGA
    SLICE_X1Y46          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica/C
                         clock pessimism              0.260    14.380    
                         clock uncertainty           -0.072    14.307    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)       -0.057    14.250    vga_display_01/VGA_RED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.233ns (24.720%)  route 6.800ns (75.280%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.121 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.663    13.720    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    13.844 r  vga_display_01/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=6, routed)           0.346    14.189    vga_display_01/VGA_RED0[3]
    SLICE_X3Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.520    14.121    vga_display_01/CLK_VGA
    SLICE_X3Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.260    14.381    
                         clock uncertainty           -0.072    14.308    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)       -0.066    14.242    vga_display_01/VGA_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.065ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_RED_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.233ns (24.720%)  route 6.800ns (75.280%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.121 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.663    13.720    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    13.844 r  vga_display_01/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=6, routed)           0.346    14.189    vga_display_01/VGA_RED0[3]
    SLICE_X3Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.520    14.121    vga_display_01/CLK_VGA
    SLICE_X3Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_5/C
                         clock pessimism              0.260    14.381    
                         clock uncertainty           -0.072    14.308    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)       -0.054    14.254    vga_display_01/VGA_RED_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -14.189    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 2.233ns (24.960%)  route 6.713ns (75.040%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.120 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.600    13.657    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X0Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.781 r  vga_display_01/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=2, routed)           0.322    14.103    vga_display_01/VGA_GREEN0[0]
    SLICE_X3Y45          FDRE                                         r  vga_display_01/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.519    14.120    vga_display_01/CLK_VGA
    SLICE_X3Y45          FDRE                                         r  vga_display_01/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.380    
                         clock uncertainty           -0.072    14.307    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)       -0.043    14.264    vga_display_01/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 2.233ns (25.083%)  route 6.669ns (74.916%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.121 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.663    13.720    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    13.844 r  vga_display_01/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=6, routed)           0.215    14.059    vga_display_01/VGA_RED0[3]
    SLICE_X0Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.520    14.121    vga_display_01/CLK_VGA
    SLICE_X0Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.381    
                         clock uncertainty           -0.072    14.308    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.061    14.247    vga_display_01/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_RED_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 2.233ns (25.704%)  route 6.454ns (74.296%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.121 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.663    13.720    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X1Y47          LUT6 (Prop_lut6_I0_O)        0.124    13.844 r  vga_display_01/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=6, routed)           0.000    13.844    vga_display_01/VGA_RED0[3]
    SLICE_X1Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.520    14.121    vga_display_01/CLK_VGA
    SLICE_X1Y47          FDRE                                         r  vga_display_01/VGA_RED_reg[3]_lopt_replica_4/C
                         clock pessimism              0.260    14.381    
                         clock uncertainty           -0.072    14.308    
    SLICE_X1Y47          FDRE (Setup_fdre_C_D)        0.031    14.339    vga_display_01/VGA_RED_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.844    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_GREEN_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 2.233ns (25.891%)  route 6.392ns (74.109%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.120 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.600    13.657    vga_display_01/VGA_CONTROL/VGA_GREEN0[1]
    SLICE_X0Y45          LUT6 (Prop_lut6_I0_O)        0.124    13.781 r  vga_display_01/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=2, routed)           0.000    13.781    vga_display_01/VGA_GREEN0[0]
    SLICE_X0Y45          FDRE                                         r  vga_display_01/VGA_GREEN_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.519    14.120    vga_display_01/CLK_VGA
    SLICE_X0Y45          FDRE                                         r  vga_display_01/VGA_GREEN_reg[0]_lopt_replica/C
                         clock pessimism              0.260    14.380    
                         clock uncertainty           -0.072    14.307    
    SLICE_X0Y45          FDRE (Setup_fdre_C_D)        0.031    14.338    vga_display_01/VGA_GREEN_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -13.781    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 2.109ns (25.380%)  route 6.201ns (74.620%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.121 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.409    13.466    vga_display_01/VGA_GREEN0[1]
    SLICE_X0Y47          FDRE                                         r  vga_display_01/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.520    14.121    vga_display_01/CLK_VGA
    SLICE_X0Y47          FDRE                                         r  vga_display_01/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.381    
                         clock uncertainty           -0.072    14.308    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)       -0.067    14.241    vga_display_01/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_GREEN_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.901ns  (logic 2.109ns (26.694%)  route 5.792ns (73.306%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.121 - 9.259 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.575     5.096    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.635     5.156    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y43          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=228, routed)         1.709     7.322    draw_waveform_01/Sample_Memory_reg_576_639_0_2/ADDRB0
    SLICE_X8Y53          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.446 r  draw_waveform_01/Sample_Memory_reg_576_639_0_2/RAMB/O
                         net (fo=1, routed)           0.868     8.313    draw_waveform_01/Sample_Memory_reg_576_639_0_2_n_1
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     8.437 r  draw_waveform_01/VGA_Red_waveform0_carry_i_79/O
                         net (fo=1, routed)           0.000     8.437    draw_waveform_01/VGA_Red_waveform0_carry_i_79_n_0
    SLICE_X5Y48          MUXF7 (Prop_muxf7_I0_O)      0.212     8.649 r  draw_waveform_01/VGA_Red_waveform0_carry_i_43/O
                         net (fo=1, routed)           0.746     9.395    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_2
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.299     9.694 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_17/O
                         net (fo=4, routed)           0.739    10.433    vga_display_01/VGA_CONTROL/VGA_Red_waveform2[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.124    10.557 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22/O
                         net (fo=3, routed)           0.497    11.054    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_22_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I1_O)        0.124    11.178 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9/O
                         net (fo=1, routed)           0.502    11.680    vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_9_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.804 r  vga_display_01/VGA_CONTROL/VGA_Red_waveform0_carry_i_2/O
                         net (fo=1, routed)           0.000    11.804    draw_waveform_01/S[2]
    SLICE_X0Y46          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.202 r  draw_waveform_01/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.731    12.933    vga_display_01/VGA_CONTROL/CO[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I3_O)        0.124    13.057 r  vga_display_01/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=4, routed)           0.000    13.057    vga_display_01/VGA_GREEN0[1]
    SLICE_X0Y47          FDRE                                         r  vga_display_01/VGA_GREEN_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.457    14.058    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          1.520    14.121    vga_display_01/CLK_VGA
    SLICE_X0Y47          FDRE                                         r  vga_display_01/VGA_GREEN_reg[1]_lopt_replica/C
                         clock pessimism              0.260    14.381    
                         clock uncertainty           -0.072    14.308    
    SLICE_X0Y47          FDRE (Setup_fdre_C_D)        0.031    14.339    vga_display_01/VGA_GREEN_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  1.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.216%)  route 0.359ns (71.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X0Y53          FDRE                                         r  vga_display_01/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.359     1.976    vga_display_01/h_sync_reg
    SLICE_X0Y37          FDRE                                         r  vga_display_01/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.862     1.989    vga_display_01/CLK_VGA
    SLICE_X0Y37          FDRE                                         r  vga_display_01/VGA_HS_reg/C
                         clock pessimism             -0.244     1.745    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.070     1.815    vga_display_01/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.594     1.477    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X0Y42          FDRE                                         r  vga_display_01/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vga_display_01/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.126     1.744    vga_display_01/v_sync_reg
    SLICE_X0Y40          FDRE                                         r  vga_display_01/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.865     1.992    vga_display_01/CLK_VGA
    SLICE_X0Y40          FDRE                                         r  vga_display_01/VGA_VS_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.070     1.563    vga_display_01/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.454%)  route 0.145ns (36.546%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=9, routed)           0.145     1.762    vga_display_01/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X4Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.350%)  route 0.146ns (36.650%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=13, routed)          0.146     1.763    vga_display_01/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.874    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X4Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.340%)  route 0.146ns (36.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y46          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=9, routed)           0.146     1.763    vga_display_01/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.874 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X4Y46          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y46          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.557%)  route 0.149ns (37.443%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=21, routed)          0.149     1.766    vga_display_01/VGA_CONTROL/VGA_HORZ_COORD__0[11]
    SLICE_X7Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X7Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.285ns (66.258%)  route 0.145ns (33.742%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=9, routed)           0.145     1.762    vga_display_01/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X4Y45          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.906 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X4Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y45          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.158%)  route 0.146ns (33.842%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=13, routed)          0.146     1.763    vga_display_01/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X4Y44          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.907 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.907    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X4Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.285ns (66.148%)  route 0.146ns (33.852%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y46          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=9, routed)           0.146     1.763    vga_display_01/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.907 r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X4Y46          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X4Y46          FDRE                                         r  vga_display_01/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X4Y46          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 vga_display_01/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga_display_01/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.249ns (57.298%)  route 0.186ns (42.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.549     1.432    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.593     1.476    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=78, routed)          0.186     1.803    vga_display_01/VGA_CONTROL/out[7]
    SLICE_X7Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X7Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.817     1.944    vga_display_01/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga_display_01/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga_display_01/VGA_CLK_108M/clkout1_buf/O
                         net (fo=45, routed)          0.864     1.991    vga_display_01/VGA_CONTROL/clk_out1
    SLICE_X7Y44          FDRE                                         r  vga_display_01/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.105     1.581    vga_display_01/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y1    vga_display_01/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y45      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y45      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y43      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X5Y45      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y41      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y43      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X3Y44      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[2]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X7Y43      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y45      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y45      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y43      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X5Y45      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y41      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y43      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y43      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y48      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[3]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y44      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X7Y44      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y44      vga_display_01/VGA_CONTROL/h_cntr_reg_reg[2]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y45      vga_display_01/VGA_GREEN_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y47      vga_display_01/VGA_GREEN_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y47      vga_display_01/VGA_GREEN_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X0Y47      vga_display_01/VGA_RED_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y46      vga_display_01/VGA_RED_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y46      vga_display_01/VGA_RED_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y47      vga_display_01/VGA_RED_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X1Y47      vga_display_01/VGA_RED_reg[3]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y47      vga_display_01/VGA_RED_reg[3]_lopt_replica_5/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga_display_01/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display_01/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



