
STM32_Dev_Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a178  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000910a0  0800a308  0800a308  0001a308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0809b3a8  0809b3a8  000b4098  2**0
                  CONTENTS
  4 .ARM          00000008  0809b3a8  0809b3a8  000ab3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0809b3b0  0809b3b0  000b4098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0809b3b0  0809b3b0  000ab3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0809b3b4  0809b3b4  000ab3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00004098  20000000  0809b3b8  000b0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005e20  20004098  0809f450  000b4098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009eb8  0809f450  000b9eb8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000b4098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022bdc  00000000  00000000  000b40c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004892  00000000  00000000  000d6ca4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c58  00000000  00000000  000db538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a88  00000000  00000000  000dd190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b81d  00000000  00000000  000dec18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022c48  00000000  00000000  0010a435  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00103309  00000000  00000000  0012d07d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00230386  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d68  00000000  00000000  002303d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20004098 	.word	0x20004098
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a2f0 	.word	0x0800a2f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000409c 	.word	0x2000409c
 80001cc:	0800a2f0 	.word	0x0800a2f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__gedf2>:
 80005e8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80005ec:	e006      	b.n	80005fc <__cmpdf2+0x4>
 80005ee:	bf00      	nop

080005f0 <__ledf2>:
 80005f0:	f04f 0c01 	mov.w	ip, #1
 80005f4:	e002      	b.n	80005fc <__cmpdf2+0x4>
 80005f6:	bf00      	nop

080005f8 <__cmpdf2>:
 80005f8:	f04f 0c01 	mov.w	ip, #1
 80005fc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000600:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000604:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000608:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800060c:	bf18      	it	ne
 800060e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000612:	d01b      	beq.n	800064c <__cmpdf2+0x54>
 8000614:	b001      	add	sp, #4
 8000616:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800061a:	bf0c      	ite	eq
 800061c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000620:	ea91 0f03 	teqne	r1, r3
 8000624:	bf02      	ittt	eq
 8000626:	ea90 0f02 	teqeq	r0, r2
 800062a:	2000      	moveq	r0, #0
 800062c:	4770      	bxeq	lr
 800062e:	f110 0f00 	cmn.w	r0, #0
 8000632:	ea91 0f03 	teq	r1, r3
 8000636:	bf58      	it	pl
 8000638:	4299      	cmppl	r1, r3
 800063a:	bf08      	it	eq
 800063c:	4290      	cmpeq	r0, r2
 800063e:	bf2c      	ite	cs
 8000640:	17d8      	asrcs	r0, r3, #31
 8000642:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000646:	f040 0001 	orr.w	r0, r0, #1
 800064a:	4770      	bx	lr
 800064c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000650:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000654:	d102      	bne.n	800065c <__cmpdf2+0x64>
 8000656:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800065a:	d107      	bne.n	800066c <__cmpdf2+0x74>
 800065c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000660:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000664:	d1d6      	bne.n	8000614 <__cmpdf2+0x1c>
 8000666:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800066a:	d0d3      	beq.n	8000614 <__cmpdf2+0x1c>
 800066c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop

08000674 <__aeabi_cdrcmple>:
 8000674:	4684      	mov	ip, r0
 8000676:	4610      	mov	r0, r2
 8000678:	4662      	mov	r2, ip
 800067a:	468c      	mov	ip, r1
 800067c:	4619      	mov	r1, r3
 800067e:	4663      	mov	r3, ip
 8000680:	e000      	b.n	8000684 <__aeabi_cdcmpeq>
 8000682:	bf00      	nop

08000684 <__aeabi_cdcmpeq>:
 8000684:	b501      	push	{r0, lr}
 8000686:	f7ff ffb7 	bl	80005f8 <__cmpdf2>
 800068a:	2800      	cmp	r0, #0
 800068c:	bf48      	it	mi
 800068e:	f110 0f00 	cmnmi.w	r0, #0
 8000692:	bd01      	pop	{r0, pc}

08000694 <__aeabi_dcmpeq>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff fff4 	bl	8000684 <__aeabi_cdcmpeq>
 800069c:	bf0c      	ite	eq
 800069e:	2001      	moveq	r0, #1
 80006a0:	2000      	movne	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_dcmplt>:
 80006a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006ac:	f7ff ffea 	bl	8000684 <__aeabi_cdcmpeq>
 80006b0:	bf34      	ite	cc
 80006b2:	2001      	movcc	r0, #1
 80006b4:	2000      	movcs	r0, #0
 80006b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ba:	bf00      	nop

080006bc <__aeabi_dcmple>:
 80006bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006c0:	f7ff ffe0 	bl	8000684 <__aeabi_cdcmpeq>
 80006c4:	bf94      	ite	ls
 80006c6:	2001      	movls	r0, #1
 80006c8:	2000      	movhi	r0, #0
 80006ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ce:	bf00      	nop

080006d0 <__aeabi_dcmpge>:
 80006d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d4:	f7ff ffce 	bl	8000674 <__aeabi_cdrcmple>
 80006d8:	bf94      	ite	ls
 80006da:	2001      	movls	r0, #1
 80006dc:	2000      	movhi	r0, #0
 80006de:	f85d fb08 	ldr.w	pc, [sp], #8
 80006e2:	bf00      	nop

080006e4 <__aeabi_dcmpgt>:
 80006e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e8:	f7ff ffc4 	bl	8000674 <__aeabi_cdrcmple>
 80006ec:	bf34      	ite	cc
 80006ee:	2001      	movcc	r0, #1
 80006f0:	2000      	movcs	r0, #0
 80006f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f6:	bf00      	nop

080006f8 <__aeabi_uldivmod>:
 80006f8:	b953      	cbnz	r3, 8000710 <__aeabi_uldivmod+0x18>
 80006fa:	b94a      	cbnz	r2, 8000710 <__aeabi_uldivmod+0x18>
 80006fc:	2900      	cmp	r1, #0
 80006fe:	bf08      	it	eq
 8000700:	2800      	cmpeq	r0, #0
 8000702:	bf1c      	itt	ne
 8000704:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000708:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800070c:	f000 b974 	b.w	80009f8 <__aeabi_idiv0>
 8000710:	f1ad 0c08 	sub.w	ip, sp, #8
 8000714:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000718:	f000 f806 	bl	8000728 <__udivmoddi4>
 800071c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000720:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000724:	b004      	add	sp, #16
 8000726:	4770      	bx	lr

08000728 <__udivmoddi4>:
 8000728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800072c:	9d08      	ldr	r5, [sp, #32]
 800072e:	4604      	mov	r4, r0
 8000730:	468e      	mov	lr, r1
 8000732:	2b00      	cmp	r3, #0
 8000734:	d14d      	bne.n	80007d2 <__udivmoddi4+0xaa>
 8000736:	428a      	cmp	r2, r1
 8000738:	4694      	mov	ip, r2
 800073a:	d969      	bls.n	8000810 <__udivmoddi4+0xe8>
 800073c:	fab2 f282 	clz	r2, r2
 8000740:	b152      	cbz	r2, 8000758 <__udivmoddi4+0x30>
 8000742:	fa01 f302 	lsl.w	r3, r1, r2
 8000746:	f1c2 0120 	rsb	r1, r2, #32
 800074a:	fa20 f101 	lsr.w	r1, r0, r1
 800074e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000752:	ea41 0e03 	orr.w	lr, r1, r3
 8000756:	4094      	lsls	r4, r2
 8000758:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800075c:	0c21      	lsrs	r1, r4, #16
 800075e:	fbbe f6f8 	udiv	r6, lr, r8
 8000762:	fa1f f78c 	uxth.w	r7, ip
 8000766:	fb08 e316 	mls	r3, r8, r6, lr
 800076a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800076e:	fb06 f107 	mul.w	r1, r6, r7
 8000772:	4299      	cmp	r1, r3
 8000774:	d90a      	bls.n	800078c <__udivmoddi4+0x64>
 8000776:	eb1c 0303 	adds.w	r3, ip, r3
 800077a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800077e:	f080 811f 	bcs.w	80009c0 <__udivmoddi4+0x298>
 8000782:	4299      	cmp	r1, r3
 8000784:	f240 811c 	bls.w	80009c0 <__udivmoddi4+0x298>
 8000788:	3e02      	subs	r6, #2
 800078a:	4463      	add	r3, ip
 800078c:	1a5b      	subs	r3, r3, r1
 800078e:	b2a4      	uxth	r4, r4
 8000790:	fbb3 f0f8 	udiv	r0, r3, r8
 8000794:	fb08 3310 	mls	r3, r8, r0, r3
 8000798:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800079c:	fb00 f707 	mul.w	r7, r0, r7
 80007a0:	42a7      	cmp	r7, r4
 80007a2:	d90a      	bls.n	80007ba <__udivmoddi4+0x92>
 80007a4:	eb1c 0404 	adds.w	r4, ip, r4
 80007a8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80007ac:	f080 810a 	bcs.w	80009c4 <__udivmoddi4+0x29c>
 80007b0:	42a7      	cmp	r7, r4
 80007b2:	f240 8107 	bls.w	80009c4 <__udivmoddi4+0x29c>
 80007b6:	4464      	add	r4, ip
 80007b8:	3802      	subs	r0, #2
 80007ba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007be:	1be4      	subs	r4, r4, r7
 80007c0:	2600      	movs	r6, #0
 80007c2:	b11d      	cbz	r5, 80007cc <__udivmoddi4+0xa4>
 80007c4:	40d4      	lsrs	r4, r2
 80007c6:	2300      	movs	r3, #0
 80007c8:	e9c5 4300 	strd	r4, r3, [r5]
 80007cc:	4631      	mov	r1, r6
 80007ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d909      	bls.n	80007ea <__udivmoddi4+0xc2>
 80007d6:	2d00      	cmp	r5, #0
 80007d8:	f000 80ef 	beq.w	80009ba <__udivmoddi4+0x292>
 80007dc:	2600      	movs	r6, #0
 80007de:	e9c5 0100 	strd	r0, r1, [r5]
 80007e2:	4630      	mov	r0, r6
 80007e4:	4631      	mov	r1, r6
 80007e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ea:	fab3 f683 	clz	r6, r3
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	d14a      	bne.n	8000888 <__udivmoddi4+0x160>
 80007f2:	428b      	cmp	r3, r1
 80007f4:	d302      	bcc.n	80007fc <__udivmoddi4+0xd4>
 80007f6:	4282      	cmp	r2, r0
 80007f8:	f200 80f9 	bhi.w	80009ee <__udivmoddi4+0x2c6>
 80007fc:	1a84      	subs	r4, r0, r2
 80007fe:	eb61 0303 	sbc.w	r3, r1, r3
 8000802:	2001      	movs	r0, #1
 8000804:	469e      	mov	lr, r3
 8000806:	2d00      	cmp	r5, #0
 8000808:	d0e0      	beq.n	80007cc <__udivmoddi4+0xa4>
 800080a:	e9c5 4e00 	strd	r4, lr, [r5]
 800080e:	e7dd      	b.n	80007cc <__udivmoddi4+0xa4>
 8000810:	b902      	cbnz	r2, 8000814 <__udivmoddi4+0xec>
 8000812:	deff      	udf	#255	; 0xff
 8000814:	fab2 f282 	clz	r2, r2
 8000818:	2a00      	cmp	r2, #0
 800081a:	f040 8092 	bne.w	8000942 <__udivmoddi4+0x21a>
 800081e:	eba1 010c 	sub.w	r1, r1, ip
 8000822:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000826:	fa1f fe8c 	uxth.w	lr, ip
 800082a:	2601      	movs	r6, #1
 800082c:	0c20      	lsrs	r0, r4, #16
 800082e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000832:	fb07 1113 	mls	r1, r7, r3, r1
 8000836:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800083a:	fb0e f003 	mul.w	r0, lr, r3
 800083e:	4288      	cmp	r0, r1
 8000840:	d908      	bls.n	8000854 <__udivmoddi4+0x12c>
 8000842:	eb1c 0101 	adds.w	r1, ip, r1
 8000846:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800084a:	d202      	bcs.n	8000852 <__udivmoddi4+0x12a>
 800084c:	4288      	cmp	r0, r1
 800084e:	f200 80cb 	bhi.w	80009e8 <__udivmoddi4+0x2c0>
 8000852:	4643      	mov	r3, r8
 8000854:	1a09      	subs	r1, r1, r0
 8000856:	b2a4      	uxth	r4, r4
 8000858:	fbb1 f0f7 	udiv	r0, r1, r7
 800085c:	fb07 1110 	mls	r1, r7, r0, r1
 8000860:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000864:	fb0e fe00 	mul.w	lr, lr, r0
 8000868:	45a6      	cmp	lr, r4
 800086a:	d908      	bls.n	800087e <__udivmoddi4+0x156>
 800086c:	eb1c 0404 	adds.w	r4, ip, r4
 8000870:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000874:	d202      	bcs.n	800087c <__udivmoddi4+0x154>
 8000876:	45a6      	cmp	lr, r4
 8000878:	f200 80bb 	bhi.w	80009f2 <__udivmoddi4+0x2ca>
 800087c:	4608      	mov	r0, r1
 800087e:	eba4 040e 	sub.w	r4, r4, lr
 8000882:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000886:	e79c      	b.n	80007c2 <__udivmoddi4+0x9a>
 8000888:	f1c6 0720 	rsb	r7, r6, #32
 800088c:	40b3      	lsls	r3, r6
 800088e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000892:	ea4c 0c03 	orr.w	ip, ip, r3
 8000896:	fa20 f407 	lsr.w	r4, r0, r7
 800089a:	fa01 f306 	lsl.w	r3, r1, r6
 800089e:	431c      	orrs	r4, r3
 80008a0:	40f9      	lsrs	r1, r7
 80008a2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80008a6:	fa00 f306 	lsl.w	r3, r0, r6
 80008aa:	fbb1 f8f9 	udiv	r8, r1, r9
 80008ae:	0c20      	lsrs	r0, r4, #16
 80008b0:	fa1f fe8c 	uxth.w	lr, ip
 80008b4:	fb09 1118 	mls	r1, r9, r8, r1
 80008b8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80008bc:	fb08 f00e 	mul.w	r0, r8, lr
 80008c0:	4288      	cmp	r0, r1
 80008c2:	fa02 f206 	lsl.w	r2, r2, r6
 80008c6:	d90b      	bls.n	80008e0 <__udivmoddi4+0x1b8>
 80008c8:	eb1c 0101 	adds.w	r1, ip, r1
 80008cc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80008d0:	f080 8088 	bcs.w	80009e4 <__udivmoddi4+0x2bc>
 80008d4:	4288      	cmp	r0, r1
 80008d6:	f240 8085 	bls.w	80009e4 <__udivmoddi4+0x2bc>
 80008da:	f1a8 0802 	sub.w	r8, r8, #2
 80008de:	4461      	add	r1, ip
 80008e0:	1a09      	subs	r1, r1, r0
 80008e2:	b2a4      	uxth	r4, r4
 80008e4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008e8:	fb09 1110 	mls	r1, r9, r0, r1
 80008ec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008f0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008f4:	458e      	cmp	lr, r1
 80008f6:	d908      	bls.n	800090a <__udivmoddi4+0x1e2>
 80008f8:	eb1c 0101 	adds.w	r1, ip, r1
 80008fc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000900:	d26c      	bcs.n	80009dc <__udivmoddi4+0x2b4>
 8000902:	458e      	cmp	lr, r1
 8000904:	d96a      	bls.n	80009dc <__udivmoddi4+0x2b4>
 8000906:	3802      	subs	r0, #2
 8000908:	4461      	add	r1, ip
 800090a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800090e:	fba0 9402 	umull	r9, r4, r0, r2
 8000912:	eba1 010e 	sub.w	r1, r1, lr
 8000916:	42a1      	cmp	r1, r4
 8000918:	46c8      	mov	r8, r9
 800091a:	46a6      	mov	lr, r4
 800091c:	d356      	bcc.n	80009cc <__udivmoddi4+0x2a4>
 800091e:	d053      	beq.n	80009c8 <__udivmoddi4+0x2a0>
 8000920:	b15d      	cbz	r5, 800093a <__udivmoddi4+0x212>
 8000922:	ebb3 0208 	subs.w	r2, r3, r8
 8000926:	eb61 010e 	sbc.w	r1, r1, lr
 800092a:	fa01 f707 	lsl.w	r7, r1, r7
 800092e:	fa22 f306 	lsr.w	r3, r2, r6
 8000932:	40f1      	lsrs	r1, r6
 8000934:	431f      	orrs	r7, r3
 8000936:	e9c5 7100 	strd	r7, r1, [r5]
 800093a:	2600      	movs	r6, #0
 800093c:	4631      	mov	r1, r6
 800093e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000942:	f1c2 0320 	rsb	r3, r2, #32
 8000946:	40d8      	lsrs	r0, r3
 8000948:	fa0c fc02 	lsl.w	ip, ip, r2
 800094c:	fa21 f303 	lsr.w	r3, r1, r3
 8000950:	4091      	lsls	r1, r2
 8000952:	4301      	orrs	r1, r0
 8000954:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000958:	fa1f fe8c 	uxth.w	lr, ip
 800095c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000960:	fb07 3610 	mls	r6, r7, r0, r3
 8000964:	0c0b      	lsrs	r3, r1, #16
 8000966:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800096a:	fb00 f60e 	mul.w	r6, r0, lr
 800096e:	429e      	cmp	r6, r3
 8000970:	fa04 f402 	lsl.w	r4, r4, r2
 8000974:	d908      	bls.n	8000988 <__udivmoddi4+0x260>
 8000976:	eb1c 0303 	adds.w	r3, ip, r3
 800097a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800097e:	d22f      	bcs.n	80009e0 <__udivmoddi4+0x2b8>
 8000980:	429e      	cmp	r6, r3
 8000982:	d92d      	bls.n	80009e0 <__udivmoddi4+0x2b8>
 8000984:	3802      	subs	r0, #2
 8000986:	4463      	add	r3, ip
 8000988:	1b9b      	subs	r3, r3, r6
 800098a:	b289      	uxth	r1, r1
 800098c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000990:	fb07 3316 	mls	r3, r7, r6, r3
 8000994:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000998:	fb06 f30e 	mul.w	r3, r6, lr
 800099c:	428b      	cmp	r3, r1
 800099e:	d908      	bls.n	80009b2 <__udivmoddi4+0x28a>
 80009a0:	eb1c 0101 	adds.w	r1, ip, r1
 80009a4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80009a8:	d216      	bcs.n	80009d8 <__udivmoddi4+0x2b0>
 80009aa:	428b      	cmp	r3, r1
 80009ac:	d914      	bls.n	80009d8 <__udivmoddi4+0x2b0>
 80009ae:	3e02      	subs	r6, #2
 80009b0:	4461      	add	r1, ip
 80009b2:	1ac9      	subs	r1, r1, r3
 80009b4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80009b8:	e738      	b.n	800082c <__udivmoddi4+0x104>
 80009ba:	462e      	mov	r6, r5
 80009bc:	4628      	mov	r0, r5
 80009be:	e705      	b.n	80007cc <__udivmoddi4+0xa4>
 80009c0:	4606      	mov	r6, r0
 80009c2:	e6e3      	b.n	800078c <__udivmoddi4+0x64>
 80009c4:	4618      	mov	r0, r3
 80009c6:	e6f8      	b.n	80007ba <__udivmoddi4+0x92>
 80009c8:	454b      	cmp	r3, r9
 80009ca:	d2a9      	bcs.n	8000920 <__udivmoddi4+0x1f8>
 80009cc:	ebb9 0802 	subs.w	r8, r9, r2
 80009d0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009d4:	3801      	subs	r0, #1
 80009d6:	e7a3      	b.n	8000920 <__udivmoddi4+0x1f8>
 80009d8:	4646      	mov	r6, r8
 80009da:	e7ea      	b.n	80009b2 <__udivmoddi4+0x28a>
 80009dc:	4620      	mov	r0, r4
 80009de:	e794      	b.n	800090a <__udivmoddi4+0x1e2>
 80009e0:	4640      	mov	r0, r8
 80009e2:	e7d1      	b.n	8000988 <__udivmoddi4+0x260>
 80009e4:	46d0      	mov	r8, sl
 80009e6:	e77b      	b.n	80008e0 <__udivmoddi4+0x1b8>
 80009e8:	3b02      	subs	r3, #2
 80009ea:	4461      	add	r1, ip
 80009ec:	e732      	b.n	8000854 <__udivmoddi4+0x12c>
 80009ee:	4630      	mov	r0, r6
 80009f0:	e709      	b.n	8000806 <__udivmoddi4+0xde>
 80009f2:	4464      	add	r4, ip
 80009f4:	3802      	subs	r0, #2
 80009f6:	e742      	b.n	800087e <__udivmoddi4+0x156>

080009f8 <__aeabi_idiv0>:
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop

080009fc <DFPlayer_sendByte>:
#include "drivers/DFPlayer.h"

/**
 * Send a byte to the UART with flow control.
 */
void DFPlayer_sendByte(unsigned char data) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	4603      	mov	r3, r0
 8000a04:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1, &data, 1, 100);
 8000a06:	1df9      	adds	r1, r7, #7
 8000a08:	2364      	movs	r3, #100	; 0x64
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	4803      	ldr	r0, [pc, #12]	; (8000a1c <DFPlayer_sendByte+0x20>)
 8000a0e:	f006 fba1 	bl	8007154 <HAL_UART_Transmit>
}
 8000a12:	bf00      	nop
 8000a14:	3708      	adds	r7, #8
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20004e4c 	.word	0x20004e4c

08000a20 <DFPlayer_calculateChecksum>:
 * the commands look like yet)
 * 
 * Checksum = 0 - (0xFF + 0x06 + command + ACK + dataH + dataL) & 0xFFFF
 * 
 */
unsigned int DFPlayer_calculateChecksum(unsigned char command, unsigned char dataH, unsigned char dataL) {
 8000a20:	b480      	push	{r7}
 8000a22:	b085      	sub	sp, #20
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	4603      	mov	r3, r0
 8000a28:	71fb      	strb	r3, [r7, #7]
 8000a2a:	460b      	mov	r3, r1
 8000a2c:	71bb      	strb	r3, [r7, #6]
 8000a2e:	4613      	mov	r3, r2
 8000a30:	717b      	strb	r3, [r7, #5]
    unsigned int checksum = 0 - (0xFF + 0x06 + command + dataH + dataL);
 8000a32:	79fb      	ldrb	r3, [r7, #7]
 8000a34:	f203 1205 	addw	r2, r3, #261	; 0x105
 8000a38:	79bb      	ldrb	r3, [r7, #6]
 8000a3a:	441a      	add	r2, r3
 8000a3c:	797b      	ldrb	r3, [r7, #5]
 8000a3e:	4413      	add	r3, r2
 8000a40:	425b      	negs	r3, r3
 8000a42:	60fb      	str	r3, [r7, #12]
    checksum = checksum & 0xFFFF;
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	60fb      	str	r3, [r7, #12]
    
    return checksum;
 8000a4a:	68fb      	ldr	r3, [r7, #12]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3714      	adds	r7, #20
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <DFPlayer_sendCommand>:
/**
 * Send a command to the DFPlayer mini
 * Sends two data bytes.
 * Overloaded with another function to send only a single byte.
 */
void DFPlayer_sendCommand(unsigned char command, unsigned char dataH, unsigned char dataL) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	71fb      	strb	r3, [r7, #7]
 8000a62:	460b      	mov	r3, r1
 8000a64:	71bb      	strb	r3, [r7, #6]
 8000a66:	4613      	mov	r3, r2
 8000a68:	717b      	strb	r3, [r7, #5]
    //Get the checksum
    unsigned int checksum = DFPlayer_calculateChecksum(command, dataH, dataL);
 8000a6a:	797a      	ldrb	r2, [r7, #5]
 8000a6c:	79b9      	ldrb	r1, [r7, #6]
 8000a6e:	79fb      	ldrb	r3, [r7, #7]
 8000a70:	4618      	mov	r0, r3
 8000a72:	f7ff ffd5 	bl	8000a20 <DFPlayer_calculateChecksum>
 8000a76:	60f8      	str	r0, [r7, #12]
    
    //Normal command structure
    DFPlayer_sendByte(0x7E);
 8000a78:	207e      	movs	r0, #126	; 0x7e
 8000a7a:	f7ff ffbf 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(0xFF);
 8000a7e:	20ff      	movs	r0, #255	; 0xff
 8000a80:	f7ff ffbc 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(0x06);
 8000a84:	2006      	movs	r0, #6
 8000a86:	f7ff ffb9 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(command);
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ffb5 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(0x00); //No ACK needed
 8000a92:	2000      	movs	r0, #0
 8000a94:	f7ff ffb2 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(dataH);
 8000a98:	79bb      	ldrb	r3, [r7, #6]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff ffae 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(dataL);
 8000aa0:	797b      	ldrb	r3, [r7, #5]
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff ffaa 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(checksum >> 8); //Checksum High byte
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	0a1b      	lsrs	r3, r3, #8
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff ffa4 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(checksum & 0xFF); //Checksum low byte
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff ff9f 	bl	80009fc <DFPlayer_sendByte>
    DFPlayer_sendByte(0xEF);
 8000abe:	20ef      	movs	r0, #239	; 0xef
 8000ac0:	f7ff ff9c 	bl	80009fc <DFPlayer_sendByte>
}
 8000ac4:	bf00      	nop
 8000ac6:	3710      	adds	r7, #16
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}

08000acc <DFPlayer_getResponse>:
/**
 * Sends a specified command to the module and then awaits a reply
 * 
 * BYO data buffer array
 */
void DFPlayer_getResponse(unsigned char command, unsigned char dataH, unsigned char dataL, unsigned char buff[]) {
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	603b      	str	r3, [r7, #0]
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	71fb      	strb	r3, [r7, #7]
 8000ad8:	460b      	mov	r3, r1
 8000ada:	71bb      	strb	r3, [r7, #6]
 8000adc:	4613      	mov	r3, r2
 8000ade:	717b      	strb	r3, [r7, #5]
    //Send the request command
    DFPlayer_sendCommand(command, dataH, dataL);
 8000ae0:	797a      	ldrb	r2, [r7, #5]
 8000ae2:	79b9      	ldrb	r1, [r7, #6]
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f7ff ffb6 	bl	8000a58 <DFPlayer_sendCommand>
    /*
    for(int num_bytes = 0; num_bytes < 10; num_bytes++) 
        buff[num_bytes] = DFPlayer_getByte();
        */
    HAL_UART_Receive(&huart1, buff, 10, 250);
 8000aec:	23fa      	movs	r3, #250	; 0xfa
 8000aee:	220a      	movs	r2, #10
 8000af0:	6839      	ldr	r1, [r7, #0]
 8000af2:	4803      	ldr	r0, [pc, #12]	; (8000b00 <DFPlayer_getResponse+0x34>)
 8000af4:	f006 fbc2 	bl	800727c <HAL_UART_Receive>
}
 8000af8:	bf00      	nop
 8000afa:	3708      	adds	r7, #8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	20004e4c 	.word	0x20004e4c

08000b04 <DFPlayer_setPause>:
}

/**
 * Just sends the PAUSE command. No other data.
 */
void DFPlayer_setPause() {
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
    DFPlayer_sendCommand(PAUSE, 0x00, 0x00);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	200e      	movs	r0, #14
 8000b0e:	f7ff ffa3 	bl	8000a58 <DFPlayer_sendCommand>
}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <DFPlayer_getStatus>:
}

/**
 * Get the current status of the device
 */
int DFPlayer_getStatus() {
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b084      	sub	sp, #16
 8000b1a:	af00      	add	r7, sp, #0
    unsigned char data[10];
    //Feed the response in to the array
    DFPlayer_getResponse(QUERY_STATUS, 0x00, 0x00, data);
 8000b1c:	1d3b      	adds	r3, r7, #4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	2100      	movs	r1, #0
 8000b22:	2042      	movs	r0, #66	; 0x42
 8000b24:	f7ff ffd2 	bl	8000acc <DFPlayer_getResponse>
    
    //Return the interesting part of the returned data
    return data[6];
 8000b28:	7abb      	ldrb	r3, [r7, #10]
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <DFPlayer_getTracksInFolder>:
}

/**
 * Queries the number of tracks in a specified folder
 */
int DFPlayer_getTracksInFolder(int folder) {
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b086      	sub	sp, #24
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	6078      	str	r0, [r7, #4]
    unsigned char data[10];
    //Feed the response in to the array
    DFPlayer_getResponse(QUERY_TRACKS_IN_FOLDER, (folder >> 8), (folder & 0xFF), data);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	121b      	asrs	r3, r3, #8
 8000b3e:	b2d9      	uxtb	r1, r3
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	f107 030c 	add.w	r3, r7, #12
 8000b48:	204e      	movs	r0, #78	; 0x4e
 8000b4a:	f7ff ffbf 	bl	8000acc <DFPlayer_getResponse>
    
    //Return the interesting part of the returned data
    return data[6];
 8000b4e:	7cbb      	ldrb	r3, [r7, #18]
}
 8000b50:	4618      	mov	r0, r3
 8000b52:	3718      	adds	r7, #24
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}

08000b58 <DFPlayer_resetModule>:

/**
 * Sends the soft reset command
 */
void DFPlayer_resetModule() {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
    DFPlayer_sendCommand(RESET, 0x00, 0x00);
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2100      	movs	r1, #0
 8000b60:	200c      	movs	r0, #12
 8000b62:	f7ff ff79 	bl	8000a58 <DFPlayer_sendCommand>
}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
	...

08000b6c <RTC_get_time_date>:
}

/*
 * Returns a time struct of the current time and date
 */
struct Time RTC_get_time_date() {
 8000b6c:	b590      	push	{r4, r7, lr}
 8000b6e:	b08d      	sub	sp, #52	; 0x34
 8000b70:	af04      	add	r7, sp, #16
 8000b72:	6078      	str	r0, [r7, #4]
    unsigned char timeDate[7];
    struct Time newTime;
    
    //Get the whole chunk of ram as one stream
	if(HAL_I2C_IsDeviceReady (&hi2c1, DS3231_ADDR << 1, 10, 250) == HAL_OK)
 8000b74:	23fa      	movs	r3, #250	; 0xfa
 8000b76:	220a      	movs	r2, #10
 8000b78:	21d0      	movs	r1, #208	; 0xd0
 8000b7a:	4827      	ldr	r0, [pc, #156]	; (8000c18 <RTC_get_time_date+0xac>)
 8000b7c:	f003 ffe4 	bl	8004b48 <HAL_I2C_IsDeviceReady>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d10c      	bne.n	8000ba0 <RTC_get_time_date+0x34>
		HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDR << 1, DS3231_SECONDS, I2C_MEMADD_SIZE_8BIT, timeDate, 7, 250);
 8000b86:	23fa      	movs	r3, #250	; 0xfa
 8000b88:	9302      	str	r3, [sp, #8]
 8000b8a:	2307      	movs	r3, #7
 8000b8c:	9301      	str	r3, [sp, #4]
 8000b8e:	f107 0318 	add.w	r3, r7, #24
 8000b92:	9300      	str	r3, [sp, #0]
 8000b94:	2301      	movs	r3, #1
 8000b96:	2200      	movs	r2, #0
 8000b98:	21d0      	movs	r1, #208	; 0xd0
 8000b9a:	481f      	ldr	r0, [pc, #124]	; (8000c18 <RTC_get_time_date+0xac>)
 8000b9c:	f003 feba 	bl	8004914 <HAL_I2C_Mem_Read>
    
    //Have to convert these numbers from the weird HEX format to regular
    //decimal format.
    newTime.seconds = RTC_convert_seconds_to_decimal(timeDate[0]);
 8000ba0:	7e3b      	ldrb	r3, [r7, #24]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f000 f83a 	bl	8000c1c <RTC_convert_seconds_to_decimal>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	b2db      	uxtb	r3, r3
 8000bac:	733b      	strb	r3, [r7, #12]
    newTime.minutes = RTC_convert_seconds_to_decimal(timeDate[1]);
 8000bae:	7e7b      	ldrb	r3, [r7, #25]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 f833 	bl	8000c1c <RTC_convert_seconds_to_decimal>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	737b      	strb	r3, [r7, #13]
    newTime.hours = RTC_convert_hours_to_decimal(timeDate[2]);
 8000bbc:	7ebb      	ldrb	r3, [r7, #26]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f000 f847 	bl	8000c52 <RTC_convert_hours_to_decimal>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	b2db      	uxtb	r3, r3
 8000bc8:	73bb      	strb	r3, [r7, #14]
    newTime.weekday = timeDate[3] - 1;
 8000bca:	7efb      	ldrb	r3, [r7, #27]
 8000bcc:	3b01      	subs	r3, #1
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	73fb      	strb	r3, [r7, #15]
    newTime.day = RTC_convert_date_to_decimal(timeDate[4]);
 8000bd2:	7f3b      	ldrb	r3, [r7, #28]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 f857 	bl	8000c88 <RTC_convert_date_to_decimal>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	743b      	strb	r3, [r7, #16]
    //We can re-use the hours and seconds conversion here.
    newTime.month = RTC_convert_hours_to_decimal(timeDate[5]);
 8000be0:	7f7b      	ldrb	r3, [r7, #29]
 8000be2:	4618      	mov	r0, r3
 8000be4:	f000 f835 	bl	8000c52 <RTC_convert_hours_to_decimal>
 8000be8:	4603      	mov	r3, r0
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	747b      	strb	r3, [r7, #17]
    newTime.year = RTC_convert_seconds_to_decimal(timeDate[6]) + 2000;
 8000bee:	7fbb      	ldrb	r3, [r7, #30]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f000 f813 	bl	8000c1c <RTC_convert_seconds_to_decimal>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8000bfc:	617b      	str	r3, [r7, #20]
    
    return newTime;
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	461c      	mov	r4, r3
 8000c02:	f107 030c 	add.w	r3, r7, #12
 8000c06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000c0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	3724      	adds	r7, #36	; 0x24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd90      	pop	{r4, r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20004d94 	.word	0x20004d94

08000c1c <RTC_convert_seconds_to_decimal>:

/*
 * Converts a value from the RTC's werid memory format in to a regular
 * decimal number.
 */
int RTC_convert_seconds_to_decimal(unsigned char data) {
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	71fb      	strb	r3, [r7, #7]
    int tens = ((data & 0xF0) >> 4) * 10;
 8000c26:	79fb      	ldrb	r3, [r7, #7]
 8000c28:	091b      	lsrs	r3, r3, #4
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	461a      	mov	r2, r3
 8000c2e:	4613      	mov	r3, r2
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	4413      	add	r3, r2
 8000c34:	005b      	lsls	r3, r3, #1
 8000c36:	60fb      	str	r3, [r7, #12]
    int seconds = data & 0x0F;
 8000c38:	79fb      	ldrb	r3, [r7, #7]
 8000c3a:	f003 030f 	and.w	r3, r3, #15
 8000c3e:	60bb      	str	r3, [r7, #8]
    
    return tens + seconds;
 8000c40:	68fa      	ldr	r2, [r7, #12]
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	4413      	add	r3, r2
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	3714      	adds	r7, #20
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <RTC_convert_hours_to_decimal>:
/*
 * Converts the hours register to a decimal value
 */
int RTC_convert_hours_to_decimal(unsigned char data) {
 8000c52:	b480      	push	{r7}
 8000c54:	b085      	sub	sp, #20
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	4603      	mov	r3, r0
 8000c5a:	71fb      	strb	r3, [r7, #7]
    int tens = ((data & 0x30) >> 4) * 10;
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	111b      	asrs	r3, r3, #4
 8000c60:	f003 0203 	and.w	r2, r3, #3
 8000c64:	4613      	mov	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	4413      	add	r3, r2
 8000c6a:	005b      	lsls	r3, r3, #1
 8000c6c:	60fb      	str	r3, [r7, #12]
    int digits = data & 0x0F;
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	f003 030f 	and.w	r3, r3, #15
 8000c74:	60bb      	str	r3, [r7, #8]
    
    return tens + digits;
 8000c76:	68fa      	ldr	r2, [r7, #12]
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	4413      	add	r3, r2
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr

08000c88 <RTC_convert_date_to_decimal>:
/*
 * Converts the DATE register in to a decimal representation
 */
int RTC_convert_date_to_decimal(unsigned char data) {
 8000c88:	b480      	push	{r7}
 8000c8a:	b085      	sub	sp, #20
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	71fb      	strb	r3, [r7, #7]
    int tens = ((data & 0x30) >> 4) * 10;
 8000c92:	79fb      	ldrb	r3, [r7, #7]
 8000c94:	111b      	asrs	r3, r3, #4
 8000c96:	f003 0203 	and.w	r2, r3, #3
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	60fb      	str	r3, [r7, #12]
    int digits = data & 0x0F;
 8000ca4:	79fb      	ldrb	r3, [r7, #7]
 8000ca6:	f003 030f 	and.w	r3, r3, #15
 8000caa:	60bb      	str	r3, [r7, #8]
    
    return tens + digits;
 8000cac:	68fa      	ldr	r2, [r7, #12]
 8000cae:	68bb      	ldr	r3, [r7, #8]
 8000cb0:	4413      	add	r3, r2
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3714      	adds	r7, #20
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <DM_Init>:
const int ticksPerFrame = 2;

/**
 * Initialises the LCD device, and allocates any memory required.
 */
void DM_Init() {
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	af00      	add	r7, sp, #0
	lcd_init_parallel();
 8000cc2:	f001 f939 	bl	8001f38 <lcd_init_parallel>
	DM_Clear();
 8000cc6:	f000 f8f1 	bl	8000eac <DM_Clear>
}
 8000cca:	bf00      	nop
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <DM_Draw>:

/**
 * Draw the whole queue.
 */
void DM_Draw() {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
	//Draw each element int he array of display elements
	for(int i = 0; i < numElements; i++) {
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
 8000cda:	e0d7      	b.n	8000e8c <DM_Draw+0x1bc>
		//Only draw elements flagged for update, OR elements with a STATE pointer set.
		if(elements[i].refresh == ONCE) {
 8000cdc:	4971      	ldr	r1, [pc, #452]	; (8000ea4 <DM_Draw+0x1d4>)
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	4613      	mov	r3, r2
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	4413      	add	r3, r2
 8000ce6:	011b      	lsls	r3, r3, #4
 8000ce8:	440b      	add	r3, r1
 8000cea:	3332      	adds	r3, #50	; 0x32
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	2b01      	cmp	r3, #1
 8000cf0:	d114      	bne.n	8000d1c <DM_Draw+0x4c>
			//Draw this element once then clear the refresh flag
			elements[i].draw(i);
 8000cf2:	496c      	ldr	r1, [pc, #432]	; (8000ea4 <DM_Draw+0x1d4>)
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	4413      	add	r3, r2
 8000cfc:	011b      	lsls	r3, r3, #4
 8000cfe:	440b      	add	r3, r1
 8000d00:	3334      	adds	r3, #52	; 0x34
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	4798      	blx	r3
			elements[i].refresh = NEVER;
 8000d08:	4966      	ldr	r1, [pc, #408]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d0a:	687a      	ldr	r2, [r7, #4]
 8000d0c:	4613      	mov	r3, r2
 8000d0e:	009b      	lsls	r3, r3, #2
 8000d10:	4413      	add	r3, r2
 8000d12:	011b      	lsls	r3, r3, #4
 8000d14:	440b      	add	r3, r1
 8000d16:	3332      	adds	r3, #50	; 0x32
 8000d18:	2202      	movs	r2, #2
 8000d1a:	701a      	strb	r2, [r3, #0]
		}
		if(elements[i].refresh == ALWAYS) {
 8000d1c:	4961      	ldr	r1, [pc, #388]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d1e:	687a      	ldr	r2, [r7, #4]
 8000d20:	4613      	mov	r3, r2
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	4413      	add	r3, r2
 8000d26:	011b      	lsls	r3, r3, #4
 8000d28:	440b      	add	r3, r1
 8000d2a:	3332      	adds	r3, #50	; 0x32
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 80a9 	bne.w	8000e86 <DM_Draw+0x1b6>
			//For elements that ALWAYS draw, check if the state has changed.
			//Only draw if the state has changed.
			if(elements[i].oldState != elements[i].state) {
 8000d34:	495b      	ldr	r1, [pc, #364]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d36:	687a      	ldr	r2, [r7, #4]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	4413      	add	r3, r2
 8000d3e:	011b      	lsls	r3, r3, #4
 8000d40:	440b      	add	r3, r1
 8000d42:	3331      	adds	r3, #49	; 0x31
 8000d44:	7819      	ldrb	r1, [r3, #0]
 8000d46:	4857      	ldr	r0, [pc, #348]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	4613      	mov	r3, r2
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	4413      	add	r3, r2
 8000d50:	011b      	lsls	r3, r3, #4
 8000d52:	4403      	add	r3, r0
 8000d54:	3330      	adds	r3, #48	; 0x30
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	d01d      	beq.n	8000d98 <DM_Draw+0xc8>
				elements[i].draw(i);
 8000d5c:	4951      	ldr	r1, [pc, #324]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d5e:	687a      	ldr	r2, [r7, #4]
 8000d60:	4613      	mov	r3, r2
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	4413      	add	r3, r2
 8000d66:	011b      	lsls	r3, r3, #4
 8000d68:	440b      	add	r3, r1
 8000d6a:	3334      	adds	r3, #52	; 0x34
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	4798      	blx	r3
				//Update the oldState
				elements[i].oldState = elements[i].state;
 8000d72:	494c      	ldr	r1, [pc, #304]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	4613      	mov	r3, r2
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	4413      	add	r3, r2
 8000d7c:	011b      	lsls	r3, r3, #4
 8000d7e:	440b      	add	r3, r1
 8000d80:	3330      	adds	r3, #48	; 0x30
 8000d82:	7818      	ldrb	r0, [r3, #0]
 8000d84:	4947      	ldr	r1, [pc, #284]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d86:	687a      	ldr	r2, [r7, #4]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	009b      	lsls	r3, r3, #2
 8000d8c:	4413      	add	r3, r2
 8000d8e:	011b      	lsls	r3, r3, #4
 8000d90:	440b      	add	r3, r1
 8000d92:	3331      	adds	r3, #49	; 0x31
 8000d94:	4602      	mov	r2, r0
 8000d96:	701a      	strb	r2, [r3, #0]
			}

			//Advance the ticks of an animation
			if(elements[i].type == ANIMATION) {
 8000d98:	4942      	ldr	r1, [pc, #264]	; (8000ea4 <DM_Draw+0x1d4>)
 8000d9a:	687a      	ldr	r2, [r7, #4]
 8000d9c:	4613      	mov	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	4413      	add	r3, r2
 8000da2:	011b      	lsls	r3, r3, #4
 8000da4:	440b      	add	r3, r1
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	2b0a      	cmp	r3, #10
 8000daa:	d16c      	bne.n	8000e86 <DM_Draw+0x1b6>
				elements[i].animationTicks++;
 8000dac:	493d      	ldr	r1, [pc, #244]	; (8000ea4 <DM_Draw+0x1d4>)
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	4613      	mov	r3, r2
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4413      	add	r3, r2
 8000db6:	011b      	lsls	r3, r3, #4
 8000db8:	440b      	add	r3, r1
 8000dba:	3348      	adds	r3, #72	; 0x48
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	1c59      	adds	r1, r3, #1
 8000dc0:	4838      	ldr	r0, [pc, #224]	; (8000ea4 <DM_Draw+0x1d4>)
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	4613      	mov	r3, r2
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	4413      	add	r3, r2
 8000dca:	011b      	lsls	r3, r3, #4
 8000dcc:	4403      	add	r3, r0
 8000dce:	3348      	adds	r3, #72	; 0x48
 8000dd0:	6019      	str	r1, [r3, #0]
				//If this element is due to advance to the next frame
				if(elements[i].animationTicks >= elements[i].ticksPerFrame) {
 8000dd2:	4934      	ldr	r1, [pc, #208]	; (8000ea4 <DM_Draw+0x1d4>)
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	4413      	add	r3, r2
 8000ddc:	011b      	lsls	r3, r3, #4
 8000dde:	440b      	add	r3, r1
 8000de0:	3348      	adds	r3, #72	; 0x48
 8000de2:	6819      	ldr	r1, [r3, #0]
 8000de4:	482f      	ldr	r0, [pc, #188]	; (8000ea4 <DM_Draw+0x1d4>)
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4613      	mov	r3, r2
 8000dea:	009b      	lsls	r3, r3, #2
 8000dec:	4413      	add	r3, r2
 8000dee:	011b      	lsls	r3, r3, #4
 8000df0:	4403      	add	r3, r0
 8000df2:	334c      	adds	r3, #76	; 0x4c
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4299      	cmp	r1, r3
 8000df8:	db45      	blt.n	8000e86 <DM_Draw+0x1b6>
					//Draw the frame
					elements[i].draw(i);
 8000dfa:	492a      	ldr	r1, [pc, #168]	; (8000ea4 <DM_Draw+0x1d4>)
 8000dfc:	687a      	ldr	r2, [r7, #4]
 8000dfe:	4613      	mov	r3, r2
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	4413      	add	r3, r2
 8000e04:	011b      	lsls	r3, r3, #4
 8000e06:	440b      	add	r3, r1
 8000e08:	3334      	adds	r3, #52	; 0x34
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	4798      	blx	r3

					//Advance the frame and reset the counters
					elements[i].animationTicks = 0;
 8000e10:	4924      	ldr	r1, [pc, #144]	; (8000ea4 <DM_Draw+0x1d4>)
 8000e12:	687a      	ldr	r2, [r7, #4]
 8000e14:	4613      	mov	r3, r2
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	440b      	add	r3, r1
 8000e1e:	3348      	adds	r3, #72	; 0x48
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
					elements[i].selected++;
 8000e24:	491f      	ldr	r1, [pc, #124]	; (8000ea4 <DM_Draw+0x1d4>)
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	4613      	mov	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	4413      	add	r3, r2
 8000e2e:	011b      	lsls	r3, r3, #4
 8000e30:	440b      	add	r3, r1
 8000e32:	3310      	adds	r3, #16
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	1c59      	adds	r1, r3, #1
 8000e38:	481a      	ldr	r0, [pc, #104]	; (8000ea4 <DM_Draw+0x1d4>)
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	4613      	mov	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	4413      	add	r3, r2
 8000e42:	011b      	lsls	r3, r3, #4
 8000e44:	4403      	add	r3, r0
 8000e46:	3310      	adds	r3, #16
 8000e48:	6019      	str	r1, [r3, #0]
					if(elements[i].selected >= elements[i].numChildren)
 8000e4a:	4916      	ldr	r1, [pc, #88]	; (8000ea4 <DM_Draw+0x1d4>)
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	011b      	lsls	r3, r3, #4
 8000e56:	440b      	add	r3, r1
 8000e58:	3310      	adds	r3, #16
 8000e5a:	6819      	ldr	r1, [r3, #0]
 8000e5c:	4811      	ldr	r0, [pc, #68]	; (8000ea4 <DM_Draw+0x1d4>)
 8000e5e:	687a      	ldr	r2, [r7, #4]
 8000e60:	4613      	mov	r3, r2
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	4413      	add	r3, r2
 8000e66:	011b      	lsls	r3, r3, #4
 8000e68:	4403      	add	r3, r0
 8000e6a:	3344      	adds	r3, #68	; 0x44
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	db09      	blt.n	8000e86 <DM_Draw+0x1b6>
						elements[i].selected = 0;
 8000e72:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <DM_Draw+0x1d4>)
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	4613      	mov	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	4413      	add	r3, r2
 8000e7c:	011b      	lsls	r3, r3, #4
 8000e7e:	440b      	add	r3, r1
 8000e80:	3310      	adds	r3, #16
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < numElements; i++) {
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	3301      	adds	r3, #1
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	4b06      	ldr	r3, [pc, #24]	; (8000ea8 <DM_Draw+0x1d8>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	429a      	cmp	r2, r3
 8000e94:	f6ff af22 	blt.w	8000cdc <DM_Draw+0xc>
				}
			}
		}

	}
}
 8000e98:	bf00      	nop
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	200040b4 	.word	0x200040b4
 8000ea8:	20004ab4 	.word	0x20004ab4

08000eac <DM_Clear>:

/**
 * Clears the array of elements to draw, and clears the screen.
 */
void DM_Clear() {
 8000eac:	b590      	push	{r4, r7, lr}
 8000eae:	b097      	sub	sp, #92	; 0x5c
 8000eb0:	af02      	add	r7, sp, #8
	//Add a blank screen element to the start of the display
	elements[0] = DM_New_Fill_Rectangle(0, 0, WIDTH, HEIGHT, BGColour);
 8000eb2:	4b0d      	ldr	r3, [pc, #52]	; (8000ee8 <DM_Clear+0x3c>)
 8000eb4:	881b      	ldrh	r3, [r3, #0]
 8000eb6:	4c0d      	ldr	r4, [pc, #52]	; (8000eec <DM_Clear+0x40>)
 8000eb8:	4638      	mov	r0, r7
 8000eba:	9301      	str	r3, [sp, #4]
 8000ebc:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	f000 f9bf 	bl	800124c <DM_New_Fill_Rectangle>
 8000ece:	4620      	mov	r0, r4
 8000ed0:	463b      	mov	r3, r7
 8000ed2:	2250      	movs	r2, #80	; 0x50
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f008 fd2d 	bl	8009934 <memcpy>

	//Use a background image instead
	//elements[0] = DM_New_Bitmap(0, 0, 2, BGImage);

	//Reset the array counter
	numElements = 1;
 8000eda:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <DM_Clear+0x44>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	3754      	adds	r7, #84	; 0x54
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd90      	pop	{r4, r7, pc}
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	200040b4 	.word	0x200040b4
 8000ef0:	20004ab4 	.word	0x20004ab4

08000ef4 <DM_Add_Element>:
}

/**
 * Adds an element to the queue to be drawn later.
 */
int DM_Add_Element(struct DisplayElement newElement) {
 8000ef4:	b084      	sub	sp, #16
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	f107 0c08 	add.w	ip, r7, #8
 8000efe:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	elements[numElements++] = newElement;
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <DM_Add_Element+0x44>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	1c53      	adds	r3, r2, #1
 8000f08:	490b      	ldr	r1, [pc, #44]	; (8000f38 <DM_Add_Element+0x44>)
 8000f0a:	600b      	str	r3, [r1, #0]
 8000f0c:	490b      	ldr	r1, [pc, #44]	; (8000f3c <DM_Add_Element+0x48>)
 8000f0e:	4613      	mov	r3, r2
 8000f10:	009b      	lsls	r3, r3, #2
 8000f12:	4413      	add	r3, r2
 8000f14:	011b      	lsls	r3, r3, #4
 8000f16:	440b      	add	r3, r1
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f107 0308 	add.w	r3, r7, #8
 8000f1e:	2250      	movs	r2, #80	; 0x50
 8000f20:	4619      	mov	r1, r3
 8000f22:	f008 fd07 	bl	8009934 <memcpy>

	return numElements - 1;
 8000f26:	4b04      	ldr	r3, [pc, #16]	; (8000f38 <DM_Add_Element+0x44>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	3b01      	subs	r3, #1
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f34:	b004      	add	sp, #16
 8000f36:	4770      	bx	lr
 8000f38:	20004ab4 	.word	0x20004ab4
 8000f3c:	200040b4 	.word	0x200040b4

08000f40 <DM_Replace_Element>:

/**
 * Replaces a specific element in the queue with a new one
 */
void DM_Replace_Element(int id, struct DisplayElement newElement) {
 8000f40:	b084      	sub	sp, #16
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b082      	sub	sp, #8
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
 8000f4a:	f107 0014 	add.w	r0, r7, #20
 8000f4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	elements[id] = newElement;
 8000f52:	490a      	ldr	r1, [pc, #40]	; (8000f7c <DM_Replace_Element+0x3c>)
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	4613      	mov	r3, r2
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	011b      	lsls	r3, r3, #4
 8000f5e:	440b      	add	r3, r1
 8000f60:	4618      	mov	r0, r3
 8000f62:	f107 0314 	add.w	r3, r7, #20
 8000f66:	2250      	movs	r2, #80	; 0x50
 8000f68:	4619      	mov	r1, r3
 8000f6a:	f008 fce3 	bl	8009934 <memcpy>
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f78:	b004      	add	sp, #16
 8000f7a:	4770      	bx	lr
 8000f7c:	200040b4 	.word	0x200040b4

08000f80 <DM_StrLen>:

/**
 * Calculate the length of a string up to a maximum length.
 * Returns the maximum length if length is exceeded.
 */
int DM_StrLen(char *str, int length) {
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
	int strLen = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < length; i++) {
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60bb      	str	r3, [r7, #8]
 8000f92:	e00b      	b.n	8000fac <DM_StrLen+0x2c>
		if(str[i] == '\0') {
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	687a      	ldr	r2, [r7, #4]
 8000f98:	4413      	add	r3, r2
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d102      	bne.n	8000fa6 <DM_StrLen+0x26>
			strLen = i;
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	60fb      	str	r3, [r7, #12]
			break;
 8000fa4:	e006      	b.n	8000fb4 <DM_StrLen+0x34>
	for(int i = 0; i < length; i++) {
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68ba      	ldr	r2, [r7, #8]
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	dbef      	blt.n	8000f94 <DM_StrLen+0x14>
		}
	}

	return strLen;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
	...

08000fc4 <DM_Set_State>:

/**
 * Change the state of the selected element.
 */
void DM_Set_State(int id, State state) {
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	70fb      	strb	r3, [r7, #3]
	elements[id].state = state;
 8000fd0:	4907      	ldr	r1, [pc, #28]	; (8000ff0 <DM_Set_State+0x2c>)
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	4413      	add	r3, r2
 8000fda:	011b      	lsls	r3, r3, #4
 8000fdc:	440b      	add	r3, r1
 8000fde:	3330      	adds	r3, #48	; 0x30
 8000fe0:	78fa      	ldrb	r2, [r7, #3]
 8000fe2:	701a      	strb	r2, [r3, #0]
}
 8000fe4:	bf00      	nop
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	200040b4 	.word	0x200040b4

08000ff4 <DM_Remove_Element>:
 * Contrary to the name, this does not actually remove the element,
 * it just tells the element not to refresh anymore, and then
 * draws a box over it.
 * The element can still be referenced.
 */
void DM_Remove_Element(int id) {
 8000ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ff6:	b0a7      	sub	sp, #156	; 0x9c
 8000ff8:	af10      	add	r7, sp, #64	; 0x40
 8000ffa:	6078      	str	r0, [r7, #4]
	elements[id].refresh = NEVER;
 8000ffc:	4929      	ldr	r1, [pc, #164]	; (80010a4 <DM_Remove_Element+0xb0>)
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	4613      	mov	r3, r2
 8001002:	009b      	lsls	r3, r3, #2
 8001004:	4413      	add	r3, r2
 8001006:	011b      	lsls	r3, r3, #4
 8001008:	440b      	add	r3, r1
 800100a:	3332      	adds	r3, #50	; 0x32
 800100c:	2202      	movs	r2, #2
 800100e:	701a      	strb	r2, [r3, #0]
	DM_Add_Element(DM_New_Fill_Rectangle(elements[id].x1, elements[id].y1, elements[id].x2, elements[id].y2, BGColour));
 8001010:	4924      	ldr	r1, [pc, #144]	; (80010a4 <DM_Remove_Element+0xb0>)
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	4613      	mov	r3, r2
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	4413      	add	r3, r2
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	440b      	add	r3, r1
 800101e:	3304      	adds	r3, #4
 8001020:	881b      	ldrh	r3, [r3, #0]
 8001022:	461c      	mov	r4, r3
 8001024:	491f      	ldr	r1, [pc, #124]	; (80010a4 <DM_Remove_Element+0xb0>)
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	4613      	mov	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	4413      	add	r3, r2
 800102e:	011b      	lsls	r3, r3, #4
 8001030:	440b      	add	r3, r1
 8001032:	3306      	adds	r3, #6
 8001034:	881b      	ldrh	r3, [r3, #0]
 8001036:	461d      	mov	r5, r3
 8001038:	491a      	ldr	r1, [pc, #104]	; (80010a4 <DM_Remove_Element+0xb0>)
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	4613      	mov	r3, r2
 800103e:	009b      	lsls	r3, r3, #2
 8001040:	4413      	add	r3, r2
 8001042:	011b      	lsls	r3, r3, #4
 8001044:	440b      	add	r3, r1
 8001046:	3308      	adds	r3, #8
 8001048:	881b      	ldrh	r3, [r3, #0]
 800104a:	461e      	mov	r6, r3
 800104c:	4915      	ldr	r1, [pc, #84]	; (80010a4 <DM_Remove_Element+0xb0>)
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	4613      	mov	r3, r2
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	4413      	add	r3, r2
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	440b      	add	r3, r1
 800105a:	330a      	adds	r3, #10
 800105c:	881b      	ldrh	r3, [r3, #0]
 800105e:	461a      	mov	r2, r3
 8001060:	4b11      	ldr	r3, [pc, #68]	; (80010a8 <DM_Remove_Element+0xb4>)
 8001062:	881b      	ldrh	r3, [r3, #0]
 8001064:	f107 0008 	add.w	r0, r7, #8
 8001068:	9301      	str	r3, [sp, #4]
 800106a:	9200      	str	r2, [sp, #0]
 800106c:	4633      	mov	r3, r6
 800106e:	462a      	mov	r2, r5
 8001070:	4621      	mov	r1, r4
 8001072:	f000 f8eb 	bl	800124c <DM_New_Fill_Rectangle>
 8001076:	466d      	mov	r5, sp
 8001078:	f107 0418 	add.w	r4, r7, #24
 800107c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800107e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001080:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001082:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001084:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001086:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001088:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800108c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001090:	f107 0308 	add.w	r3, r7, #8
 8001094:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001096:	f7ff ff2d 	bl	8000ef4 <DM_Add_Element>
}
 800109a:	bf00      	nop
 800109c:	375c      	adds	r7, #92	; 0x5c
 800109e:	46bd      	mov	sp, r7
 80010a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200040b4 	.word	0x200040b4
 80010a8:	20000000 	.word	0x20000000

080010ac <DM_Parse_Press>:
 *
 * Remember that most of the time element 0 is the background.
 *
 * Returns -1 if nothing is detected.
 */
int DM_Parse_Press(int x, int y) {
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
	//Check each element to determine if the x,y coordinates are within it's bounds
	for(int i = numElements; i >= 0; i--) {
 80010b6:	4b24      	ldr	r3, [pc, #144]	; (8001148 <DM_Parse_Press+0x9c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	e038      	b.n	8001130 <DM_Parse_Press+0x84>
		if(x > elements[i].x1 && y > elements[i].y1 && x < elements[i].x2 && y < elements[i].y2) {
 80010be:	4923      	ldr	r1, [pc, #140]	; (800114c <DM_Parse_Press+0xa0>)
 80010c0:	68fa      	ldr	r2, [r7, #12]
 80010c2:	4613      	mov	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	011b      	lsls	r3, r3, #4
 80010ca:	440b      	add	r3, r1
 80010cc:	3304      	adds	r3, #4
 80010ce:	881b      	ldrh	r3, [r3, #0]
 80010d0:	461a      	mov	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4293      	cmp	r3, r2
 80010d6:	dd28      	ble.n	800112a <DM_Parse_Press+0x7e>
 80010d8:	491c      	ldr	r1, [pc, #112]	; (800114c <DM_Parse_Press+0xa0>)
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	4613      	mov	r3, r2
 80010de:	009b      	lsls	r3, r3, #2
 80010e0:	4413      	add	r3, r2
 80010e2:	011b      	lsls	r3, r3, #4
 80010e4:	440b      	add	r3, r1
 80010e6:	3306      	adds	r3, #6
 80010e8:	881b      	ldrh	r3, [r3, #0]
 80010ea:	461a      	mov	r2, r3
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	4293      	cmp	r3, r2
 80010f0:	dd1b      	ble.n	800112a <DM_Parse_Press+0x7e>
 80010f2:	4916      	ldr	r1, [pc, #88]	; (800114c <DM_Parse_Press+0xa0>)
 80010f4:	68fa      	ldr	r2, [r7, #12]
 80010f6:	4613      	mov	r3, r2
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	4413      	add	r3, r2
 80010fc:	011b      	lsls	r3, r3, #4
 80010fe:	440b      	add	r3, r1
 8001100:	3308      	adds	r3, #8
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	461a      	mov	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4293      	cmp	r3, r2
 800110a:	da0e      	bge.n	800112a <DM_Parse_Press+0x7e>
 800110c:	490f      	ldr	r1, [pc, #60]	; (800114c <DM_Parse_Press+0xa0>)
 800110e:	68fa      	ldr	r2, [r7, #12]
 8001110:	4613      	mov	r3, r2
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	4413      	add	r3, r2
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	440b      	add	r3, r1
 800111a:	330a      	adds	r3, #10
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	461a      	mov	r2, r3
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	4293      	cmp	r3, r2
 8001124:	da01      	bge.n	800112a <DM_Parse_Press+0x7e>
			return i;
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	e007      	b.n	800113a <DM_Parse_Press+0x8e>
	for(int i = numElements; i >= 0; i--) {
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	3b01      	subs	r3, #1
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	2b00      	cmp	r3, #0
 8001134:	dac3      	bge.n	80010be <DM_Parse_Press+0x12>
		}
	}

	return -1;
 8001136:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800113a:	4618      	mov	r0, r3
 800113c:	3714      	adds	r7, #20
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20004ab4 	.word	0x20004ab4
 800114c:	200040b4 	.word	0x200040b4

08001150 <DM_Do_Press>:
 * context highlighting etc., as well as an externally defined onPress() function to handle
 * specific tasks.
 *
 * Returns the ID of the element touched, or -1 if no element was touched.
 */
int DM_Do_Press(struct Touch touch) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//Find the touched element, if any
	int id = DM_Parse_Press(touch.X, touch.Y);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	68ba      	ldr	r2, [r7, #8]
 8001160:	4611      	mov	r1, r2
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff ffa2 	bl	80010ac <DM_Parse_Press>
 8001168:	6178      	str	r0, [r7, #20]

	//If no element was found then return right away
	if(id < 0)
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	2b00      	cmp	r3, #0
 800116e:	da01      	bge.n	8001174 <DM_Do_Press+0x24>
		return id;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	e062      	b.n	800123a <DM_Do_Press+0xea>

	//Call any onPress function for this element on RELEASE.
	//Check that the element we released on was the one we pressed originally
	if(touch.state == 1 && id == previously_touched_element) {
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b01      	cmp	r3, #1
 8001178:	d12f      	bne.n	80011da <DM_Do_Press+0x8a>
 800117a:	4b32      	ldr	r3, [pc, #200]	; (8001244 <DM_Do_Press+0xf4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	697a      	ldr	r2, [r7, #20]
 8001180:	429a      	cmp	r2, r3
 8001182:	d12a      	bne.n	80011da <DM_Do_Press+0x8a>
		//Revert the element's state
		elements[previously_touched_element].state = ENABLED;
 8001184:	4b2f      	ldr	r3, [pc, #188]	; (8001244 <DM_Do_Press+0xf4>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	492f      	ldr	r1, [pc, #188]	; (8001248 <DM_Do_Press+0xf8>)
 800118a:	4613      	mov	r3, r2
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	4413      	add	r3, r2
 8001190:	011b      	lsls	r3, r3, #4
 8001192:	440b      	add	r3, r1
 8001194:	3330      	adds	r3, #48	; 0x30
 8001196:	2200      	movs	r2, #0
 8001198:	701a      	strb	r2, [r3, #0]

		//Call the relevant onPress function
		switch(elements[id].type) {
 800119a:	492b      	ldr	r1, [pc, #172]	; (8001248 <DM_Do_Press+0xf8>)
 800119c:	697a      	ldr	r2, [r7, #20]
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	011b      	lsls	r3, r3, #4
 80011a6:	440b      	add	r3, r1
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d002      	beq.n	80011b4 <DM_Do_Press+0x64>
 80011ae:	2b09      	cmp	r3, #9
 80011b0:	d00c      	beq.n	80011cc <DM_Do_Press+0x7c>
 80011b2:	e013      	b.n	80011dc <DM_Do_Press+0x8c>
		case BUTTON:
			elements[id].onPress(id);
 80011b4:	4924      	ldr	r1, [pc, #144]	; (8001248 <DM_Do_Press+0xf8>)
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	4613      	mov	r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	4413      	add	r3, r2
 80011be:	011b      	lsls	r3, r3, #4
 80011c0:	440b      	add	r3, r1
 80011c2:	3338      	adds	r3, #56	; 0x38
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	6978      	ldr	r0, [r7, #20]
 80011c8:	4798      	blx	r3
			break;
 80011ca:	e007      	b.n	80011dc <DM_Do_Press+0x8c>
		case LIST:
			DM_List_onPress(id, touch.X, touch.Y);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	4619      	mov	r1, r3
 80011d2:	6978      	ldr	r0, [r7, #20]
 80011d4:	f000 fcd8 	bl	8001b88 <DM_List_onPress>
			break;
 80011d8:	e000      	b.n	80011dc <DM_Do_Press+0x8c>
		}
	}
 80011da:	bf00      	nop

	//A press has been recorded, or moved, but has not been released yet
	if(touch.state == 0 && elements[id].state != DISABLED) {
 80011dc:	7bbb      	ldrb	r3, [r7, #14]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d117      	bne.n	8001212 <DM_Do_Press+0xc2>
 80011e2:	4919      	ldr	r1, [pc, #100]	; (8001248 <DM_Do_Press+0xf8>)
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	4613      	mov	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	011b      	lsls	r3, r3, #4
 80011ee:	440b      	add	r3, r1
 80011f0:	3330      	adds	r3, #48	; 0x30
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d00c      	beq.n	8001212 <DM_Do_Press+0xc2>
		//Update the "current touched element"
		previously_touched_element = id;
 80011f8:	4a12      	ldr	r2, [pc, #72]	; (8001244 <DM_Do_Press+0xf4>)
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	6013      	str	r3, [r2, #0]
		//Set the state of the helement for context highlighting
		elements[id].state = SELECTED;
 80011fe:	4912      	ldr	r1, [pc, #72]	; (8001248 <DM_Do_Press+0xf8>)
 8001200:	697a      	ldr	r2, [r7, #20]
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	440b      	add	r3, r1
 800120c:	3330      	adds	r3, #48	; 0x30
 800120e:	2202      	movs	r2, #2
 8001210:	701a      	strb	r2, [r3, #0]
	}

	//Finally, if the touch was released, but it is no longer on the element, then revert the element state
	if(touch.state == 1 && id != previously_touched_element){
 8001212:	7bbb      	ldrb	r3, [r7, #14]
 8001214:	2b01      	cmp	r3, #1
 8001216:	d10f      	bne.n	8001238 <DM_Do_Press+0xe8>
 8001218:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <DM_Do_Press+0xf4>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	697a      	ldr	r2, [r7, #20]
 800121e:	429a      	cmp	r2, r3
 8001220:	d00a      	beq.n	8001238 <DM_Do_Press+0xe8>
		//Un-select the previously touched element
		elements[previously_touched_element].state = ENABLED;
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <DM_Do_Press+0xf4>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	4908      	ldr	r1, [pc, #32]	; (8001248 <DM_Do_Press+0xf8>)
 8001228:	4613      	mov	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4413      	add	r3, r2
 800122e:	011b      	lsls	r3, r3, #4
 8001230:	440b      	add	r3, r1
 8001232:	3330      	adds	r3, #48	; 0x30
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
	}

	return id;
 8001238:	697b      	ldr	r3, [r7, #20]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3718      	adds	r7, #24
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20004ab8 	.word	0x20004ab8
 8001248:	200040b4 	.word	0x200040b4

0800124c <DM_New_Fill_Rectangle>:
 */

/**
 * Create a rectangle display element and add it to the queue
 */
struct DisplayElement DM_New_Fill_Rectangle(int x1, int y1, int x2, int y2, int colour) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b098      	sub	sp, #96	; 0x60
 8001250:	af00      	add	r7, sp, #0
 8001252:	60f8      	str	r0, [r7, #12]
 8001254:	60b9      	str	r1, [r7, #8]
 8001256:	607a      	str	r2, [r7, #4]
 8001258:	603b      	str	r3, [r7, #0]
	struct DisplayElement box;
	box.type = FILLRECTANGLE;
 800125a:	2301      	movs	r3, #1
 800125c:	613b      	str	r3, [r7, #16]
	box.x1 = x1; box.y1 = y1; box.x2 = x2; box.y2 = y2;
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	b29b      	uxth	r3, r3
 8001262:	82bb      	strh	r3, [r7, #20]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	b29b      	uxth	r3, r3
 8001268:	82fb      	strh	r3, [r7, #22]
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	b29b      	uxth	r3, r3
 800126e:	833b      	strh	r3, [r7, #24]
 8001270:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001272:	b29b      	uxth	r3, r3
 8001274:	837b      	strh	r3, [r7, #26]
	box.colour = colour;
 8001276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
	box.draw = DM_Fill_Rectangle;
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <DM_New_Fill_Rectangle+0x50>)
 800127c:	647b      	str	r3, [r7, #68]	; 0x44
	box.refresh = ONCE;
 800127e:	2301      	movs	r3, #1
 8001280:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	return box;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4618      	mov	r0, r3
 8001288:	f107 0310 	add.w	r3, r7, #16
 800128c:	2250      	movs	r2, #80	; 0x50
 800128e:	4619      	mov	r1, r3
 8001290:	f008 fb50 	bl	8009934 <memcpy>
}
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	3760      	adds	r7, #96	; 0x60
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	080012a1 	.word	0x080012a1

080012a0 <DM_Fill_Rectangle>:

/**
 * A display element that draws a box
 */
void DM_Fill_Rectangle(int id) {
 80012a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af02      	add	r7, sp, #8
 80012a6:	6078      	str	r0, [r7, #4]
	fill_rectangle(elements[id].x1, elements[id].y1, elements[id].x2, elements[id].y2, elements[id].colour);
 80012a8:	491d      	ldr	r1, [pc, #116]	; (8001320 <DM_Fill_Rectangle+0x80>)
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	4613      	mov	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4413      	add	r3, r2
 80012b2:	011b      	lsls	r3, r3, #4
 80012b4:	440b      	add	r3, r1
 80012b6:	3304      	adds	r3, #4
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	4618      	mov	r0, r3
 80012bc:	4918      	ldr	r1, [pc, #96]	; (8001320 <DM_Fill_Rectangle+0x80>)
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	4613      	mov	r3, r2
 80012c2:	009b      	lsls	r3, r3, #2
 80012c4:	4413      	add	r3, r2
 80012c6:	011b      	lsls	r3, r3, #4
 80012c8:	440b      	add	r3, r1
 80012ca:	3306      	adds	r3, #6
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	461c      	mov	r4, r3
 80012d0:	4913      	ldr	r1, [pc, #76]	; (8001320 <DM_Fill_Rectangle+0x80>)
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	4613      	mov	r3, r2
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	4413      	add	r3, r2
 80012da:	011b      	lsls	r3, r3, #4
 80012dc:	440b      	add	r3, r1
 80012de:	3308      	adds	r3, #8
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	461d      	mov	r5, r3
 80012e4:	490e      	ldr	r1, [pc, #56]	; (8001320 <DM_Fill_Rectangle+0x80>)
 80012e6:	687a      	ldr	r2, [r7, #4]
 80012e8:	4613      	mov	r3, r2
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4413      	add	r3, r2
 80012ee:	011b      	lsls	r3, r3, #4
 80012f0:	440b      	add	r3, r1
 80012f2:	330a      	adds	r3, #10
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	461e      	mov	r6, r3
 80012f8:	4909      	ldr	r1, [pc, #36]	; (8001320 <DM_Fill_Rectangle+0x80>)
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	4613      	mov	r3, r2
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	011b      	lsls	r3, r3, #4
 8001304:	440b      	add	r3, r1
 8001306:	3314      	adds	r3, #20
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	4633      	mov	r3, r6
 800130e:	462a      	mov	r2, r5
 8001310:	4621      	mov	r1, r4
 8001312:	f000 ff85 	bl	8002220 <fill_rectangle>
}
 8001316:	bf00      	nop
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800131e:	bf00      	nop
 8001320:	200040b4 	.word	0x200040b4

08001324 <DM_New_Fill_Gradient>:

/**
 * Creates a gradient filled rectangle element between two colours.
 */
struct DisplayElement DM_New_Fill_Gradient(int x1, int y1, int x2, int y2, unsigned int startColour, unsigned int endColour, Orientation orientation) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b098      	sub	sp, #96	; 0x60
 8001328:	af00      	add	r7, sp, #0
 800132a:	60f8      	str	r0, [r7, #12]
 800132c:	60b9      	str	r1, [r7, #8]
 800132e:	607a      	str	r2, [r7, #4]
 8001330:	603b      	str	r3, [r7, #0]
	struct DisplayElement box;
	box.type = FILLGRADIENT;
 8001332:	2308      	movs	r3, #8
 8001334:	613b      	str	r3, [r7, #16]
	box.x1 = x1; box.y1 = y1; box.x2 = x2; box.y2 = y2;
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	b29b      	uxth	r3, r3
 800133a:	82bb      	strh	r3, [r7, #20]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	b29b      	uxth	r3, r3
 8001340:	82fb      	strh	r3, [r7, #22]
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	b29b      	uxth	r3, r3
 8001346:	833b      	strh	r3, [r7, #24]
 8001348:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800134a:	b29b      	uxth	r3, r3
 800134c:	837b      	strh	r3, [r7, #26]
	box.colour = startColour;
 800134e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
	box.bgColour = endColour;
 8001352:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001354:	62bb      	str	r3, [r7, #40]	; 0x28
	box.orientation = orientation;
 8001356:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800135a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	box.draw = DM_Fill_Gradient;
 800135e:	4b08      	ldr	r3, [pc, #32]	; (8001380 <DM_New_Fill_Gradient+0x5c>)
 8001360:	647b      	str	r3, [r7, #68]	; 0x44
	box.refresh = ONCE;
 8001362:	2301      	movs	r3, #1
 8001364:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42

	return box;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	4618      	mov	r0, r3
 800136c:	f107 0310 	add.w	r3, r7, #16
 8001370:	2250      	movs	r2, #80	; 0x50
 8001372:	4619      	mov	r1, r3
 8001374:	f008 fade 	bl	8009934 <memcpy>
}
 8001378:	68f8      	ldr	r0, [r7, #12]
 800137a:	3760      	adds	r7, #96	; 0x60
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	08001385 	.word	0x08001385

08001384 <DM_Fill_Gradient>:

/**
 * Draws a gradient filled rectangle to the display.
 */
void DM_Fill_Gradient(int id) {
 8001384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001386:	b087      	sub	sp, #28
 8001388:	af04      	add	r7, sp, #16
 800138a:	6078      	str	r0, [r7, #4]
	fill_gradient(elements[id].x1, elements[id].y1, elements[id].x2, elements[id].y2, elements[id].colour, elements[id].bgColour, elements[id].orientation);
 800138c:	4928      	ldr	r1, [pc, #160]	; (8001430 <DM_Fill_Gradient+0xac>)
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	4613      	mov	r3, r2
 8001392:	009b      	lsls	r3, r3, #2
 8001394:	4413      	add	r3, r2
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	440b      	add	r3, r1
 800139a:	3304      	adds	r3, #4
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	461d      	mov	r5, r3
 80013a0:	4923      	ldr	r1, [pc, #140]	; (8001430 <DM_Fill_Gradient+0xac>)
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	4613      	mov	r3, r2
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	4413      	add	r3, r2
 80013aa:	011b      	lsls	r3, r3, #4
 80013ac:	440b      	add	r3, r1
 80013ae:	3306      	adds	r3, #6
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	461e      	mov	r6, r3
 80013b4:	491e      	ldr	r1, [pc, #120]	; (8001430 <DM_Fill_Gradient+0xac>)
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	4613      	mov	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4413      	add	r3, r2
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	440b      	add	r3, r1
 80013c2:	3308      	adds	r3, #8
 80013c4:	881b      	ldrh	r3, [r3, #0]
 80013c6:	469c      	mov	ip, r3
 80013c8:	4919      	ldr	r1, [pc, #100]	; (8001430 <DM_Fill_Gradient+0xac>)
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	4613      	mov	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	4413      	add	r3, r2
 80013d2:	011b      	lsls	r3, r3, #4
 80013d4:	440b      	add	r3, r1
 80013d6:	330a      	adds	r3, #10
 80013d8:	881b      	ldrh	r3, [r3, #0]
 80013da:	469e      	mov	lr, r3
 80013dc:	4914      	ldr	r1, [pc, #80]	; (8001430 <DM_Fill_Gradient+0xac>)
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	4613      	mov	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	4413      	add	r3, r2
 80013e6:	011b      	lsls	r3, r3, #4
 80013e8:	440b      	add	r3, r1
 80013ea:	3314      	adds	r3, #20
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	490f      	ldr	r1, [pc, #60]	; (8001430 <DM_Fill_Gradient+0xac>)
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	4613      	mov	r3, r2
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4413      	add	r3, r2
 80013fa:	011b      	lsls	r3, r3, #4
 80013fc:	440b      	add	r3, r1
 80013fe:	3318      	adds	r3, #24
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	461c      	mov	r4, r3
 8001404:	490a      	ldr	r1, [pc, #40]	; (8001430 <DM_Fill_Gradient+0xac>)
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	011b      	lsls	r3, r3, #4
 8001410:	440b      	add	r3, r1
 8001412:	331c      	adds	r3, #28
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	9302      	str	r3, [sp, #8]
 8001418:	9401      	str	r4, [sp, #4]
 800141a:	9000      	str	r0, [sp, #0]
 800141c:	4673      	mov	r3, lr
 800141e:	4662      	mov	r2, ip
 8001420:	4631      	mov	r1, r6
 8001422:	4628      	mov	r0, r5
 8001424:	f001 f8f4 	bl	8002610 <fill_gradient>
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001430:	200040b4 	.word	0x200040b4

08001434 <DM_New_Text>:

/**
 * Various string drawing elements. Just puts the string on teh screen with nothing extra.
 */
struct DisplayElement DM_New_Text(int x, int y, int colour, int size, char* text){
 8001434:	b580      	push	{r7, lr}
 8001436:	b09a      	sub	sp, #104	; 0x68
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
 8001440:	603b      	str	r3, [r7, #0]
	struct DisplayElement string;
	string.type = TEXT;
 8001442:	2302      	movs	r3, #2
 8001444:	617b      	str	r3, [r7, #20]
	string.x1 = x; string.y1 = y;
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	b29b      	uxth	r3, r3
 800144a:	833b      	strh	r3, [r7, #24]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	b29b      	uxth	r3, r3
 8001450:	837b      	strh	r3, [r7, #26]
	//Have to calculate the length to make a prpoer hit box
	int strLen = DM_StrLen(text, 128);
 8001452:	2180      	movs	r1, #128	; 0x80
 8001454:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8001456:	f7ff fd93 	bl	8000f80 <DM_StrLen>
 800145a:	6678      	str	r0, [r7, #100]	; 0x64
	string.x2 = x + ((strLen + 1) * 8); string.y2 = y + 14;
 800145c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800145e:	3301      	adds	r3, #1
 8001460:	b29b      	uxth	r3, r3
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	b29a      	uxth	r2, r3
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	b29b      	uxth	r3, r3
 800146a:	4413      	add	r3, r2
 800146c:	b29b      	uxth	r3, r3
 800146e:	83bb      	strh	r3, [r7, #28]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	b29b      	uxth	r3, r3
 8001474:	330e      	adds	r3, #14
 8001476:	b29b      	uxth	r3, r3
 8001478:	83fb      	strh	r3, [r7, #30]
	string.size = size;
 800147a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800147c:	623b      	str	r3, [r7, #32]
	string.colour = colour;
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	62bb      	str	r3, [r7, #40]	; 0x28
	string.text = text;
 8001482:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001484:	643b      	str	r3, [r7, #64]	; 0x40
	string.draw = DM_Text;
 8001486:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <DM_New_Text+0x74>)
 8001488:	64bb      	str	r3, [r7, #72]	; 0x48
	string.refresh = ONCE;
 800148a:	2301      	movs	r3, #1
 800148c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	return string;
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4618      	mov	r0, r3
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	2250      	movs	r2, #80	; 0x50
 800149a:	4619      	mov	r1, r3
 800149c:	f008 fa4a 	bl	8009934 <memcpy>
}
 80014a0:	68f8      	ldr	r0, [r7, #12]
 80014a2:	3768      	adds	r7, #104	; 0x68
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	080014ad 	.word	0x080014ad

080014ac <DM_Text>:
void DM_Text(int id){
 80014ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af02      	add	r7, sp, #8
 80014b2:	6078      	str	r0, [r7, #4]
	draw_string(elements[id].x1, elements[id].y1, elements[id].colour, elements[id].size, elements[id].text);
 80014b4:	491d      	ldr	r1, [pc, #116]	; (800152c <DM_Text+0x80>)
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	011b      	lsls	r3, r3, #4
 80014c0:	440b      	add	r3, r1
 80014c2:	3304      	adds	r3, #4
 80014c4:	881b      	ldrh	r3, [r3, #0]
 80014c6:	461c      	mov	r4, r3
 80014c8:	4918      	ldr	r1, [pc, #96]	; (800152c <DM_Text+0x80>)
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	4613      	mov	r3, r2
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	4413      	add	r3, r2
 80014d2:	011b      	lsls	r3, r3, #4
 80014d4:	440b      	add	r3, r1
 80014d6:	3306      	adds	r3, #6
 80014d8:	881b      	ldrh	r3, [r3, #0]
 80014da:	461d      	mov	r5, r3
 80014dc:	4913      	ldr	r1, [pc, #76]	; (800152c <DM_Text+0x80>)
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	4613      	mov	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	011b      	lsls	r3, r3, #4
 80014e8:	440b      	add	r3, r1
 80014ea:	3314      	adds	r3, #20
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	461e      	mov	r6, r3
 80014f0:	490e      	ldr	r1, [pc, #56]	; (800152c <DM_Text+0x80>)
 80014f2:	687a      	ldr	r2, [r7, #4]
 80014f4:	4613      	mov	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	4413      	add	r3, r2
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	440b      	add	r3, r1
 80014fe:	330c      	adds	r3, #12
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	b2d9      	uxtb	r1, r3
 8001504:	4809      	ldr	r0, [pc, #36]	; (800152c <DM_Text+0x80>)
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	4613      	mov	r3, r2
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	4413      	add	r3, r2
 800150e:	011b      	lsls	r3, r3, #4
 8001510:	4403      	add	r3, r0
 8001512:	332c      	adds	r3, #44	; 0x2c
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	9300      	str	r3, [sp, #0]
 8001518:	460b      	mov	r3, r1
 800151a:	4632      	mov	r2, r6
 800151c:	4629      	mov	r1, r5
 800151e:	4620      	mov	r0, r4
 8001520:	f000 ffa4 	bl	800246c <draw_string>
}
 8001524:	bf00      	nop
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800152c:	200040b4 	.word	0x200040b4

08001530 <DM_New_Bitmap>:
}

/**
 * Create a bitmap element and add it to the queue.
 */
struct DisplayElement DM_New_Bitmap(int x, int y, int scale, const unsigned int *src){
 8001530:	b580      	push	{r7, lr}
 8001532:	b098      	sub	sp, #96	; 0x60
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
 800153c:	603b      	str	r3, [r7, #0]
	  struct DisplayElement bitmap;
	  bitmap.type = BITMAP;
 800153e:	2305      	movs	r3, #5
 8001540:	613b      	str	r3, [r7, #16]
	  bitmap.x1 = x; bitmap.y1 = y;
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	b29b      	uxth	r3, r3
 8001546:	82bb      	strh	r3, [r7, #20]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	b29b      	uxth	r3, r3
 800154c:	82fb      	strh	r3, [r7, #22]
	  //Calculate the bitmap size for proper collision detection
	  bitmap.x2 = x + src[0] * scale; bitmap.y2 = y + src[1] * scale;
 800154e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	b29a      	uxth	r2, r3
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	b29b      	uxth	r3, r3
 8001558:	fb12 f303 	smulbb	r3, r2, r3
 800155c:	b29a      	uxth	r2, r3
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	b29b      	uxth	r3, r3
 8001562:	4413      	add	r3, r2
 8001564:	b29b      	uxth	r3, r3
 8001566:	833b      	strh	r3, [r7, #24]
 8001568:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800156a:	3304      	adds	r3, #4
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	b29a      	uxth	r2, r3
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	b29b      	uxth	r3, r3
 8001574:	fb12 f303 	smulbb	r3, r2, r3
 8001578:	b29a      	uxth	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	b29b      	uxth	r3, r3
 800157e:	4413      	add	r3, r2
 8001580:	b29b      	uxth	r3, r3
 8001582:	837b      	strh	r3, [r7, #26]
	  bitmap.size = scale;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	61fb      	str	r3, [r7, #28]
	  bitmap.bitmap = src;
 8001588:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800158a:	633b      	str	r3, [r7, #48]	; 0x30
	  bitmap.draw = DM_Bitmap;
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <DM_New_Bitmap+0x80>)
 800158e:	647b      	str	r3, [r7, #68]	; 0x44
	  bitmap.refresh = ONCE;
 8001590:	2301      	movs	r3, #1
 8001592:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42

	  return bitmap;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	4618      	mov	r0, r3
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	2250      	movs	r2, #80	; 0x50
 80015a0:	4619      	mov	r1, r3
 80015a2:	f008 f9c7 	bl	8009934 <memcpy>
}
 80015a6:	68f8      	ldr	r0, [r7, #12]
 80015a8:	3760      	adds	r7, #96	; 0x60
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	080015b5 	.word	0x080015b5

080015b4 <DM_Bitmap>:

/**
 * Draws a bitmap to the display
 */
void DM_Bitmap(int id) {
 80015b4:	b5b0      	push	{r4, r5, r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	draw_bitmap(elements[id].x1, elements[id].y1, elements[id].size, elements[id].bitmap);
 80015bc:	4917      	ldr	r1, [pc, #92]	; (800161c <DM_Bitmap+0x68>)
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	011b      	lsls	r3, r3, #4
 80015c8:	440b      	add	r3, r1
 80015ca:	3304      	adds	r3, #4
 80015cc:	881b      	ldrh	r3, [r3, #0]
 80015ce:	461c      	mov	r4, r3
 80015d0:	4912      	ldr	r1, [pc, #72]	; (800161c <DM_Bitmap+0x68>)
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	440b      	add	r3, r1
 80015de:	3306      	adds	r3, #6
 80015e0:	881b      	ldrh	r3, [r3, #0]
 80015e2:	461d      	mov	r5, r3
 80015e4:	490d      	ldr	r1, [pc, #52]	; (800161c <DM_Bitmap+0x68>)
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	4613      	mov	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	4413      	add	r3, r2
 80015ee:	011b      	lsls	r3, r3, #4
 80015f0:	440b      	add	r3, r1
 80015f2:	330c      	adds	r3, #12
 80015f4:	6819      	ldr	r1, [r3, #0]
 80015f6:	4809      	ldr	r0, [pc, #36]	; (800161c <DM_Bitmap+0x68>)
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	4613      	mov	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	011b      	lsls	r3, r3, #4
 8001602:	4403      	add	r3, r0
 8001604:	3320      	adds	r3, #32
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	460a      	mov	r2, r1
 800160a:	4629      	mov	r1, r5
 800160c:	4620      	mov	r0, r4
 800160e:	f000 ff87 	bl	8002520 <draw_bitmap>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bdb0      	pop	{r4, r5, r7, pc}
 800161a:	bf00      	nop
 800161c:	200040b4 	.word	0x200040b4

08001620 <DM_New_Button>:
}

/**
 * Create a new button and add it to the queue
 */
struct DisplayElement DM_New_Button(int x, int y, char *text, State state){
 8001620:	b580      	push	{r7, lr}
 8001622:	b09c      	sub	sp, #112	; 0x70
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
 800162c:	603b      	str	r3, [r7, #0]
	int width = 100;
 800162e:	2364      	movs	r3, #100	; 0x64
 8001630:	66fb      	str	r3, [r7, #108]	; 0x6c
	int height = 40;
 8001632:	2328      	movs	r3, #40	; 0x28
 8001634:	66bb      	str	r3, [r7, #104]	; 0x68
	//If the string is long, then increase button width
	int len = DM_StrLen(text, 64);
 8001636:	2140      	movs	r1, #64	; 0x40
 8001638:	6838      	ldr	r0, [r7, #0]
 800163a:	f7ff fca1 	bl	8000f80 <DM_StrLen>
 800163e:	6678      	str	r0, [r7, #100]	; 0x64
	if(len > 9) {
 8001640:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001642:	2b09      	cmp	r3, #9
 8001644:	dd0a      	ble.n	800165c <DM_New_Button+0x3c>
		width = len * 12;
 8001646:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001648:	4613      	mov	r3, r2
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4413      	add	r3, r2
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	66fb      	str	r3, [r7, #108]	; 0x6c
		x -= len * 2;
 8001652:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	68ba      	ldr	r2, [r7, #8]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	60bb      	str	r3, [r7, #8]
	}
	struct DisplayElement button;
	button.type = BUTTON;
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
	button.x1 = x; button.y1 = y; button.x2 = x + width; button.y2 = y + height;
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	b29b      	uxth	r3, r3
 8001664:	833b      	strh	r3, [r7, #24]
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	b29b      	uxth	r3, r3
 800166a:	837b      	strh	r3, [r7, #26]
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	b29a      	uxth	r2, r3
 8001670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001672:	b29b      	uxth	r3, r3
 8001674:	4413      	add	r3, r2
 8001676:	b29b      	uxth	r3, r3
 8001678:	83bb      	strh	r3, [r7, #28]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	b29a      	uxth	r2, r3
 800167e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001680:	b29b      	uxth	r3, r3
 8001682:	4413      	add	r3, r2
 8001684:	b29b      	uxth	r3, r3
 8001686:	83fb      	strh	r3, [r7, #30]
	button.text = text;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	643b      	str	r3, [r7, #64]	; 0x40
	button.state = state;
 800168c:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8001690:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
	button.oldState = state - 1; //Will only refresh when the states DONT match.
 8001694:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 8001698:	3b01      	subs	r3, #1
 800169a:	b2db      	uxtb	r3, r3
 800169c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	button.draw = DM_Button;
 80016a0:	4b09      	ldr	r3, [pc, #36]	; (80016c8 <DM_New_Button+0xa8>)
 80016a2:	64bb      	str	r3, [r7, #72]	; 0x48
	button.onPress = DM_Button_onPress;
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <DM_New_Button+0xac>)
 80016a6:	64fb      	str	r3, [r7, #76]	; 0x4c
	button.refresh = ALWAYS;
 80016a8:	2300      	movs	r3, #0
 80016aa:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	return button;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f107 0314 	add.w	r3, r7, #20
 80016b6:	2250      	movs	r2, #80	; 0x50
 80016b8:	4619      	mov	r1, r3
 80016ba:	f008 f93b 	bl	8009934 <memcpy>
}
 80016be:	68f8      	ldr	r0, [r7, #12]
 80016c0:	3770      	adds	r7, #112	; 0x70
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	080016d1 	.word	0x080016d1
 80016cc:	080019a5 	.word	0x080019a5

080016d0 <DM_Button>:

/**
 * A button looking thing
 */
void DM_Button(int id) {
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	b08b      	sub	sp, #44	; 0x2c
 80016d4:	af02      	add	r7, sp, #8
 80016d6:	6078      	str	r0, [r7, #4]
	int outlineColour = COLOR_GRAY;
 80016d8:	f248 4310 	movw	r3, #33808	; 0x8410
 80016dc:	61fb      	str	r3, [r7, #28]
	int fillColour = COLOR_LIGHTGRAY;
 80016de:	f24c 6318 	movw	r3, #50712	; 0xc618
 80016e2:	61bb      	str	r3, [r7, #24]
	int textColour = COLOR_BLACK;
 80016e4:	2300      	movs	r3, #0
 80016e6:	617b      	str	r3, [r7, #20]
	if(elements[id].state == DISABLED) {
 80016e8:	49ad      	ldr	r1, [pc, #692]	; (80019a0 <DM_Button+0x2d0>)
 80016ea:	687a      	ldr	r2, [r7, #4]
 80016ec:	4613      	mov	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	011b      	lsls	r3, r3, #4
 80016f4:	440b      	add	r3, r1
 80016f6:	3330      	adds	r3, #48	; 0x30
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d108      	bne.n	8001710 <DM_Button+0x40>
		fillColour = COLOR_WHITE;
 80016fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001702:	61bb      	str	r3, [r7, #24]
		outlineColour = COLOR_LIGHTGRAY;
 8001704:	f24c 6318 	movw	r3, #50712	; 0xc618
 8001708:	61fb      	str	r3, [r7, #28]
		textColour = COLOR_LIGHTGRAY;
 800170a:	f24c 6318 	movw	r3, #50712	; 0xc618
 800170e:	617b      	str	r3, [r7, #20]
	}
	if(elements[id].state == SELECTED) {
 8001710:	49a3      	ldr	r1, [pc, #652]	; (80019a0 <DM_Button+0x2d0>)
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	4613      	mov	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	4413      	add	r3, r2
 800171a:	011b      	lsls	r3, r3, #4
 800171c:	440b      	add	r3, r1
 800171e:	3330      	adds	r3, #48	; 0x30
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	2b02      	cmp	r3, #2
 8001724:	d102      	bne.n	800172c <DM_Button+0x5c>
		fillColour = COLOR_LIGHTBLUE;
 8001726:	f64a 63dc 	movw	r3, #44764	; 0xaedc
 800172a:	61bb      	str	r3, [r7, #24]
	}
	//Draw the background
	fill_rectangle(elements[id].x1 + 1, elements[id].y1 + 1, elements[id].x2 - 1, elements[id].y2 - 1, fillColour);
 800172c:	499c      	ldr	r1, [pc, #624]	; (80019a0 <DM_Button+0x2d0>)
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4613      	mov	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	4413      	add	r3, r2
 8001736:	011b      	lsls	r3, r3, #4
 8001738:	440b      	add	r3, r1
 800173a:	3304      	adds	r3, #4
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	3301      	adds	r3, #1
 8001740:	4618      	mov	r0, r3
 8001742:	4997      	ldr	r1, [pc, #604]	; (80019a0 <DM_Button+0x2d0>)
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	4613      	mov	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	4413      	add	r3, r2
 800174c:	011b      	lsls	r3, r3, #4
 800174e:	440b      	add	r3, r1
 8001750:	3306      	adds	r3, #6
 8001752:	881b      	ldrh	r3, [r3, #0]
 8001754:	3301      	adds	r3, #1
 8001756:	461c      	mov	r4, r3
 8001758:	4991      	ldr	r1, [pc, #580]	; (80019a0 <DM_Button+0x2d0>)
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	4613      	mov	r3, r2
 800175e:	009b      	lsls	r3, r3, #2
 8001760:	4413      	add	r3, r2
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	440b      	add	r3, r1
 8001766:	3308      	adds	r3, #8
 8001768:	881b      	ldrh	r3, [r3, #0]
 800176a:	3b01      	subs	r3, #1
 800176c:	461d      	mov	r5, r3
 800176e:	498c      	ldr	r1, [pc, #560]	; (80019a0 <DM_Button+0x2d0>)
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	011b      	lsls	r3, r3, #4
 800177a:	440b      	add	r3, r1
 800177c:	330a      	adds	r3, #10
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	3b01      	subs	r3, #1
 8001782:	461a      	mov	r2, r3
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	4613      	mov	r3, r2
 800178a:	462a      	mov	r2, r5
 800178c:	4621      	mov	r1, r4
 800178e:	f000 fd47 	bl	8002220 <fill_rectangle>

	//Draw the outline
	//Top border
	fill_rectangle(elements[id].x1 + 1, elements[id].y1, elements[id].x2, elements[id].y1 + 1, outlineColour);
 8001792:	4983      	ldr	r1, [pc, #524]	; (80019a0 <DM_Button+0x2d0>)
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	4613      	mov	r3, r2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4413      	add	r3, r2
 800179c:	011b      	lsls	r3, r3, #4
 800179e:	440b      	add	r3, r1
 80017a0:	3304      	adds	r3, #4
 80017a2:	881b      	ldrh	r3, [r3, #0]
 80017a4:	3301      	adds	r3, #1
 80017a6:	4618      	mov	r0, r3
 80017a8:	497d      	ldr	r1, [pc, #500]	; (80019a0 <DM_Button+0x2d0>)
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	4613      	mov	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	011b      	lsls	r3, r3, #4
 80017b4:	440b      	add	r3, r1
 80017b6:	3306      	adds	r3, #6
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	461c      	mov	r4, r3
 80017bc:	4978      	ldr	r1, [pc, #480]	; (80019a0 <DM_Button+0x2d0>)
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	4613      	mov	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4413      	add	r3, r2
 80017c6:	011b      	lsls	r3, r3, #4
 80017c8:	440b      	add	r3, r1
 80017ca:	3308      	adds	r3, #8
 80017cc:	881b      	ldrh	r3, [r3, #0]
 80017ce:	461d      	mov	r5, r3
 80017d0:	4973      	ldr	r1, [pc, #460]	; (80019a0 <DM_Button+0x2d0>)
 80017d2:	687a      	ldr	r2, [r7, #4]
 80017d4:	4613      	mov	r3, r2
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	4413      	add	r3, r2
 80017da:	011b      	lsls	r3, r3, #4
 80017dc:	440b      	add	r3, r1
 80017de:	3306      	adds	r3, #6
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	3301      	adds	r3, #1
 80017e4:	461a      	mov	r2, r3
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	4613      	mov	r3, r2
 80017ec:	462a      	mov	r2, r5
 80017ee:	4621      	mov	r1, r4
 80017f0:	f000 fd16 	bl	8002220 <fill_rectangle>
	//Left border
	fill_rectangle(elements[id].x1, elements[id].y1 + 1, elements[id].x1 + 1, elements[id].y2, outlineColour);
 80017f4:	496a      	ldr	r1, [pc, #424]	; (80019a0 <DM_Button+0x2d0>)
 80017f6:	687a      	ldr	r2, [r7, #4]
 80017f8:	4613      	mov	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4413      	add	r3, r2
 80017fe:	011b      	lsls	r3, r3, #4
 8001800:	440b      	add	r3, r1
 8001802:	3304      	adds	r3, #4
 8001804:	881b      	ldrh	r3, [r3, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	4965      	ldr	r1, [pc, #404]	; (80019a0 <DM_Button+0x2d0>)
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	4613      	mov	r3, r2
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	4413      	add	r3, r2
 8001812:	011b      	lsls	r3, r3, #4
 8001814:	440b      	add	r3, r1
 8001816:	3306      	adds	r3, #6
 8001818:	881b      	ldrh	r3, [r3, #0]
 800181a:	3301      	adds	r3, #1
 800181c:	461c      	mov	r4, r3
 800181e:	4960      	ldr	r1, [pc, #384]	; (80019a0 <DM_Button+0x2d0>)
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	4613      	mov	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	011b      	lsls	r3, r3, #4
 800182a:	440b      	add	r3, r1
 800182c:	3304      	adds	r3, #4
 800182e:	881b      	ldrh	r3, [r3, #0]
 8001830:	3301      	adds	r3, #1
 8001832:	461d      	mov	r5, r3
 8001834:	495a      	ldr	r1, [pc, #360]	; (80019a0 <DM_Button+0x2d0>)
 8001836:	687a      	ldr	r2, [r7, #4]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	011b      	lsls	r3, r3, #4
 8001840:	440b      	add	r3, r1
 8001842:	330a      	adds	r3, #10
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	9300      	str	r3, [sp, #0]
 800184c:	4613      	mov	r3, r2
 800184e:	462a      	mov	r2, r5
 8001850:	4621      	mov	r1, r4
 8001852:	f000 fce5 	bl	8002220 <fill_rectangle>
	//Bottom border
	fill_rectangle(elements[id].x1 + 1, elements[id].y2, elements[id].x2, elements[id].y2 + 1, outlineColour);
 8001856:	4952      	ldr	r1, [pc, #328]	; (80019a0 <DM_Button+0x2d0>)
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	4413      	add	r3, r2
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	440b      	add	r3, r1
 8001864:	3304      	adds	r3, #4
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	3301      	adds	r3, #1
 800186a:	4618      	mov	r0, r3
 800186c:	494c      	ldr	r1, [pc, #304]	; (80019a0 <DM_Button+0x2d0>)
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	4613      	mov	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4413      	add	r3, r2
 8001876:	011b      	lsls	r3, r3, #4
 8001878:	440b      	add	r3, r1
 800187a:	330a      	adds	r3, #10
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	461c      	mov	r4, r3
 8001880:	4947      	ldr	r1, [pc, #284]	; (80019a0 <DM_Button+0x2d0>)
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	4413      	add	r3, r2
 800188a:	011b      	lsls	r3, r3, #4
 800188c:	440b      	add	r3, r1
 800188e:	3308      	adds	r3, #8
 8001890:	881b      	ldrh	r3, [r3, #0]
 8001892:	461d      	mov	r5, r3
 8001894:	4942      	ldr	r1, [pc, #264]	; (80019a0 <DM_Button+0x2d0>)
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	011b      	lsls	r3, r3, #4
 80018a0:	440b      	add	r3, r1
 80018a2:	330a      	adds	r3, #10
 80018a4:	881b      	ldrh	r3, [r3, #0]
 80018a6:	3301      	adds	r3, #1
 80018a8:	461a      	mov	r2, r3
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	9300      	str	r3, [sp, #0]
 80018ae:	4613      	mov	r3, r2
 80018b0:	462a      	mov	r2, r5
 80018b2:	4621      	mov	r1, r4
 80018b4:	f000 fcb4 	bl	8002220 <fill_rectangle>
	//Right border
	fill_rectangle(elements[id].x2, elements[id].y1 + 1, elements[id].x2 + 1, elements[id].y2, outlineColour);
 80018b8:	4939      	ldr	r1, [pc, #228]	; (80019a0 <DM_Button+0x2d0>)
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	4613      	mov	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	011b      	lsls	r3, r3, #4
 80018c4:	440b      	add	r3, r1
 80018c6:	3308      	adds	r3, #8
 80018c8:	881b      	ldrh	r3, [r3, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	4934      	ldr	r1, [pc, #208]	; (80019a0 <DM_Button+0x2d0>)
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	4613      	mov	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	011b      	lsls	r3, r3, #4
 80018d8:	440b      	add	r3, r1
 80018da:	3306      	adds	r3, #6
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	3301      	adds	r3, #1
 80018e0:	461c      	mov	r4, r3
 80018e2:	492f      	ldr	r1, [pc, #188]	; (80019a0 <DM_Button+0x2d0>)
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	011b      	lsls	r3, r3, #4
 80018ee:	440b      	add	r3, r1
 80018f0:	3308      	adds	r3, #8
 80018f2:	881b      	ldrh	r3, [r3, #0]
 80018f4:	3301      	adds	r3, #1
 80018f6:	461d      	mov	r5, r3
 80018f8:	4929      	ldr	r1, [pc, #164]	; (80019a0 <DM_Button+0x2d0>)
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	011b      	lsls	r3, r3, #4
 8001904:	440b      	add	r3, r1
 8001906:	330a      	adds	r3, #10
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	461a      	mov	r2, r3
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	9300      	str	r3, [sp, #0]
 8001910:	4613      	mov	r3, r2
 8001912:	462a      	mov	r2, r5
 8001914:	4621      	mov	r1, r4
 8001916:	f000 fc83 	bl	8002220 <fill_rectangle>

	//Calculate the length of the string to center the text
	int strLen = DM_StrLen(elements[id].text, 18);
 800191a:	4921      	ldr	r1, [pc, #132]	; (80019a0 <DM_Button+0x2d0>)
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	4613      	mov	r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	4413      	add	r3, r2
 8001924:	011b      	lsls	r3, r3, #4
 8001926:	440b      	add	r3, r1
 8001928:	332c      	adds	r3, #44	; 0x2c
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2112      	movs	r1, #18
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fb26 	bl	8000f80 <DM_StrLen>
 8001934:	6138      	str	r0, [r7, #16]

	//Each char will be 8px wide
	int halfWidth = strLen * 3;
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	4613      	mov	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	4413      	add	r3, r2
 800193e:	60fb      	str	r3, [r7, #12]
	//Write the text
	draw_fast_string(elements[id].x1 + 50 - halfWidth, elements[id].y1 + 16, textColour, fillColour, elements[id].text);
 8001940:	4917      	ldr	r1, [pc, #92]	; (80019a0 <DM_Button+0x2d0>)
 8001942:	687a      	ldr	r2, [r7, #4]
 8001944:	4613      	mov	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	4413      	add	r3, r2
 800194a:	011b      	lsls	r3, r3, #4
 800194c:	440b      	add	r3, r1
 800194e:	3304      	adds	r3, #4
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	461d      	mov	r5, r3
 800195c:	4910      	ldr	r1, [pc, #64]	; (80019a0 <DM_Button+0x2d0>)
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	011b      	lsls	r3, r3, #4
 8001968:	440b      	add	r3, r1
 800196a:	3306      	adds	r3, #6
 800196c:	881b      	ldrh	r3, [r3, #0]
 800196e:	3310      	adds	r3, #16
 8001970:	461e      	mov	r6, r3
 8001972:	6979      	ldr	r1, [r7, #20]
 8001974:	69b8      	ldr	r0, [r7, #24]
 8001976:	4c0a      	ldr	r4, [pc, #40]	; (80019a0 <DM_Button+0x2d0>)
 8001978:	687a      	ldr	r2, [r7, #4]
 800197a:	4613      	mov	r3, r2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	4413      	add	r3, r2
 8001980:	011b      	lsls	r3, r3, #4
 8001982:	4423      	add	r3, r4
 8001984:	332c      	adds	r3, #44	; 0x2c
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	9300      	str	r3, [sp, #0]
 800198a:	4603      	mov	r3, r0
 800198c:	460a      	mov	r2, r1
 800198e:	4631      	mov	r1, r6
 8001990:	4628      	mov	r0, r5
 8001992:	f000 fd9b 	bl	80024cc <draw_fast_string>
}
 8001996:	bf00      	nop
 8001998:	3724      	adds	r7, #36	; 0x24
 800199a:	46bd      	mov	sp, r7
 800199c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800199e:	bf00      	nop
 80019a0:	200040b4 	.word	0x200040b4

080019a4 <DM_Button_onPress>:

/**
 * Intrinsic button press function handles the highlighting when the button is pressed.
 */
void DM_Button_onPress(int id) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b082      	sub	sp, #8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
	//Set the button state to highlight
	DM_Set_State(id, SELECTED);
 80019ac:	2102      	movs	r1, #2
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f7ff fb08 	bl	8000fc4 <DM_Set_State>
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <DM_New_Title_Bar>:
}

/**
 * Add a title bar to the top of the screen
 */
struct DisplayElement DM_New_Title_Bar(char *title) {
 80019bc:	b580      	push	{r7, lr}
 80019be:	b098      	sub	sp, #96	; 0x60
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
	int height = 40;
 80019c6:	2328      	movs	r3, #40	; 0x28
 80019c8:	65fb      	str	r3, [r7, #92]	; 0x5c
	struct DisplayElement titleBar;
	titleBar.type = TITLEBAR;
 80019ca:	2307      	movs	r3, #7
 80019cc:	60fb      	str	r3, [r7, #12]
	titleBar.x1 = 0; titleBar.y1 = 0; titleBar.x2 = WIDTH; titleBar.y2 = height;
 80019ce:	2300      	movs	r3, #0
 80019d0:	823b      	strh	r3, [r7, #16]
 80019d2:	2300      	movs	r3, #0
 80019d4:	827b      	strh	r3, [r7, #18]
 80019d6:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80019da:	82bb      	strh	r3, [r7, #20]
 80019dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019de:	b29b      	uxth	r3, r3
 80019e0:	82fb      	strh	r3, [r7, #22]
	titleBar.title = title;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	637b      	str	r3, [r7, #52]	; 0x34
	titleBar.draw = DM_Title_Bar;
 80019e6:	4b08      	ldr	r3, [pc, #32]	; (8001a08 <DM_New_Title_Bar+0x4c>)
 80019e8:	643b      	str	r3, [r7, #64]	; 0x40
	titleBar.refresh = ONCE;
 80019ea:	2301      	movs	r3, #1
 80019ec:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	return titleBar;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f107 030c 	add.w	r3, r7, #12
 80019f8:	2250      	movs	r2, #80	; 0x50
 80019fa:	4619      	mov	r1, r3
 80019fc:	f007 ff9a 	bl	8009934 <memcpy>
}
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	3760      	adds	r7, #96	; 0x60
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	08001a0d 	.word	0x08001a0d

08001a0c <DM_Title_Bar>:

void DM_Title_Bar(int id) {
 8001a0c:	b5b0      	push	{r4, r5, r7, lr}
 8001a0e:	b08a      	sub	sp, #40	; 0x28
 8001a10:	af04      	add	r7, sp, #16
 8001a12:	6078      	str	r0, [r7, #4]
	int backgroundColour = COLOR_LIGHTBLUE;
 8001a14:	f64a 63dc 	movw	r3, #44764	; 0xaedc
 8001a18:	617b      	str	r3, [r7, #20]
	int foregroundColour = COLOR_BLACK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	613b      	str	r3, [r7, #16]
	int halfWidth = (int)((elements[id].x2 - elements[id].x1) / 2);
 8001a1e:	4959      	ldr	r1, [pc, #356]	; (8001b84 <DM_Title_Bar+0x178>)
 8001a20:	687a      	ldr	r2, [r7, #4]
 8001a22:	4613      	mov	r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	440b      	add	r3, r1
 8001a2c:	3308      	adds	r3, #8
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	4954      	ldr	r1, [pc, #336]	; (8001b84 <DM_Title_Bar+0x178>)
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	4613      	mov	r3, r2
 8001a38:	009b      	lsls	r3, r3, #2
 8001a3a:	4413      	add	r3, r2
 8001a3c:	011b      	lsls	r3, r3, #4
 8001a3e:	440b      	add	r3, r1
 8001a40:	3304      	adds	r3, #4
 8001a42:	881b      	ldrh	r3, [r3, #0]
 8001a44:	1ac3      	subs	r3, r0, r3
 8001a46:	0fda      	lsrs	r2, r3, #31
 8001a48:	4413      	add	r3, r2
 8001a4a:	105b      	asrs	r3, r3, #1
 8001a4c:	60fb      	str	r3, [r7, #12]

	//Draw the background
	//fill_rectangle(elements[id].x1, elements[id].y1, elements[id].x2, elements[id].y2, backgroundColour);
	fill_gradient(elements[id].x1, elements[id].y1, elements[id].x2, elements[id].y2, COLOR_NAVY, backgroundColour, HORIZONTAL);
 8001a4e:	494d      	ldr	r1, [pc, #308]	; (8001b84 <DM_Title_Bar+0x178>)
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	4613      	mov	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	4413      	add	r3, r2
 8001a58:	011b      	lsls	r3, r3, #4
 8001a5a:	440b      	add	r3, r1
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	881b      	ldrh	r3, [r3, #0]
 8001a60:	4618      	mov	r0, r3
 8001a62:	4948      	ldr	r1, [pc, #288]	; (8001b84 <DM_Title_Bar+0x178>)
 8001a64:	687a      	ldr	r2, [r7, #4]
 8001a66:	4613      	mov	r3, r2
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	4413      	add	r3, r2
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	440b      	add	r3, r1
 8001a70:	3306      	adds	r3, #6
 8001a72:	881b      	ldrh	r3, [r3, #0]
 8001a74:	461c      	mov	r4, r3
 8001a76:	4943      	ldr	r1, [pc, #268]	; (8001b84 <DM_Title_Bar+0x178>)
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4413      	add	r3, r2
 8001a80:	011b      	lsls	r3, r3, #4
 8001a82:	440b      	add	r3, r1
 8001a84:	3308      	adds	r3, #8
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	461d      	mov	r5, r3
 8001a8a:	493e      	ldr	r1, [pc, #248]	; (8001b84 <DM_Title_Bar+0x178>)
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	4613      	mov	r3, r2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	440b      	add	r3, r1
 8001a98:	330a      	adds	r3, #10
 8001a9a:	881b      	ldrh	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	9202      	str	r2, [sp, #8]
 8001aa4:	9301      	str	r3, [sp, #4]
 8001aa6:	230f      	movs	r3, #15
 8001aa8:	9300      	str	r3, [sp, #0]
 8001aaa:	460b      	mov	r3, r1
 8001aac:	462a      	mov	r2, r5
 8001aae:	4621      	mov	r1, r4
 8001ab0:	f000 fdae 	bl	8002610 <fill_gradient>
	//And a line
	fill_rectangle(elements[id].x1, elements[id].y2, elements[id].x2, elements[id].y2 + 1, COLOR_GRAY);
 8001ab4:	4933      	ldr	r1, [pc, #204]	; (8001b84 <DM_Title_Bar+0x178>)
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	011b      	lsls	r3, r3, #4
 8001ac0:	440b      	add	r3, r1
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	881b      	ldrh	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	492e      	ldr	r1, [pc, #184]	; (8001b84 <DM_Title_Bar+0x178>)
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	4613      	mov	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	011b      	lsls	r3, r3, #4
 8001ad4:	440b      	add	r3, r1
 8001ad6:	330a      	adds	r3, #10
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	461c      	mov	r4, r3
 8001adc:	4929      	ldr	r1, [pc, #164]	; (8001b84 <DM_Title_Bar+0x178>)
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4413      	add	r3, r2
 8001ae6:	011b      	lsls	r3, r3, #4
 8001ae8:	440b      	add	r3, r1
 8001aea:	3308      	adds	r3, #8
 8001aec:	881b      	ldrh	r3, [r3, #0]
 8001aee:	461d      	mov	r5, r3
 8001af0:	4924      	ldr	r1, [pc, #144]	; (8001b84 <DM_Title_Bar+0x178>)
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	4613      	mov	r3, r2
 8001af6:	009b      	lsls	r3, r3, #2
 8001af8:	4413      	add	r3, r2
 8001afa:	011b      	lsls	r3, r3, #4
 8001afc:	440b      	add	r3, r1
 8001afe:	330a      	adds	r3, #10
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	461a      	mov	r2, r3
 8001b06:	f248 4310 	movw	r3, #33808	; 0x8410
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	462a      	mov	r2, r5
 8001b10:	4621      	mov	r1, r4
 8001b12:	f000 fb85 	bl	8002220 <fill_rectangle>

	//Center the text
	int titleLen = DM_StrLen(elements[id].title, 32);
 8001b16:	491b      	ldr	r1, [pc, #108]	; (8001b84 <DM_Title_Bar+0x178>)
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	011b      	lsls	r3, r3, #4
 8001b22:	440b      	add	r3, r1
 8001b24:	3328      	adds	r3, #40	; 0x28
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2120      	movs	r1, #32
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff fa28 	bl	8000f80 <DM_StrLen>
 8001b30:	60b8      	str	r0, [r7, #8]
	draw_string(halfWidth - (titleLen * 9), elements[id].y1 + 10, foregroundColour, 2, elements[id].title);
 8001b32:	68ba      	ldr	r2, [r7, #8]
 8001b34:	4613      	mov	r3, r2
 8001b36:	075b      	lsls	r3, r3, #29
 8001b38:	1a9b      	subs	r3, r3, r2
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	1a9a      	subs	r2, r3, r2
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4413      	add	r3, r2
 8001b42:	461c      	mov	r4, r3
 8001b44:	490f      	ldr	r1, [pc, #60]	; (8001b84 <DM_Title_Bar+0x178>)
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	4613      	mov	r3, r2
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	4413      	add	r3, r2
 8001b4e:	011b      	lsls	r3, r3, #4
 8001b50:	440b      	add	r3, r1
 8001b52:	3306      	adds	r3, #6
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	330a      	adds	r3, #10
 8001b58:	461d      	mov	r5, r3
 8001b5a:	6939      	ldr	r1, [r7, #16]
 8001b5c:	4809      	ldr	r0, [pc, #36]	; (8001b84 <DM_Title_Bar+0x178>)
 8001b5e:	687a      	ldr	r2, [r7, #4]
 8001b60:	4613      	mov	r3, r2
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	4413      	add	r3, r2
 8001b66:	011b      	lsls	r3, r3, #4
 8001b68:	4403      	add	r3, r0
 8001b6a:	3328      	adds	r3, #40	; 0x28
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	2302      	movs	r3, #2
 8001b72:	460a      	mov	r2, r1
 8001b74:	4629      	mov	r1, r5
 8001b76:	4620      	mov	r0, r4
 8001b78:	f000 fc78 	bl	800246c <draw_string>
}
 8001b7c:	bf00      	nop
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bdb0      	pop	{r4, r5, r7, pc}
 8001b84:	200040b4 	.word	0x200040b4

08001b88 <DM_List_onPress>:

/**
 * Called by the touch handler when the list is pressed. Determines which element
 * was pressed.
 */
void DM_List_onPress(int id, int x, int y) {
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
	const int lineHeight = 30;
 8001b94:	231e      	movs	r3, #30
 8001b96:	617b      	str	r3, [r7, #20]

	elements[id].state = SELECTED;
 8001b98:	4923      	ldr	r1, [pc, #140]	; (8001c28 <DM_List_onPress+0xa0>)
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	011b      	lsls	r3, r3, #4
 8001ba4:	440b      	add	r3, r1
 8001ba6:	3330      	adds	r3, #48	; 0x30
 8001ba8:	2202      	movs	r2, #2
 8001baa:	701a      	strb	r2, [r3, #0]
	elements[id].refresh = ONCE;
 8001bac:	491e      	ldr	r1, [pc, #120]	; (8001c28 <DM_List_onPress+0xa0>)
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	4413      	add	r3, r2
 8001bb6:	011b      	lsls	r3, r3, #4
 8001bb8:	440b      	add	r3, r1
 8001bba:	3332      	adds	r3, #50	; 0x32
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]
	//Report which item is selected
	int index = (int)((y - elements[id].y1) / lineHeight);
 8001bc0:	4919      	ldr	r1, [pc, #100]	; (8001c28 <DM_List_onPress+0xa0>)
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4413      	add	r3, r2
 8001bca:	011b      	lsls	r3, r3, #4
 8001bcc:	440b      	add	r3, r1
 8001bce:	3306      	adds	r3, #6
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	1a9a      	subs	r2, r3, r2
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	fb92 f3f3 	sdiv	r3, r2, r3
 8001bde:	613b      	str	r3, [r7, #16]

	elements[id].selected = index;
 8001be0:	4911      	ldr	r1, [pc, #68]	; (8001c28 <DM_List_onPress+0xa0>)
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	4613      	mov	r3, r2
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	011b      	lsls	r3, r3, #4
 8001bec:	440b      	add	r3, r1
 8001bee:	3310      	adds	r3, #16
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	601a      	str	r2, [r3, #0]

	if(elements[id].onPress)
 8001bf4:	490c      	ldr	r1, [pc, #48]	; (8001c28 <DM_List_onPress+0xa0>)
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	4413      	add	r3, r2
 8001bfe:	011b      	lsls	r3, r3, #4
 8001c00:	440b      	add	r3, r1
 8001c02:	3338      	adds	r3, #56	; 0x38
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00a      	beq.n	8001c20 <DM_List_onPress+0x98>
		elements[id].onPress(id);
 8001c0a:	4907      	ldr	r1, [pc, #28]	; (8001c28 <DM_List_onPress+0xa0>)
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	4613      	mov	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	011b      	lsls	r3, r3, #4
 8001c16:	440b      	add	r3, r1
 8001c18:	3338      	adds	r3, #56	; 0x38
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	68f8      	ldr	r0, [r7, #12]
 8001c1e:	4798      	blx	r3
}
 8001c20:	bf00      	nop
 8001c22:	3718      	adds	r7, #24
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	200040b4 	.word	0x200040b4

08001c2c <DM_New_Animation>:
 * Creates a new animation element.
 * bitmaps - an array of pointers to bitmaps for each frame
 * selected - the current frame being displayed
 * numChildren - the number of frames in the array
 */
struct DisplayElement DM_New_Animation(int x1, int y1, int scale, unsigned int **bitmaps, int numFrames) {
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b098      	sub	sp, #96	; 0x60
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
 8001c38:	603b      	str	r3, [r7, #0]
	struct DisplayElement animation;
	animation.type = ANIMATION;
 8001c3a:	230a      	movs	r3, #10
 8001c3c:	613b      	str	r3, [r7, #16]
	animation.x1 = x1; animation.y1 = y1;
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	b29b      	uxth	r3, r3
 8001c42:	82bb      	strh	r3, [r7, #20]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	b29b      	uxth	r3, r3
 8001c48:	82fb      	strh	r3, [r7, #22]
	//Get the animation dimensions
	animation.x2 = x1 + (bitmaps[0][0] * scale);
 8001c4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	b29a      	uxth	r2, r3
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	fb12 f303 	smulbb	r3, r2, r3
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	4413      	add	r3, r2
 8001c62:	b29b      	uxth	r3, r3
 8001c64:	833b      	strh	r3, [r7, #24]
	animation.y2 = y1 + (bitmaps[0][1] * scale);
 8001c66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	3304      	adds	r3, #4
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	fb12 f303 	smulbb	r3, r2, r3
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	4413      	add	r3, r2
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	837b      	strh	r3, [r7, #26]
	animation.size = scale;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	61fb      	str	r3, [r7, #28]
	animation.bitmaps = bitmaps;
 8001c88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c8a:	637b      	str	r3, [r7, #52]	; 0x34
	animation.selected = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	623b      	str	r3, [r7, #32]
	animation.animationTicks = 0;
 8001c90:	2300      	movs	r3, #0
 8001c92:	65bb      	str	r3, [r7, #88]	; 0x58
	animation.ticksPerFrame = ticksPerFrame;
 8001c94:	2302      	movs	r3, #2
 8001c96:	65fb      	str	r3, [r7, #92]	; 0x5c
	animation.refresh = ALWAYS;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	animation.draw = DM_Animation;
 8001c9e:	4b08      	ldr	r3, [pc, #32]	; (8001cc0 <DM_New_Animation+0x94>)
 8001ca0:	647b      	str	r3, [r7, #68]	; 0x44
	animation.numChildren = numFrames;
 8001ca2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ca4:	657b      	str	r3, [r7, #84]	; 0x54

	return animation;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f107 0310 	add.w	r3, r7, #16
 8001cae:	2250      	movs	r2, #80	; 0x50
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	f007 fe3f 	bl	8009934 <memcpy>
}
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	3760      	adds	r7, #96	; 0x60
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	08001cc5 	.word	0x08001cc5

08001cc4 <DM_Animation>:

/**
 * Draws an animation frame to the display.
 */
void DM_Animation(int id) {
 8001cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
	draw_bitmap(elements[id].x1, elements[id].y1, elements[id].size, elements[id].bitmaps[elements[id].selected]);
 8001ccc:	491d      	ldr	r1, [pc, #116]	; (8001d44 <DM_Animation+0x80>)
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4413      	add	r3, r2
 8001cd6:	011b      	lsls	r3, r3, #4
 8001cd8:	440b      	add	r3, r1
 8001cda:	3304      	adds	r3, #4
 8001cdc:	881b      	ldrh	r3, [r3, #0]
 8001cde:	461d      	mov	r5, r3
 8001ce0:	4918      	ldr	r1, [pc, #96]	; (8001d44 <DM_Animation+0x80>)
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	4413      	add	r3, r2
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	440b      	add	r3, r1
 8001cee:	3306      	adds	r3, #6
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	461e      	mov	r6, r3
 8001cf4:	4913      	ldr	r1, [pc, #76]	; (8001d44 <DM_Animation+0x80>)
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4413      	add	r3, r2
 8001cfe:	011b      	lsls	r3, r3, #4
 8001d00:	440b      	add	r3, r1
 8001d02:	330c      	adds	r3, #12
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	490f      	ldr	r1, [pc, #60]	; (8001d44 <DM_Animation+0x80>)
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	011b      	lsls	r3, r3, #4
 8001d12:	440b      	add	r3, r1
 8001d14:	3324      	adds	r3, #36	; 0x24
 8001d16:	6819      	ldr	r1, [r3, #0]
 8001d18:	4c0a      	ldr	r4, [pc, #40]	; (8001d44 <DM_Animation+0x80>)
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	011b      	lsls	r3, r3, #4
 8001d24:	4423      	add	r3, r4
 8001d26:	3310      	adds	r3, #16
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	440b      	add	r3, r1
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4602      	mov	r2, r0
 8001d32:	4631      	mov	r1, r6
 8001d34:	4628      	mov	r0, r5
 8001d36:	f000 fbf3 	bl	8002520 <draw_bitmap>
}
 8001d3a:	bf00      	nop
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200040b4 	.word	0x200040b4

08001d48 <FT5446_getTouch>:
 *      Author: tommy
 */

#include "drivers/FT5446.h"

struct Touch FT5446_getTouch() {
 8001d48:	b590      	push	{r4, r7, lr}
 8001d4a:	b08d      	sub	sp, #52	; 0x34
 8001d4c:	af04      	add	r7, sp, #16
 8001d4e:	6078      	str	r0, [r7, #4]
	struct Touch touch;
	unsigned char touchData[6];

	//Get number of touches
	//Wait for device to be ready
	if(HAL_I2C_IsDeviceReady (&hi2c1, FT5446_ADDR << 1, 10, 250) == HAL_OK) {
 8001d50:	23fa      	movs	r3, #250	; 0xfa
 8001d52:	220a      	movs	r2, #10
 8001d54:	2170      	movs	r1, #112	; 0x70
 8001d56:	481a      	ldr	r0, [pc, #104]	; (8001dc0 <FT5446_getTouch+0x78>)
 8001d58:	f002 fef6 	bl	8004b48 <HAL_I2C_IsDeviceReady>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d122      	bne.n	8001da8 <FT5446_getTouch+0x60>
		//Get the CTP ram
		HAL_I2C_Mem_Read (&hi2c1, FT5446_ADDR << 1, FT5446_GESTURE_ADDR, I2C_MEMADD_SIZE_8BIT, touchData, 6, 250);
 8001d62:	23fa      	movs	r3, #250	; 0xfa
 8001d64:	9302      	str	r3, [sp, #8]
 8001d66:	2306      	movs	r3, #6
 8001d68:	9301      	str	r3, [sp, #4]
 8001d6a:	f107 030c 	add.w	r3, r7, #12
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	2301      	movs	r3, #1
 8001d72:	2201      	movs	r2, #1
 8001d74:	2170      	movs	r1, #112	; 0x70
 8001d76:	4812      	ldr	r0, [pc, #72]	; (8001dc0 <FT5446_getTouch+0x78>)
 8001d78:	f002 fdcc 	bl	8004914 <HAL_I2C_Mem_Read>
		//Combine in to regular human numbers
		touch.Y = ((touchData[2] & 0x0F) << 8) | touchData[3];
 8001d7c:	7bbb      	ldrb	r3, [r7, #14]
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001d84:	7bfa      	ldrb	r2, [r7, #15]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
		touch.X = ((touchData[4] & 0x0F) << 8) | touchData[5];
 8001d8a:	7c3b      	ldrb	r3, [r7, #16]
 8001d8c:	021b      	lsls	r3, r3, #8
 8001d8e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001d92:	7c7a      	ldrb	r2, [r7, #17]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]

		//Get the gesture and n touches values
		touch.gesture = touchData[0];
 8001d98:	7b3b      	ldrb	r3, [r7, #12]
 8001d9a:	773b      	strb	r3, [r7, #28]
		touch.nTouches = touchData[1];
 8001d9c:	7b7b      	ldrb	r3, [r7, #13]
 8001d9e:	777b      	strb	r3, [r7, #29]
		touch.state = touchData[2] >> 6;
 8001da0:	7bbb      	ldrb	r3, [r7, #14]
 8001da2:	099b      	lsrs	r3, r3, #6
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	77bb      	strb	r3, [r7, #30]
	}

	return touch;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	461c      	mov	r4, r3
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001db4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	3724      	adds	r7, #36	; 0x24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd90      	pop	{r4, r7, pc}
 8001dc0:	20004d94 	.word	0x20004d94

08001dc4 <parallel_write>:
#include "font.h"

/**
 * Writes data to an 16-bit parallel bus.
 */
void parallel_write(unsigned int data) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
	//In this particular example I'm using PA8:15 and PC8:15
    HAL_GPIO_WritePin(WR_PORT, WR_PIN, GPIO_PIN_RESET);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dd2:	4810      	ldr	r0, [pc, #64]	; (8001e14 <parallel_write+0x50>)
 8001dd4:	f002 fcba 	bl	800474c <HAL_GPIO_WritePin>
	GPIOC->ODR = (data & 0xFF00) | (GPIOC->ODR & 0x00FF); //Remember, we're using the lower half of these pins for other things.
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f403 427f 	and.w	r2, r3, #65280	; 0xff00
 8001dde:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <parallel_write+0x54>)
 8001de0:	695b      	ldr	r3, [r3, #20]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	; (8001e18 <parallel_write+0x54>)
 8001de6:	4313      	orrs	r3, r2
 8001de8:	614b      	str	r3, [r1, #20]
	GPIOA->ODR = ((data << 8) & 0xFF00) | (GPIOA->ODR & 0x00FF);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	021b      	lsls	r3, r3, #8
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	614b      	str	r3, [r1, #20]
    HAL_GPIO_WritePin(WR_PORT, WR_PIN, GPIO_PIN_SET);
 8001e00:	2201      	movs	r2, #1
 8001e02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e06:	4803      	ldr	r0, [pc, #12]	; (8001e14 <parallel_write+0x50>)
 8001e08:	f002 fca0 	bl	800474c <HAL_GPIO_WritePin>
}
 8001e0c:	bf00      	nop
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	48000400 	.word	0x48000400
 8001e18:	48000800 	.word	0x48000800

08001e1c <lcd_write_data>:

/*
 * Writes a data byte to the display. Pulls CS low as required.
 */
void lcd_write_data(unsigned int data) {
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8001e24:	2201      	movs	r2, #1
 8001e26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e2a:	480b      	ldr	r0, [pc, #44]	; (8001e58 <lcd_write_data+0x3c>)
 8001e2c:	f002 fc8e 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8001e30:	2200      	movs	r2, #0
 8001e32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e36:	4808      	ldr	r0, [pc, #32]	; (8001e58 <lcd_write_data+0x3c>)
 8001e38:	f002 fc88 	bl	800474c <HAL_GPIO_WritePin>
	parallel_write(data);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f7ff ffc1 	bl	8001dc4 <parallel_write>
    //HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8001e42:	2201      	movs	r2, #1
 8001e44:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e48:	4803      	ldr	r0, [pc, #12]	; (8001e58 <lcd_write_data+0x3c>)
 8001e4a:	f002 fc7f 	bl	800474c <HAL_GPIO_WritePin>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	48000400 	.word	0x48000400

08001e5c <lcd_write_command>:

/*
 * Writes a command byte to the display
 */
void lcd_write_command(unsigned char data) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8001e66:	2200      	movs	r2, #0
 8001e68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e6c:	480b      	ldr	r0, [pc, #44]	; (8001e9c <lcd_write_command+0x40>)
 8001e6e:	f002 fc6d 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8001e72:	2200      	movs	r2, #0
 8001e74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e78:	4808      	ldr	r0, [pc, #32]	; (8001e9c <lcd_write_command+0x40>)
 8001e7a:	f002 fc67 	bl	800474c <HAL_GPIO_WritePin>
	parallel_write(data);
 8001e7e:	79fb      	ldrb	r3, [r7, #7]
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff ff9f 	bl	8001dc4 <parallel_write>
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8001e86:	2201      	movs	r2, #1
 8001e88:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e8c:	4803      	ldr	r0, [pc, #12]	; (8001e9c <lcd_write_command+0x40>)
 8001e8e:	f002 fc5d 	bl	800474c <HAL_GPIO_WritePin>
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	48000400 	.word	0x48000400

08001ea0 <swap_int>:
}

/*
 * Swaps two 16-bit integers
 */
void swap_int(unsigned int *num1, unsigned int *num2) {
 8001ea0:	b480      	push	{r7}
 8001ea2:	b085      	sub	sp, #20
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
    int temp = *num2;
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	60fb      	str	r3, [r7, #12]
    *num2 = *num1;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681a      	ldr	r2, [r3, #0]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	601a      	str	r2, [r3, #0]
    *num1 = temp;
 8001eb8:	68fa      	ldr	r2, [r7, #12]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	601a      	str	r2, [r3, #0]
}
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
	...

08001ecc <delay_ms>:

/*
 * Delay calcualted on 32MHz clock.
 * Does NOT adjust to clock setting
 */
void delay_ms(double millis) {
 8001ecc:	b5b0      	push	{r4, r5, r7, lr}
 8001ece:	b086      	sub	sp, #24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	ed87 0b00 	vstr	d0, [r7]
    int multiplier = 4;
 8001ed6:	2304      	movs	r3, #4
 8001ed8:	617b      	str	r3, [r7, #20]
    double counter = millis;
 8001eda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001ede:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while(multiplier--) {
 8001ee2:	e01c      	b.n	8001f1e <delay_ms+0x52>
        while(counter--);
 8001ee4:	bf00      	nop
 8001ee6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	4b11      	ldr	r3, [pc, #68]	; (8001f34 <delay_ms+0x68>)
 8001ef0:	4620      	mov	r0, r4
 8001ef2:	4629      	mov	r1, r5
 8001ef4:	f7fe f9c0 	bl	8000278 <__aeabi_dsub>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	460b      	mov	r3, r1
 8001efc:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8001f00:	f04f 0200 	mov.w	r2, #0
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	4620      	mov	r0, r4
 8001f0a:	4629      	mov	r1, r5
 8001f0c:	f7fe fbc2 	bl	8000694 <__aeabi_dcmpeq>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d0e7      	beq.n	8001ee6 <delay_ms+0x1a>
        counter = millis;
 8001f16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f1a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while(multiplier--) {
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	1e5a      	subs	r2, r3, #1
 8001f22:	617a      	str	r2, [r7, #20]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d1dd      	bne.n	8001ee4 <delay_ms+0x18>
    }
}
 8001f28:	bf00      	nop
 8001f2a:	bf00      	nop
 8001f2c:	3718      	adds	r7, #24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bdb0      	pop	{r4, r5, r7, pc}
 8001f32:	bf00      	nop
 8001f34:	3ff00000 	.word	0x3ff00000

08001f38 <lcd_init_parallel>:
/*
 * Initialisation routine for the LCD
 * I got this from the one of the ebay sellers which make them.
 * From Open-Smart
 */
void lcd_init_parallel() {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0

    //SET control pins for the LCD HIGH (they are active LOW)
    HAL_GPIO_WritePin(RESX_PORT, RESX_PIN, GPIO_PIN_SET); //RESET pin HIGH (Active LOW)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f42:	481d      	ldr	r0, [pc, #116]	; (8001fb8 <lcd_init_parallel+0x80>)
 8001f44:	f002 fc02 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET); //Chip Select Active LOW
 8001f48:	2201      	movs	r2, #1
 8001f4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f4e:	481a      	ldr	r0, [pc, #104]	; (8001fb8 <lcd_init_parallel+0x80>)
 8001f50:	f002 fbfc 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET); //Data / Command select Active LOW
 8001f54:	2201      	movs	r2, #1
 8001f56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f5a:	4817      	ldr	r0, [pc, #92]	; (8001fb8 <lcd_init_parallel+0x80>)
 8001f5c:	f002 fbf6 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RD_PORT, RD_PIN, GPIO_PIN_SET); //READ pin HIGH (active LOW)
 8001f60:	2201      	movs	r2, #1
 8001f62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001f66:	4814      	ldr	r0, [pc, #80]	; (8001fb8 <lcd_init_parallel+0x80>)
 8001f68:	f002 fbf0 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(WR_PORT, WR_PIN, GPIO_PIN_SET); //WRITE pin HIGH (active LOW)
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f72:	4811      	ldr	r0, [pc, #68]	; (8001fb8 <lcd_init_parallel+0x80>)
 8001f74:	f002 fbea 	bl	800474c <HAL_GPIO_WritePin>
    //Cycle reset pin
    delay_ms(100);
 8001f78:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 8001fb0 <lcd_init_parallel+0x78>
 8001f7c:	f7ff ffa6 	bl	8001ecc <delay_ms>
    HAL_GPIO_WritePin(RESX_PORT, RESX_PIN, GPIO_PIN_RESET);
 8001f80:	2200      	movs	r2, #0
 8001f82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f86:	480c      	ldr	r0, [pc, #48]	; (8001fb8 <lcd_init_parallel+0x80>)
 8001f88:	f002 fbe0 	bl	800474c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001f8c:	2064      	movs	r0, #100	; 0x64
 8001f8e:	f002 f843 	bl	8004018 <HAL_Delay>
    HAL_GPIO_WritePin(RESX_PORT, RESX_PIN, GPIO_PIN_SET);
 8001f92:	2201      	movs	r2, #1
 8001f94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f98:	4807      	ldr	r0, [pc, #28]	; (8001fb8 <lcd_init_parallel+0x80>)
 8001f9a:	f002 fbd7 	bl	800474c <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001f9e:	2064      	movs	r0, #100	; 0x64
 8001fa0:	f002 f83a 	bl	8004018 <HAL_Delay>

    lcd_init_command_list();
 8001fa4:	f000 f80a 	bl	8001fbc <lcd_init_command_list>

}
 8001fa8:	bf00      	nop
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	f3af 8000 	nop.w
 8001fb0:	00000000 	.word	0x00000000
 8001fb4:	40590000 	.word	0x40590000
 8001fb8:	48000400 	.word	0x48000400

08001fbc <lcd_init_command_list>:

/**
 * This is the magic initialisation routine.
 */
void lcd_init_command_list(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0

	//********Start Initial Sequence*******//
	lcd_write_command(0xE0); //P-Gamma
 8001fc0:	20e0      	movs	r0, #224	; 0xe0
 8001fc2:	f7ff ff4b 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x00);
 8001fc6:	2000      	movs	r0, #0
 8001fc8:	f7ff ff28 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x13);
 8001fcc:	2013      	movs	r0, #19
 8001fce:	f7ff ff25 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x18);
 8001fd2:	2018      	movs	r0, #24
 8001fd4:	f7ff ff22 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x04);
 8001fd8:	2004      	movs	r0, #4
 8001fda:	f7ff ff1f 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x0F);
 8001fde:	200f      	movs	r0, #15
 8001fe0:	f7ff ff1c 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x06);
 8001fe4:	2006      	movs	r0, #6
 8001fe6:	f7ff ff19 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x3A);
 8001fea:	203a      	movs	r0, #58	; 0x3a
 8001fec:	f7ff ff16 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x56);
 8001ff0:	2056      	movs	r0, #86	; 0x56
 8001ff2:	f7ff ff13 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x4D);
 8001ff6:	204d      	movs	r0, #77	; 0x4d
 8001ff8:	f7ff ff10 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x03);
 8001ffc:	2003      	movs	r0, #3
 8001ffe:	f7ff ff0d 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x0A);
 8002002:	200a      	movs	r0, #10
 8002004:	f7ff ff0a 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x06);
 8002008:	2006      	movs	r0, #6
 800200a:	f7ff ff07 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x30);
 800200e:	2030      	movs	r0, #48	; 0x30
 8002010:	f7ff ff04 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x3E);
 8002014:	203e      	movs	r0, #62	; 0x3e
 8002016:	f7ff ff01 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x0F);
 800201a:	200f      	movs	r0, #15
 800201c:	f7ff fefe 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0XE1); //N-Gamma
 8002020:	20e1      	movs	r0, #225	; 0xe1
 8002022:	f7ff ff1b 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x00);
 8002026:	2000      	movs	r0, #0
 8002028:	f7ff fef8 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x13);
 800202c:	2013      	movs	r0, #19
 800202e:	f7ff fef5 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x18);
 8002032:	2018      	movs	r0, #24
 8002034:	f7ff fef2 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x01);
 8002038:	2001      	movs	r0, #1
 800203a:	f7ff feef 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x11);
 800203e:	2011      	movs	r0, #17
 8002040:	f7ff feec 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x06);
 8002044:	2006      	movs	r0, #6
 8002046:	f7ff fee9 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x38);
 800204a:	2038      	movs	r0, #56	; 0x38
 800204c:	f7ff fee6 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x34);
 8002050:	2034      	movs	r0, #52	; 0x34
 8002052:	f7ff fee3 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x4D);
 8002056:	204d      	movs	r0, #77	; 0x4d
 8002058:	f7ff fee0 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x06);
 800205c:	2006      	movs	r0, #6
 800205e:	f7ff fedd 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x0D);
 8002062:	200d      	movs	r0, #13
 8002064:	f7ff feda 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x0B);
 8002068:	200b      	movs	r0, #11
 800206a:	f7ff fed7 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x31);
 800206e:	2031      	movs	r0, #49	; 0x31
 8002070:	f7ff fed4 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x37);
 8002074:	2037      	movs	r0, #55	; 0x37
 8002076:	f7ff fed1 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x0F);
 800207a:	200f      	movs	r0, #15
 800207c:	f7ff fece 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0xC0);
 8002080:	20c0      	movs	r0, #192	; 0xc0
 8002082:	f7ff feeb 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x18);
 8002086:	2018      	movs	r0, #24
 8002088:	f7ff fec8 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x16);
 800208c:	2016      	movs	r0, #22
 800208e:	f7ff fec5 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0xC1);
 8002092:	20c1      	movs	r0, #193	; 0xc1
 8002094:	f7ff fee2 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x45);
 8002098:	2045      	movs	r0, #69	; 0x45
 800209a:	f7ff febf 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0xC5); //VCOM
 800209e:	20c5      	movs	r0, #197	; 0xc5
 80020a0:	f7ff fedc 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x00);
 80020a4:	2000      	movs	r0, #0
 80020a6:	f7ff feb9 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x63);
 80020aa:	2063      	movs	r0, #99	; 0x63
 80020ac:	f7ff feb6 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x01);
 80020b0:	2001      	movs	r0, #1
 80020b2:	f7ff feb3 	bl	8001e1c <lcd_write_data>

	lcd_write_command(0x36); //RAM address mode
 80020b6:	2036      	movs	r0, #54	; 0x36
 80020b8:	f7ff fed0 	bl	8001e5c <lcd_write_command>
	//0xF8 and 0x3C are landscape mode. 0x5C and 0x9C for portrait mode.
	if(LANDSCAPE)
		lcd_write_data(0xF8);
 80020bc:	20f8      	movs	r0, #248	; 0xf8
 80020be:	f7ff fead 	bl	8001e1c <lcd_write_data>
	else
		lcd_write_data(0x5C);

	lcd_write_command(0x3A); //Interface Mode Control
 80020c2:	203a      	movs	r0, #58	; 0x3a
 80020c4:	f7ff feca 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x55); //x55 for 16-bit mode OR 0x66 for 18-bit serial mode
 80020c8:	2055      	movs	r0, #85	; 0x55
 80020ca:	f7ff fea7 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0xB0); //Interface Mode Control
 80020ce:	20b0      	movs	r0, #176	; 0xb0
 80020d0:	f7ff fec4 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x80); //SDO not in use
 80020d4:	2080      	movs	r0, #128	; 0x80
 80020d6:	f7ff fea1 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0xB1); //Frame rate 70HZ
 80020da:	20b1      	movs	r0, #177	; 0xb1
 80020dc:	f7ff febe 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x00); //
 80020e0:	2000      	movs	r0, #0
 80020e2:	f7ff fe9b 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x10);
 80020e6:	2010      	movs	r0, #16
 80020e8:	f7ff fe98 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0xB4);
 80020ec:	20b4      	movs	r0, #180	; 0xb4
 80020ee:	f7ff feb5 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x02);
 80020f2:	2002      	movs	r0, #2
 80020f4:	f7ff fe92 	bl	8001e1c <lcd_write_data>

	lcd_write_command(0xB6); //RGB/MCU Interface Control
 80020f8:	20b6      	movs	r0, #182	; 0xb6
 80020fa:	f7ff feaf 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x02);
 80020fe:	2002      	movs	r0, #2
 8002100:	f7ff fe8c 	bl	8001e1c <lcd_write_data>
	//lcd_write_data(0x22);

	lcd_write_command(0xE9);
 8002104:	20e9      	movs	r0, #233	; 0xe9
 8002106:	f7ff fea9 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0x00);
 800210a:	2000      	movs	r0, #0
 800210c:	f7ff fe86 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0xF7);
 8002110:	20f7      	movs	r0, #247	; 0xf7
 8002112:	f7ff fea3 	bl	8001e5c <lcd_write_command>
	lcd_write_data(0xA9);
 8002116:	20a9      	movs	r0, #169	; 0xa9
 8002118:	f7ff fe80 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x51);
 800211c:	2051      	movs	r0, #81	; 0x51
 800211e:	f7ff fe7d 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x2C);
 8002122:	202c      	movs	r0, #44	; 0x2c
 8002124:	f7ff fe7a 	bl	8001e1c <lcd_write_data>
	lcd_write_data(0x82);
 8002128:	2082      	movs	r0, #130	; 0x82
 800212a:	f7ff fe77 	bl	8001e1c <lcd_write_data>
	lcd_write_command(0x11);
 800212e:	2011      	movs	r0, #17
 8002130:	f7ff fe94 	bl	8001e5c <lcd_write_command>
	HAL_Delay(120);
 8002134:	2078      	movs	r0, #120	; 0x78
 8002136:	f001 ff6f 	bl	8004018 <HAL_Delay>
	lcd_write_command(0x21);
 800213a:	2021      	movs	r0, #33	; 0x21
 800213c:	f7ff fe8e 	bl	8001e5c <lcd_write_command>


	HAL_Delay(120);
 8002140:	2078      	movs	r0, #120	; 0x78
 8002142:	f001 ff69 	bl	8004018 <HAL_Delay>
	lcd_write_command(0x29);
 8002146:	2029      	movs	r0, #41	; 0x29
 8002148:	f7ff fe88 	bl	8001e5c <lcd_write_command>
}
 800214c:	bf00      	nop
 800214e:	bd80      	pop	{r7, pc}

08002150 <set_draw_window>:
/*
 * Sets the X,Y position for following commands on the display.
 * Should only be called within a function that draws something
 * to the display.
 */
void set_draw_window(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
 800215c:	603b      	str	r3, [r7, #0]

    //Check that the values are in order
    if(x2 < x1)
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	429a      	cmp	r2, r3
 8002164:	d206      	bcs.n	8002174 <set_draw_window+0x24>
        swap_int(&x2, &x1);
 8002166:	f107 020c 	add.w	r2, r7, #12
 800216a:	1d3b      	adds	r3, r7, #4
 800216c:	4611      	mov	r1, r2
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fe96 	bl	8001ea0 <swap_int>
    if(y2 < y1)
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	68bb      	ldr	r3, [r7, #8]
 8002178:	429a      	cmp	r2, r3
 800217a:	d206      	bcs.n	800218a <set_draw_window+0x3a>
        swap_int(&y2, &y1);
 800217c:	f107 0208 	add.w	r2, r7, #8
 8002180:	463b      	mov	r3, r7
 8002182:	4611      	mov	r1, r2
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff fe8b 	bl	8001ea0 <swap_int>

    lcd_write_command(ILI9488_CASET);
 800218a:	202a      	movs	r0, #42	; 0x2a
 800218c:	f7ff fe66 	bl	8001e5c <lcd_write_command>
    lcd_write_data(x1 >> 8);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	0a1b      	lsrs	r3, r3, #8
 8002194:	4618      	mov	r0, r3
 8002196:	f7ff fe41 	bl	8001e1c <lcd_write_data>
    lcd_write_data(x1 & 0xFF);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	b2db      	uxtb	r3, r3
 800219e:	4618      	mov	r0, r3
 80021a0:	f7ff fe3c 	bl	8001e1c <lcd_write_data>

    lcd_write_data(x2 >> 8);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	0a1b      	lsrs	r3, r3, #8
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff fe37 	bl	8001e1c <lcd_write_data>
    lcd_write_data(x2 & 0xFF);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff fe32 	bl	8001e1c <lcd_write_data>

    lcd_write_command(ILI9488_PASET);
 80021b8:	202b      	movs	r0, #43	; 0x2b
 80021ba:	f7ff fe4f 	bl	8001e5c <lcd_write_command>
    lcd_write_data(y1 >> 8);
 80021be:	68bb      	ldr	r3, [r7, #8]
 80021c0:	0a1b      	lsrs	r3, r3, #8
 80021c2:	4618      	mov	r0, r3
 80021c4:	f7ff fe2a 	bl	8001e1c <lcd_write_data>
    lcd_write_data(y1 & 0xFF);
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff fe25 	bl	8001e1c <lcd_write_data>

    lcd_write_data(y2 >> 8);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	0a1b      	lsrs	r3, r3, #8
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7ff fe20 	bl	8001e1c <lcd_write_data>
    lcd_write_data(y2 & 0xFF);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff fe1b 	bl	8001e1c <lcd_write_data>

    lcd_write_command(ILI9488_RAMWR);
 80021e6:	202c      	movs	r0, #44	; 0x2c
 80021e8:	f7ff fe38 	bl	8001e5c <lcd_write_command>
}
 80021ec:	bf00      	nop
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <draw_pixel>:
 * Draws a single pixel to the LCD at position X, Y, with
 * Colour.
 *
 * 28 bytes per pixel. Use it wisely.
 */
void draw_pixel(unsigned int x, unsigned int y, unsigned int colour) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]

    //Set the x, y position that we want to write to
    set_draw_window(x, y, x+1, y+1);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	1c5a      	adds	r2, r3, #1
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	3301      	adds	r3, #1
 8002208:	68b9      	ldr	r1, [r7, #8]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f7ff ffa0 	bl	8002150 <set_draw_window>
    lcd_write_data(colour);
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff fe03 	bl	8001e1c <lcd_write_data>
}
 8002216:	bf00      	nop
 8002218:	3710      	adds	r7, #16
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <fill_rectangle>:

/*
 * Fills a rectangle with a given colour
 */
void fill_rectangle(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2, unsigned int colour) {
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
 800222c:	603b      	str	r3, [r7, #0]


    //Set the drawing region
    set_draw_window(x1, y1, x2, y2);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	68b9      	ldr	r1, [r7, #8]
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	f7ff ff8b 	bl	8002150 <set_draw_window>

    // data sections but I don't trust it.)
    //CS low to begin data
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800223a:	2201      	movs	r2, #1
 800223c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002240:	4817      	ldr	r0, [pc, #92]	; (80022a0 <fill_rectangle+0x80>)
 8002242:	f002 fa83 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8002246:	2200      	movs	r2, #0
 8002248:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800224c:	4814      	ldr	r0, [pc, #80]	; (80022a0 <fill_rectangle+0x80>)
 800224e:	f002 fa7d 	bl	800474c <HAL_GPIO_WritePin>


    //Write colour to each pixel
    for(int y = 0; y < y2-y1+1 ; y++) {
 8002252:	2300      	movs	r3, #0
 8002254:	617b      	str	r3, [r7, #20]
 8002256:	e012      	b.n	800227e <fill_rectangle+0x5e>
        for(int x = 0; x < x2-x1+1; x++) {
 8002258:	2300      	movs	r3, #0
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	e005      	b.n	800226a <fill_rectangle+0x4a>
        	parallel_write(colour);
 800225e:	6a38      	ldr	r0, [r7, #32]
 8002260:	f7ff fdb0 	bl	8001dc4 <parallel_write>
        for(int x = 0; x < x2-x1+1; x++) {
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	3301      	adds	r3, #1
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	1c5a      	adds	r2, r3, #1
 8002272:	693b      	ldr	r3, [r7, #16]
 8002274:	429a      	cmp	r2, r3
 8002276:	d8f2      	bhi.n	800225e <fill_rectangle+0x3e>
    for(int y = 0; y < y2-y1+1 ; y++) {
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	3301      	adds	r3, #1
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	683a      	ldr	r2, [r7, #0]
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	1c5a      	adds	r2, r3, #1
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	429a      	cmp	r2, r3
 800228a:	d8e5      	bhi.n	8002258 <fill_rectangle+0x38>
        }
    }

    //Return CS to high
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 800228c:	2201      	movs	r2, #1
 800228e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002292:	4803      	ldr	r0, [pc, #12]	; (80022a0 <fill_rectangle+0x80>)
 8002294:	f002 fa5a 	bl	800474c <HAL_GPIO_WritePin>
}
 8002298:	bf00      	nop
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	48000400 	.word	0x48000400

080022a4 <draw_char>:

/*
 * Draws a single char to the screen.
 */
void draw_char(unsigned int x, unsigned int y, char c, unsigned int colour, char size) {
 80022a4:	b590      	push	{r4, r7, lr}
 80022a6:	b08b      	sub	sp, #44	; 0x2c
 80022a8:	af02      	add	r7, sp, #8
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	603b      	str	r3, [r7, #0]
 80022b0:	4613      	mov	r3, r2
 80022b2:	71fb      	strb	r3, [r7, #7]
    int i, j;
    char line;
    unsigned int font_index = (c - 32);
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	3b20      	subs	r3, #32
 80022b8:	617b      	str	r3, [r7, #20]

    //Get the line of pixels from the font file
    for(i=0; i<13; i++ ) {
 80022ba:	2300      	movs	r3, #0
 80022bc:	61fb      	str	r3, [r7, #28]
 80022be:	e062      	b.n	8002386 <draw_char+0xe2>

        line = FontLarge[font_index][12 - i];
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	f1c3 010c 	rsb	r1, r3, #12
 80022c6:	4834      	ldr	r0, [pc, #208]	; (8002398 <draw_char+0xf4>)
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	4613      	mov	r3, r2
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	4413      	add	r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	4413      	add	r3, r2
 80022d4:	4403      	add	r3, r0
 80022d6:	440b      	add	r3, r1
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	74fb      	strb	r3, [r7, #19]

        //Draw the pixels to screen
        for(j=0; j<8; j++) {
 80022dc:	2300      	movs	r3, #0
 80022de:	61bb      	str	r3, [r7, #24]
 80022e0:	e04b      	b.n	800237a <draw_char+0xd6>
            if(line & (0x01 << j)) {
 80022e2:	7cfa      	ldrb	r2, [r7, #19]
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	fa42 f303 	asr.w	r3, r2, r3
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d040      	beq.n	8002374 <draw_char+0xd0>
                if(size == 1) {
 80022f2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d10c      	bne.n	8002314 <draw_char+0x70>
                    //If we are just doing the smallest size font then do a single pixel each
                    draw_pixel(x+(8-j), y+i, colour);
 80022fa:	69bb      	ldr	r3, [r7, #24]
 80022fc:	68fa      	ldr	r2, [r7, #12]
 80022fe:	1ad3      	subs	r3, r2, r3
 8002300:	f103 0008 	add.w	r0, r3, #8
 8002304:	69fa      	ldr	r2, [r7, #28]
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	4413      	add	r3, r2
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	4619      	mov	r1, r3
 800230e:	f7ff ff71 	bl	80021f4 <draw_pixel>
 8002312:	e02f      	b.n	8002374 <draw_char+0xd0>
                }
                else {
                    // do a small box to represent each pixel
                    fill_rectangle(x+((8-j)*size), y+((i)*size), x+((8-j)*size)+size, y+((i)*size)+size, colour);
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	f1c3 0308 	rsb	r3, r3, #8
 800231a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800231e:	fb02 f303 	mul.w	r3, r2, r3
 8002322:	461a      	mov	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	18d0      	adds	r0, r2, r3
 8002328:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800232c:	69fa      	ldr	r2, [r7, #28]
 800232e:	fb02 f303 	mul.w	r3, r2, r3
 8002332:	461a      	mov	r2, r3
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	18d1      	adds	r1, r2, r3
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	f1c3 0308 	rsb	r3, r3, #8
 800233e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	461a      	mov	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	441a      	add	r2, r3
 800234c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002350:	18d4      	adds	r4, r2, r3
 8002352:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002356:	69fa      	ldr	r2, [r7, #28]
 8002358:	fb02 f303 	mul.w	r3, r2, r3
 800235c:	461a      	mov	r2, r3
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	441a      	add	r2, r3
 8002362:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002366:	441a      	add	r2, r3
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	4613      	mov	r3, r2
 800236e:	4622      	mov	r2, r4
 8002370:	f7ff ff56 	bl	8002220 <fill_rectangle>
        for(j=0; j<8; j++) {
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	3301      	adds	r3, #1
 8002378:	61bb      	str	r3, [r7, #24]
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	2b07      	cmp	r3, #7
 800237e:	ddb0      	ble.n	80022e2 <draw_char+0x3e>
    for(i=0; i<13; i++ ) {
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	3301      	adds	r3, #1
 8002384:	61fb      	str	r3, [r7, #28]
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	2b0c      	cmp	r3, #12
 800238a:	dd99      	ble.n	80022c0 <draw_char+0x1c>
                }
            }
        }
    }
}
 800238c:	bf00      	nop
 800238e:	bf00      	nop
 8002390:	3724      	adds	r7, #36	; 0x24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd90      	pop	{r4, r7, pc}
 8002396:	bf00      	nop
 8002398:	0800a5e0 	.word	0x0800a5e0

0800239c <draw_fast_char>:
 * than drawing individual pixels.
 * This will draw over any background image though.
 *
 * NOTE: This sends 130 bytes for a regular sized char
 */
void draw_fast_char(unsigned int x, unsigned int y, char c, unsigned int colour, unsigned int bg_colour) {
 800239c:	b580      	push	{r7, lr}
 800239e:	b08a      	sub	sp, #40	; 0x28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	4613      	mov	r3, r2
 80023aa:	71fb      	strb	r3, [r7, #7]
    char line;
    char width = 8;
 80023ac:	2308      	movs	r3, #8
 80023ae:	76fb      	strb	r3, [r7, #27]
    char height = 13;
 80023b0:	230d      	movs	r3, #13
 80023b2:	76bb      	strb	r3, [r7, #26]
    unsigned int font_index = (c - 32);
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	3b20      	subs	r3, #32
 80023b8:	617b      	str	r3, [r7, #20]
    unsigned int this_px = bg_colour;
 80023ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24

    //Set the drawing region
    set_draw_window(x, y, x + width - 1, y + height);
 80023be:	7efa      	ldrb	r2, [r7, #27]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4413      	add	r3, r2
 80023c4:	1e59      	subs	r1, r3, #1
 80023c6:	7eba      	ldrb	r2, [r7, #26]
 80023c8:	68bb      	ldr	r3, [r7, #8]
 80023ca:	4413      	add	r3, r2
 80023cc:	460a      	mov	r2, r1
 80023ce:	68b9      	ldr	r1, [r7, #8]
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f7ff febd 	bl	8002150 <set_draw_window>

    //We will do the SPI write manually here for speed
    //CS low to begin data
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80023d6:	2201      	movs	r2, #1
 80023d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023dc:	4821      	ldr	r0, [pc, #132]	; (8002464 <draw_fast_char+0xc8>)
 80023de:	f002 f9b5 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80023e2:	2200      	movs	r2, #0
 80023e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023e8:	481e      	ldr	r0, [pc, #120]	; (8002464 <draw_fast_char+0xc8>)
 80023ea:	f002 f9af 	bl	800474c <HAL_GPIO_WritePin>

    //Get the line of pixels from the font file
    for(int i=0; i < height; i++ ) {
 80023ee:	2300      	movs	r3, #0
 80023f0:	623b      	str	r3, [r7, #32]
 80023f2:	e029      	b.n	8002448 <draw_fast_char+0xac>
        line = FontLarge[font_index][12 - i];
 80023f4:	6a3b      	ldr	r3, [r7, #32]
 80023f6:	f1c3 010c 	rsb	r1, r3, #12
 80023fa:	481b      	ldr	r0, [pc, #108]	; (8002468 <draw_fast_char+0xcc>)
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	4613      	mov	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4413      	add	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	4403      	add	r3, r0
 800240a:	440b      	add	r3, r1
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	74fb      	strb	r3, [r7, #19]

        //Draw the pixels to screen
        for(int j = width-1; j >= 0; j--) {
 8002410:	7efb      	ldrb	r3, [r7, #27]
 8002412:	3b01      	subs	r3, #1
 8002414:	61fb      	str	r3, [r7, #28]
 8002416:	e011      	b.n	800243c <draw_fast_char+0xa0>
            //Default pixel colour is the background colour, unless changed below
            this_px = bg_colour;
 8002418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800241a:	627b      	str	r3, [r7, #36]	; 0x24
			if((line >> (j)) & 0x01)
 800241c:	7cfa      	ldrb	r2, [r7, #19]
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	fa42 f303 	asr.w	r3, r2, r3
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <draw_fast_char+0x94>
				this_px = colour;
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	627b      	str	r3, [r7, #36]	; 0x24
			parallel_write(this_px);
 8002430:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002432:	f7ff fcc7 	bl	8001dc4 <parallel_write>
        for(int j = width-1; j >= 0; j--) {
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	3b01      	subs	r3, #1
 800243a:	61fb      	str	r3, [r7, #28]
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	2b00      	cmp	r3, #0
 8002440:	daea      	bge.n	8002418 <draw_fast_char+0x7c>
    for(int i=0; i < height; i++ ) {
 8002442:	6a3b      	ldr	r3, [r7, #32]
 8002444:	3301      	adds	r3, #1
 8002446:	623b      	str	r3, [r7, #32]
 8002448:	7ebb      	ldrb	r3, [r7, #26]
 800244a:	6a3a      	ldr	r2, [r7, #32]
 800244c:	429a      	cmp	r2, r3
 800244e:	dbd1      	blt.n	80023f4 <draw_fast_char+0x58>
        }
    }

    //Return CS to high
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8002450:	2201      	movs	r2, #1
 8002452:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002456:	4803      	ldr	r0, [pc, #12]	; (8002464 <draw_fast_char+0xc8>)
 8002458:	f002 f978 	bl	800474c <HAL_GPIO_WritePin>
}
 800245c:	bf00      	nop
 800245e:	3728      	adds	r7, #40	; 0x28
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	48000400 	.word	0x48000400
 8002468:	0800a5e0 	.word	0x0800a5e0

0800246c <draw_string>:

/*
 * Writes a string to the display as an array of chars at position x, y with
 * a given colour and size.
 */
void draw_string(unsigned int x, unsigned int y, unsigned int colour, char size, char *str) {
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	; 0x28
 8002470:	af02      	add	r7, sp, #8
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
 8002478:	70fb      	strb	r3, [r7, #3]

    //Work out the size of each character
    int char_width = size * 9;
 800247a:	78fa      	ldrb	r2, [r7, #3]
 800247c:	4613      	mov	r3, r2
 800247e:	00db      	lsls	r3, r3, #3
 8002480:	4413      	add	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
    //Iterate through each character in the string
    int counter = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	61fb      	str	r3, [r7, #28]
    while(str[counter] != '\0') {
 8002488:	e015      	b.n	80024b6 <draw_string+0x4a>
        //Calculate character position
        int char_pos = x + (counter * char_width);
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	fb02 f303 	mul.w	r3, r2, r3
 8002492:	461a      	mov	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	4413      	add	r3, r2
 8002498:	617b      	str	r3, [r7, #20]
        //Write char to the display
        draw_char(char_pos, y, str[counter], colour, size);
 800249a:	6978      	ldr	r0, [r7, #20]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024a0:	4413      	add	r3, r2
 80024a2:	781a      	ldrb	r2, [r3, #0]
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	9300      	str	r3, [sp, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68b9      	ldr	r1, [r7, #8]
 80024ac:	f7ff fefa 	bl	80022a4 <draw_char>
        //Next character
        counter++;
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	3301      	adds	r3, #1
 80024b4:	61fb      	str	r3, [r7, #28]
    while(str[counter] != '\0') {
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80024ba:	4413      	add	r3, r2
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1e3      	bne.n	800248a <draw_string+0x1e>
    }
}
 80024c2:	bf00      	nop
 80024c4:	bf00      	nop
 80024c6:	3720      	adds	r7, #32
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <draw_fast_string>:
 * Draws a string using the draw_fast_char() function.
 * This will not preserve any background image and so a custom background
 * colour should be provided.
 * NOTE: Can only be the regular sized font. No scaling.
 */
void draw_fast_string(unsigned int x, unsigned int y, unsigned int colour, unsigned int bg_colour, char *str) {
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b088      	sub	sp, #32
 80024d0:	af02      	add	r7, sp, #8
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]
    //Iterate through each character in the string
    int counter = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	617b      	str	r3, [r7, #20]
    while(str[counter] != '\0') {
 80024de:	e013      	b.n	8002508 <draw_fast_string+0x3c>
        //Write char to the display
        draw_fast_char(x + (counter * 9), y, str[counter], colour, bg_colour);
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	4613      	mov	r3, r2
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	4413      	add	r3, r2
 80024e8:	461a      	mov	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	18d0      	adds	r0, r2, r3
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	6a3a      	ldr	r2, [r7, #32]
 80024f2:	4413      	add	r3, r2
 80024f4:	781a      	ldrb	r2, [r3, #0]
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68b9      	ldr	r1, [r7, #8]
 80024fe:	f7ff ff4d 	bl	800239c <draw_fast_char>
        //Next character
        counter++;
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	3301      	adds	r3, #1
 8002506:	617b      	str	r3, [r7, #20]
    while(str[counter] != '\0') {
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	6a3a      	ldr	r2, [r7, #32]
 800250c:	4413      	add	r3, r2
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1e5      	bne.n	80024e0 <draw_fast_string+0x14>
    }
}
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	3718      	adds	r7, #24
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
	...

08002520 <draw_bitmap>:
 * Draws a bitmap by directly writing the byte stream to the LCD.
 *
 * So the scaling is done strangely here because writing individual pixels
 * has an overhead of 26 bytes each.
 */
void draw_bitmap(unsigned int x1, unsigned int y1, int scale, const unsigned int *bmp) {
 8002520:	b580      	push	{r7, lr}
 8002522:	b08e      	sub	sp, #56	; 0x38
 8002524:	af00      	add	r7, sp, #0
 8002526:	60f8      	str	r0, [r7, #12]
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
 800252c:	603b      	str	r3, [r7, #0]
	int width = bmp[0];
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	627b      	str	r3, [r7, #36]	; 0x24
	int height = bmp[1];
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	3304      	adds	r3, #4
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	623b      	str	r3, [r7, #32]
	unsigned int this_byte;
	int x2 = x1 + (width * scale);
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	687a      	ldr	r2, [r7, #4]
 8002540:	fb02 f303 	mul.w	r3, r2, r3
 8002544:	461a      	mov	r2, r3
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	4413      	add	r3, r2
 800254a:	61fb      	str	r3, [r7, #28]
	int y2 = y1 + (height * scale);
 800254c:	6a3b      	ldr	r3, [r7, #32]
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	fb02 f303 	mul.w	r3, r2, r3
 8002554:	461a      	mov	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	4413      	add	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]

	//Set the drawing region
	set_draw_window(x1, y1, x2 + scale - 2, y2);
 800255c:	69fa      	ldr	r2, [r7, #28]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4413      	add	r3, r2
 8002562:	3b02      	subs	r3, #2
 8002564:	461a      	mov	r2, r3
 8002566:	69bb      	ldr	r3, [r7, #24]
 8002568:	68b9      	ldr	r1, [r7, #8]
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f7ff fdf0 	bl	8002150 <set_draw_window>

	//We will do the SPI write manually here for speed
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8002570:	2201      	movs	r2, #1
 8002572:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002576:	4825      	ldr	r0, [pc, #148]	; (800260c <draw_bitmap+0xec>)
 8002578:	f002 f8e8 	bl	800474c <HAL_GPIO_WritePin>
	//CS low to begin data
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 800257c:	2200      	movs	r2, #0
 800257e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002582:	4822      	ldr	r0, [pc, #136]	; (800260c <draw_bitmap+0xec>)
 8002584:	f002 f8e2 	bl	800474c <HAL_GPIO_WritePin>

	//Write colour to each pixel
	for (int y = 0; y < height; y++) {
 8002588:	2300      	movs	r3, #0
 800258a:	637b      	str	r3, [r7, #52]	; 0x34
 800258c:	e02f      	b.n	80025ee <draw_bitmap+0xce>
		//this loop does the vertical axis scaling (two of each line))
		for (int sv = 0; sv < scale; sv++) {
 800258e:	2300      	movs	r3, #0
 8002590:	633b      	str	r3, [r7, #48]	; 0x30
 8002592:	e025      	b.n	80025e0 <draw_bitmap+0xc0>
			for (int x = 0; x < width; x++) {
 8002594:	2300      	movs	r3, #0
 8002596:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002598:	e01b      	b.n	80025d2 <draw_bitmap+0xb2>
				//Choose which byte to display depending on the screen orientation
				//NOTE: We add 2 bytes because of the first two bytes being dimension data in the array
				this_byte = bmp[(width * (y)) + x + 2];
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800259e:	fb03 f202 	mul.w	r2, r3, r2
 80025a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025a4:	4413      	add	r3, r2
 80025a6:	3302      	adds	r3, #2
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	683a      	ldr	r2, [r7, #0]
 80025ac:	4413      	add	r3, r2
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	617b      	str	r3, [r7, #20]

				//And this loop does the horizontal axis scale (three bytes per pixel))
				for (int sh = 0; sh < scale; sh++) {
 80025b2:	2300      	movs	r3, #0
 80025b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80025b6:	e005      	b.n	80025c4 <draw_bitmap+0xa4>
					parallel_write(this_byte);
 80025b8:	6978      	ldr	r0, [r7, #20]
 80025ba:	f7ff fc03 	bl	8001dc4 <parallel_write>
				for (int sh = 0; sh < scale; sh++) {
 80025be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c0:	3301      	adds	r3, #1
 80025c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80025c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	dbf5      	blt.n	80025b8 <draw_bitmap+0x98>
			for (int x = 0; x < width; x++) {
 80025cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ce:	3301      	adds	r3, #1
 80025d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80025d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d6:	429a      	cmp	r2, r3
 80025d8:	dbdf      	blt.n	800259a <draw_bitmap+0x7a>
		for (int sv = 0; sv < scale; sv++) {
 80025da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025dc:	3301      	adds	r3, #1
 80025de:	633b      	str	r3, [r7, #48]	; 0x30
 80025e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	dbd5      	blt.n	8002594 <draw_bitmap+0x74>
	for (int y = 0; y < height; y++) {
 80025e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ea:	3301      	adds	r3, #1
 80025ec:	637b      	str	r3, [r7, #52]	; 0x34
 80025ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025f0:	6a3b      	ldr	r3, [r7, #32]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	dbcb      	blt.n	800258e <draw_bitmap+0x6e>
			}
		}
	}

	//Return CS to high
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80025f6:	2201      	movs	r2, #1
 80025f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80025fc:	4803      	ldr	r0, [pc, #12]	; (800260c <draw_bitmap+0xec>)
 80025fe:	f002 f8a5 	bl	800474c <HAL_GPIO_WritePin>

}
 8002602:	bf00      	nop
 8002604:	3738      	adds	r7, #56	; 0x38
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	48000400 	.word	0x48000400

08002610 <fill_gradient>:
}

/**
 * Fills a rectangle with a gradient between two colours.
 */
void fill_gradient(int x1, int y1, int x2, int y2, unsigned int startColour, unsigned int endColour, Orientation orientation) {
 8002610:	b580      	push	{r7, lr}
 8002612:	b090      	sub	sp, #64	; 0x40
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	603b      	str	r3, [r7, #0]
	//Calculate each colour channel
	unsigned char rStart = (startColour >> 11) & 0x1F;
 800261e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002620:	0adb      	lsrs	r3, r3, #11
 8002622:	b2db      	uxtb	r3, r3
 8002624:	f003 031f 	and.w	r3, r3, #31
 8002628:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    unsigned char gStart = (startColour >> 5) & 0x3F;
 800262c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	b2db      	uxtb	r3, r3
 8002632:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002636:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    unsigned char bStart = (startColour) & 0x1F;
 800263a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800263c:	b2db      	uxtb	r3, r3
 800263e:	f003 031f 	and.w	r3, r3, #31
 8002642:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	unsigned char rEnd = (endColour >> 11) & 0x1F;
 8002646:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002648:	0adb      	lsrs	r3, r3, #11
 800264a:	b2db      	uxtb	r3, r3
 800264c:	f003 031f 	and.w	r3, r3, #31
 8002650:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    unsigned char gEnd = (endColour >> 5) & 0x3F;
 8002654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002656:	095b      	lsrs	r3, r3, #5
 8002658:	b2db      	uxtb	r3, r3
 800265a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800265e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    unsigned char bEnd = (endColour) & 0x1F;
 8002662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002664:	b2db      	uxtb	r3, r3
 8002666:	f003 031f 	and.w	r3, r3, #31
 800266a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	//Number of incremental steps are we doing
    //Depends on orientation
    int steps = 0;
 800266e:	2300      	movs	r3, #0
 8002670:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(orientation == HORIZONTAL)
 8002672:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002676:	2b00      	cmp	r3, #0
 8002678:	d103      	bne.n	8002682 <fill_gradient+0x72>
		steps = (x2 - x1);
 800267a:	687a      	ldr	r2, [r7, #4]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	63fb      	str	r3, [r7, #60]	; 0x3c
    if(orientation == VERTICAL)
 8002682:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002686:	2b01      	cmp	r3, #1
 8002688:	d103      	bne.n	8002692 <fill_gradient+0x82>
    	steps = (y2 - y1);
 800268a:	683a      	ldr	r2, [r7, #0]
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	63fb      	str	r3, [r7, #60]	; 0x3c

	//Calculate difference between each colour channel
	float dR = ((float)(rEnd - rStart) / steps);
 8002692:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002696:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	ee07 3a90 	vmov	s15, r3
 80026a0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026a6:	ee07 3a90 	vmov	s15, r3
 80026aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026b2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float dG = ((float)(gEnd - gStart) / steps);
 80026b6:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80026ba:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	ee07 3a90 	vmov	s15, r3
 80026c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026ca:	ee07 3a90 	vmov	s15, r3
 80026ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026d6:	edc7 7a08 	vstr	s15, [r7, #32]
	float dB = ((float)(bEnd - bStart) / steps);
 80026da:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80026de:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	ee07 3a90 	vmov	s15, r3
 80026e8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80026ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026ee:	ee07 3a90 	vmov	s15, r3
 80026f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026fa:	edc7 7a07 	vstr	s15, [r7, #28]

	//Figure out how often to change the colour
	unsigned int thisR = rStart;
 80026fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002702:	61bb      	str	r3, [r7, #24]
	unsigned int thisG = gStart;
 8002704:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002708:	617b      	str	r3, [r7, #20]
	unsigned int thisB = bStart;
 800270a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800270e:	613b      	str	r3, [r7, #16]

	//Doing a normal rectangle fill but we change the colour as we go
    //Set the drawing region
    set_draw_window(x1, y1, x2, y2);
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	68b9      	ldr	r1, [r7, #8]
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	f7ff fd1a 	bl	8002150 <set_draw_window>
    //CS low to begin data
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 800271c:	2201      	movs	r2, #1
 800271e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002722:	4857      	ldr	r0, [pc, #348]	; (8002880 <fill_gradient+0x270>)
 8002724:	f002 f812 	bl	800474c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8002728:	2200      	movs	r2, #0
 800272a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800272e:	4854      	ldr	r0, [pc, #336]	; (8002880 <fill_gradient+0x270>)
 8002730:	f002 f80c 	bl	800474c <HAL_GPIO_WritePin>

    //Write colour to each pixel
    unsigned int colour = startColour;
 8002734:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002736:	63bb      	str	r3, [r7, #56]	; 0x38
    for(int y = 0; y < y2-y1 ; y++) {
 8002738:	2300      	movs	r3, #0
 800273a:	637b      	str	r3, [r7, #52]	; 0x34
 800273c:	e08f      	b.n	800285e <fill_gradient+0x24e>
        for(int x = 0; x < x2-x1; x++) {
 800273e:	2300      	movs	r3, #0
 8002740:	633b      	str	r3, [r7, #48]	; 0x30
 8002742:	e044      	b.n	80027ce <fill_gradient+0x1be>
        	//Send them to the display
        	parallel_write(colour);
 8002744:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002746:	f7ff fb3d 	bl	8001dc4 <parallel_write>

        	//For a horizontal gradient, update on each X increment
            if(orientation == HORIZONTAL) {
 800274a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800274e:	2b00      	cmp	r3, #0
 8002750:	d13a      	bne.n	80027c8 <fill_gradient+0x1b8>
    			//Increment the colours
    			thisR = rStart + (int)(dR * x);
 8002752:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002756:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002758:	ee07 2a90 	vmov	s15, r2
 800275c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002760:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002768:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800276c:	ee17 2a90 	vmov	r2, s15
 8002770:	4413      	add	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
    			thisG = gStart + (int)(dG * x);
 8002774:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002778:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800277a:	ee07 2a90 	vmov	s15, r2
 800277e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002782:	edd7 7a08 	vldr	s15, [r7, #32]
 8002786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800278e:	ee17 2a90 	vmov	r2, s15
 8002792:	4413      	add	r3, r2
 8002794:	617b      	str	r3, [r7, #20]
    			thisB = bStart + (int)(dB * x);
 8002796:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800279a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800279c:	ee07 2a90 	vmov	s15, r2
 80027a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80027a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027b0:	ee17 2a90 	vmov	r2, s15
 80027b4:	4413      	add	r3, r2
 80027b6:	613b      	str	r3, [r7, #16]
    			//Combine them to RGB565
    			colour = (thisR << 11) | (thisG << 5) | (thisB);
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	02da      	lsls	r2, r3, #11
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	015b      	lsls	r3, r3, #5
 80027c0:	4313      	orrs	r3, r2
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	63bb      	str	r3, [r7, #56]	; 0x38
        for(int x = 0; x < x2-x1; x++) {
 80027c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027ca:	3301      	adds	r3, #1
 80027cc:	633b      	str	r3, [r7, #48]	; 0x30
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80027d6:	429a      	cmp	r2, r3
 80027d8:	dbb4      	blt.n	8002744 <fill_gradient+0x134>
            }

        }

        //For a vertical gradient, change on each Y increment
        if(orientation == VERTICAL) {
 80027da:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d13a      	bne.n	8002858 <fill_gradient+0x248>
			//Increment the colours
			thisR = rStart + (int)(dR * y);
 80027e2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80027e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027e8:	ee07 2a90 	vmov	s15, r2
 80027ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80027f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027fc:	ee17 2a90 	vmov	r2, s15
 8002800:	4413      	add	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
			thisG = gStart + (int)(dG * y);
 8002804:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002808:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800280a:	ee07 2a90 	vmov	s15, r2
 800280e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002812:	edd7 7a08 	vldr	s15, [r7, #32]
 8002816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800281e:	ee17 2a90 	vmov	r2, s15
 8002822:	4413      	add	r3, r2
 8002824:	617b      	str	r3, [r7, #20]
			thisB = bStart + (int)(dB * y);
 8002826:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800282a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800282c:	ee07 2a90 	vmov	s15, r2
 8002830:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002834:	edd7 7a07 	vldr	s15, [r7, #28]
 8002838:	ee67 7a27 	vmul.f32	s15, s14, s15
 800283c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002840:	ee17 2a90 	vmov	r2, s15
 8002844:	4413      	add	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
			//Combine them to RGB565
			colour = (thisR << 11) | (thisG << 5) | (thisB);
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	02da      	lsls	r2, r3, #11
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	015b      	lsls	r3, r3, #5
 8002850:	4313      	orrs	r3, r2
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4313      	orrs	r3, r2
 8002856:	63bb      	str	r3, [r7, #56]	; 0x38
    for(int y = 0; y < y2-y1 ; y++) {
 8002858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800285a:	3301      	adds	r3, #1
 800285c:	637b      	str	r3, [r7, #52]	; 0x34
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002866:	429a      	cmp	r2, r3
 8002868:	f6ff af69 	blt.w	800273e <fill_gradient+0x12e>
        }
    }

    //Return CS to high
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 800286c:	2201      	movs	r2, #1
 800286e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002872:	4803      	ldr	r0, [pc, #12]	; (8002880 <fill_gradient+0x270>)
 8002874:	f001 ff6a 	bl	800474c <HAL_GPIO_WritePin>
}
 8002878:	bf00      	nop
 800287a:	3740      	adds	r7, #64	; 0x40
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	48000400 	.word	0x48000400

08002884 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8002884:	b480      	push	{r7}
 8002886:	b085      	sub	sp, #20
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	4a07      	ldr	r2, [pc, #28]	; (80028b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8002894:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	4a06      	ldr	r2, [pc, #24]	; (80028b4 <vApplicationGetIdleTaskMemory+0x30>)
 800289a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2280      	movs	r2, #128	; 0x80
 80028a0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80028a2:	bf00      	nop
 80028a4:	3714      	adds	r7, #20
 80028a6:	46bd      	mov	sp, r7
 80028a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ac:	4770      	bx	lr
 80028ae:	bf00      	nop
 80028b0:	20004abc 	.word	0x20004abc
 80028b4:	20004b70 	.word	0x20004b70

080028b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028b8:	b5b0      	push	{r4, r5, r7, lr}
 80028ba:	b096      	sub	sp, #88	; 0x58
 80028bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028be:	f001 fb72 	bl	8003fa6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028c2:	f000 f861 	bl	8002988 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028c6:	f000 f981 	bl	8002bcc <MX_GPIO_Init>
  MX_I2C1_Init();
 80028ca:	f000 f8d1 	bl	8002a70 <MX_I2C1_Init>
  MX_SPI1_Init();
 80028ce:	f000 f90f 	bl	8002af0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80028d2:	f000 f94b 	bl	8002b6c <MX_USART1_UART_Init>
  MX_CRC_Init();
 80028d6:	f000 f8a9 	bl	8002a2c <MX_CRC_Init>
  /* USER CODE BEGIN 2 */

  //Turn the Power LED on
  HAL_GPIO_WritePin(PWR_LED_GPIO_Port, PWR_LED_Pin, GPIO_PIN_SET);
 80028da:	2201      	movs	r2, #1
 80028dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80028e0:	4821      	ldr	r0, [pc, #132]	; (8002968 <main+0xb0>)
 80028e2:	f001 ff33 	bl	800474c <HAL_GPIO_WritePin>

  //Initialise the display using the display manager
  DM_Init();
 80028e6:	f7fe f9ea 	bl	8000cbe <DM_Init>

  //Bring the CTP out of reset
  //Dont' forget that the top half of PORTC is used by the LCD Data
  HAL_GPIO_WritePin(CTP_RST_GPIO_Port, CTP_RST_Pin, GPIO_PIN_SET);
 80028ea:	2201      	movs	r2, #1
 80028ec:	2140      	movs	r1, #64	; 0x40
 80028ee:	481f      	ldr	r0, [pc, #124]	; (800296c <main+0xb4>)
 80028f0:	f001 ff2c 	bl	800474c <HAL_GPIO_WritePin>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 128);
 80028f4:	4b1e      	ldr	r3, [pc, #120]	; (8002970 <main+0xb8>)
 80028f6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80028fa:	461d      	mov	r5, r3
 80028fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002900:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002904:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002908:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800290c:	2100      	movs	r1, #0
 800290e:	4618      	mov	r0, r3
 8002910:	f005 fa1e 	bl	8007d50 <osThreadCreate>
 8002914:	4603      	mov	r3, r0
 8002916:	4a17      	ldr	r2, [pc, #92]	; (8002974 <main+0xbc>)
 8002918:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */

  //Task which handles switching screens
  osThreadDef(changeScreenTask, ChangeScreenTask, osPriorityNormal, 0, 512);
 800291a:	4b17      	ldr	r3, [pc, #92]	; (8002978 <main+0xc0>)
 800291c:	f107 0420 	add.w	r4, r7, #32
 8002920:	461d      	mov	r5, r3
 8002922:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002924:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002926:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800292a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  changeScreenTaskHandle = osThreadCreate(osThread(changeScreenTask), NULL);
 800292e:	f107 0320 	add.w	r3, r7, #32
 8002932:	2100      	movs	r1, #0
 8002934:	4618      	mov	r0, r3
 8002936:	f005 fa0b 	bl	8007d50 <osThreadCreate>
 800293a:	4603      	mov	r3, r0
 800293c:	4a0f      	ldr	r2, [pc, #60]	; (800297c <main+0xc4>)
 800293e:	6013      	str	r3, [r2, #0]
  //This task handles touching
  osThreadDef(touchTask, TouchTask, osPriorityNormal, 0, 512);
 8002940:	4b0f      	ldr	r3, [pc, #60]	; (8002980 <main+0xc8>)
 8002942:	1d3c      	adds	r4, r7, #4
 8002944:	461d      	mov	r5, r3
 8002946:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002948:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800294a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800294e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  touchTaskHandle = osThreadCreate(osThread(touchTask), NULL);
 8002952:	1d3b      	adds	r3, r7, #4
 8002954:	2100      	movs	r1, #0
 8002956:	4618      	mov	r0, r3
 8002958:	f005 f9fa 	bl	8007d50 <osThreadCreate>
 800295c:	4603      	mov	r3, r0
 800295e:	4a09      	ldr	r2, [pc, #36]	; (8002984 <main+0xcc>)
 8002960:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002962:	f005 f9ee 	bl	8007d42 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002966:	e7fe      	b.n	8002966 <main+0xae>
 8002968:	48000400 	.word	0x48000400
 800296c:	48000800 	.word	0x48000800
 8002970:	0800a368 	.word	0x0800a368
 8002974:	20004ed0 	.word	0x20004ed0
 8002978:	0800a384 	.word	0x0800a384
 800297c:	20004ed8 	.word	0x20004ed8
 8002980:	0800a3a0 	.word	0x0800a3a0
 8002984:	20004edc 	.word	0x20004edc

08002988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b096      	sub	sp, #88	; 0x58
 800298c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800298e:	f107 0314 	add.w	r3, r7, #20
 8002992:	2244      	movs	r2, #68	; 0x44
 8002994:	2100      	movs	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f006 ffda 	bl	8009950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800299c:	463b      	mov	r3, r7
 800299e:	2200      	movs	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]
 80029a2:	605a      	str	r2, [r3, #4]
 80029a4:	609a      	str	r2, [r3, #8]
 80029a6:	60da      	str	r2, [r3, #12]
 80029a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80029aa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80029ae:	f002 fccb 	bl	8005348 <HAL_PWREx_ControlVoltageScaling>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80029b8:	f000 fa4c 	bl	8002e54 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80029bc:	2302      	movs	r3, #2
 80029be:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80029c4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029c6:	2310      	movs	r3, #16
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029ca:	2302      	movs	r3, #2
 80029cc:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80029ce:	2302      	movs	r3, #2
 80029d0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80029d2:	2301      	movs	r3, #1
 80029d4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80029d6:	230a      	movs	r3, #10
 80029d8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80029da:	2307      	movs	r3, #7
 80029dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80029de:	2302      	movs	r3, #2
 80029e0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80029e2:	2302      	movs	r3, #2
 80029e4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029e6:	f107 0314 	add.w	r3, r7, #20
 80029ea:	4618      	mov	r0, r3
 80029ec:	f002 fd02 	bl	80053f4 <HAL_RCC_OscConfig>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d001      	beq.n	80029fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80029f6:	f000 fa2d 	bl	8002e54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80029fa:	230f      	movs	r3, #15
 80029fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80029fe:	2303      	movs	r3, #3
 8002a00:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a02:	2300      	movs	r3, #0
 8002a04:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002a0e:	463b      	mov	r3, r7
 8002a10:	2104      	movs	r1, #4
 8002a12:	4618      	mov	r0, r3
 8002a14:	f003 f8ca 	bl	8005bac <HAL_RCC_ClockConfig>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002a1e:	f000 fa19 	bl	8002e54 <Error_Handler>
  }
}
 8002a22:	bf00      	nop
 8002a24:	3758      	adds	r7, #88	; 0x58
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
	...

08002a2c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002a30:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <MX_CRC_Init+0x3c>)
 8002a32:	4a0e      	ldr	r2, [pc, #56]	; (8002a6c <MX_CRC_Init+0x40>)
 8002a34:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8002a36:	4b0c      	ldr	r3, [pc, #48]	; (8002a68 <MX_CRC_Init+0x3c>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002a3c:	4b0a      	ldr	r3, [pc, #40]	; (8002a68 <MX_CRC_Init+0x3c>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8002a42:	4b09      	ldr	r3, [pc, #36]	; (8002a68 <MX_CRC_Init+0x3c>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002a48:	4b07      	ldr	r3, [pc, #28]	; (8002a68 <MX_CRC_Init+0x3c>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002a4e:	4b06      	ldr	r3, [pc, #24]	; (8002a68 <MX_CRC_Init+0x3c>)
 8002a50:	2201      	movs	r2, #1
 8002a52:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002a54:	4804      	ldr	r0, [pc, #16]	; (8002a68 <MX_CRC_Init+0x3c>)
 8002a56:	f001 fbe5 	bl	8004224 <HAL_CRC_Init>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d001      	beq.n	8002a64 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8002a60:	f000 f9f8 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002a64:	bf00      	nop
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	20004d70 	.word	0x20004d70
 8002a6c:	40023000 	.word	0x40023000

08002a70 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002a74:	4b1b      	ldr	r3, [pc, #108]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002a76:	4a1c      	ldr	r2, [pc, #112]	; (8002ae8 <MX_I2C1_Init+0x78>)
 8002a78:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8002a7a:	4b1a      	ldr	r3, [pc, #104]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002a7c:	4a1b      	ldr	r2, [pc, #108]	; (8002aec <MX_I2C1_Init+0x7c>)
 8002a7e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002a80:	4b18      	ldr	r3, [pc, #96]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002a86:	4b17      	ldr	r3, [pc, #92]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002a88:	2201      	movs	r2, #1
 8002a8a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002a8c:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002a92:	4b14      	ldr	r3, [pc, #80]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002a98:	4b12      	ldr	r3, [pc, #72]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a9e:	4b11      	ldr	r3, [pc, #68]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002aa4:	4b0f      	ldr	r3, [pc, #60]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002aaa:	480e      	ldr	r0, [pc, #56]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002aac:	f001 fea3 	bl	80047f6 <HAL_I2C_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ab6:	f000 f9cd 	bl	8002e54 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002aba:	2100      	movs	r1, #0
 8002abc:	4809      	ldr	r0, [pc, #36]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002abe:	f002 fb9d 	bl	80051fc <HAL_I2CEx_ConfigAnalogFilter>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ac8:	f000 f9c4 	bl	8002e54 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002acc:	2100      	movs	r1, #0
 8002ace:	4805      	ldr	r0, [pc, #20]	; (8002ae4 <MX_I2C1_Init+0x74>)
 8002ad0:	f002 fbdf 	bl	8005292 <HAL_I2CEx_ConfigDigitalFilter>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002ada:	f000 f9bb 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20004d94 	.word	0x20004d94
 8002ae8:	40005400 	.word	0x40005400
 8002aec:	10909cec 	.word	0x10909cec

08002af0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002af4:	4b1b      	ldr	r3, [pc, #108]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002af6:	4a1c      	ldr	r2, [pc, #112]	; (8002b68 <MX_SPI1_Init+0x78>)
 8002af8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002afa:	4b1a      	ldr	r3, [pc, #104]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002afc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002b00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002b02:	4b18      	ldr	r3, [pc, #96]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8002b08:	4b16      	ldr	r3, [pc, #88]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b0a:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002b0e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b10:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b16:	4b13      	ldr	r3, [pc, #76]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002b1c:	4b11      	ldr	r3, [pc, #68]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b22:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b24:	4b0f      	ldr	r3, [pc, #60]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b2a:	4b0e      	ldr	r3, [pc, #56]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b30:	4b0c      	ldr	r3, [pc, #48]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b36:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002b3c:	4b09      	ldr	r3, [pc, #36]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b3e:	2207      	movs	r2, #7
 8002b40:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002b42:	4b08      	ldr	r3, [pc, #32]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b48:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b4a:	2208      	movs	r2, #8
 8002b4c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002b4e:	4805      	ldr	r0, [pc, #20]	; (8002b64 <MX_SPI1_Init+0x74>)
 8002b50:	f003 ff3e 	bl	80069d0 <HAL_SPI_Init>
 8002b54:	4603      	mov	r3, r0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d001      	beq.n	8002b5e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002b5a:	f000 f97b 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002b5e:	bf00      	nop
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20004de8 	.word	0x20004de8
 8002b68:	40013000 	.word	0x40013000

08002b6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b70:	4b14      	ldr	r3, [pc, #80]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b72:	4a15      	ldr	r2, [pc, #84]	; (8002bc8 <MX_USART1_UART_Init+0x5c>)
 8002b74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002b76:	4b13      	ldr	r3, [pc, #76]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b78:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002b7c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b7e:	4b11      	ldr	r3, [pc, #68]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b84:	4b0f      	ldr	r3, [pc, #60]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b8a:	4b0e      	ldr	r3, [pc, #56]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b90:	4b0c      	ldr	r3, [pc, #48]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b92:	220c      	movs	r2, #12
 8002b94:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b96:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b9c:	4b09      	ldr	r3, [pc, #36]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ba2:	4b08      	ldr	r3, [pc, #32]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002ba8:	4b06      	ldr	r3, [pc, #24]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002bae:	4805      	ldr	r0, [pc, #20]	; (8002bc4 <MX_USART1_UART_Init+0x58>)
 8002bb0:	f004 fa82 	bl	80070b8 <HAL_UART_Init>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002bba:	f000 f94b 	bl	8002e54 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20004e4c 	.word	0x20004e4c
 8002bc8:	40013800 	.word	0x40013800

08002bcc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd2:	f107 030c 	add.w	r3, r7, #12
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	609a      	str	r2, [r3, #8]
 8002bde:	60da      	str	r2, [r3, #12]
 8002be0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002be2:	4b47      	ldr	r3, [pc, #284]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002be6:	4a46      	ldr	r2, [pc, #280]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002be8:	f043 0304 	orr.w	r3, r3, #4
 8002bec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bee:	4b44      	ldr	r3, [pc, #272]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf2:	f003 0304 	and.w	r3, r3, #4
 8002bf6:	60bb      	str	r3, [r7, #8]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfa:	4b41      	ldr	r3, [pc, #260]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bfe:	4a40      	ldr	r2, [pc, #256]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002c00:	f043 0301 	orr.w	r3, r3, #1
 8002c04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c06:	4b3e      	ldr	r3, [pc, #248]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002c08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0a:	f003 0301 	and.w	r3, r3, #1
 8002c0e:	607b      	str	r3, [r7, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c12:	4b3b      	ldr	r3, [pc, #236]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002c14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c16:	4a3a      	ldr	r2, [pc, #232]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002c18:	f043 0302 	orr.w	r3, r3, #2
 8002c1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c1e:	4b38      	ldr	r3, [pc, #224]	; (8002d00 <MX_GPIO_Init+0x134>)
 8002c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	603b      	str	r3, [r7, #0]
 8002c28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD13_Pin|LCD14_Pin|LCD15_Pin|W25Q128_CS_Pin
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f64f 7120 	movw	r1, #65312	; 0xff20
 8002c30:	4834      	ldr	r0, [pc, #208]	; (8002d04 <MX_GPIO_Init+0x138>)
 8002c32:	f001 fd8b 	bl	800474c <HAL_GPIO_WritePin>
                          |LCD8_Pin|LCD9_Pin|LCD10_Pin|LCD11_Pin
                          |LCD12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIO3_Pin|DIO4_Pin|DIO5_Pin|DIO6_Pin
 8002c36:	2200      	movs	r2, #0
 8002c38:	f64f 711f 	movw	r1, #65311	; 0xff1f
 8002c3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c40:	f001 fd84 	bl	800474c <HAL_GPIO_WritePin>
                          |DIO7_Pin|LCD0_Pin|LCD1_Pin|LCD2_Pin
                          |LCD3_Pin|LCD4_Pin|LCD5_Pin|LCD6_Pin
                          |LCD7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIO0_Pin|DIO1_Pin|DIO2_Pin|PWR_LED_Pin
 8002c44:	2200      	movs	r2, #0
 8002c46:	f64f 413f 	movw	r1, #64575	; 0xfc3f
 8002c4a:	482f      	ldr	r0, [pc, #188]	; (8002d08 <MX_GPIO_Init+0x13c>)
 8002c4c:	f001 fd7e 	bl	800474c <HAL_GPIO_WritePin>
                          |LCD_RD_Pin|LCD_WR_Pin|LCD_RST_Pin|LCD_D_C_Pin
                          |LCD_CS_Pin|DIO8_Pin|DIO9_Pin|DIO10_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTP_RST_GPIO_Port, CTP_RST_Pin, GPIO_PIN_SET);
 8002c50:	2201      	movs	r2, #1
 8002c52:	2140      	movs	r1, #64	; 0x40
 8002c54:	482b      	ldr	r0, [pc, #172]	; (8002d04 <MX_GPIO_Init+0x138>)
 8002c56:	f001 fd79 	bl	800474c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD13_Pin LCD14_Pin LCD15_Pin W25Q128_CS_Pin
                           CTP_RST_Pin LCD8_Pin LCD9_Pin LCD10_Pin
                           LCD11_Pin LCD12_Pin */
  GPIO_InitStruct.Pin = LCD13_Pin|LCD14_Pin|LCD15_Pin|W25Q128_CS_Pin
 8002c5a:	f64f 7360 	movw	r3, #65376	; 0xff60
 8002c5e:	60fb      	str	r3, [r7, #12]
                          |CTP_RST_Pin|LCD8_Pin|LCD9_Pin|LCD10_Pin
                          |LCD11_Pin|LCD12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c60:	2301      	movs	r3, #1
 8002c62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c6c:	f107 030c 	add.w	r3, r7, #12
 8002c70:	4619      	mov	r1, r3
 8002c72:	4824      	ldr	r0, [pc, #144]	; (8002d04 <MX_GPIO_Init+0x138>)
 8002c74:	f001 fbc0 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW_UP_Pin SW_DOWN_Pin SW_LEFT_Pin SW_MIDDLE_Pin
                           SW_RIGHT_Pin */
  GPIO_InitStruct.Pin = SW_UP_Pin|SW_DOWN_Pin|SW_LEFT_Pin|SW_MIDDLE_Pin
 8002c78:	231f      	movs	r3, #31
 8002c7a:	60fb      	str	r3, [r7, #12]
                          |SW_RIGHT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c80:	2300      	movs	r3, #0
 8002c82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c84:	f107 030c 	add.w	r3, r7, #12
 8002c88:	4619      	mov	r1, r3
 8002c8a:	481e      	ldr	r0, [pc, #120]	; (8002d04 <MX_GPIO_Init+0x138>)
 8002c8c:	f001 fbb4 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO3_Pin DIO4_Pin DIO5_Pin DIO6_Pin
                           DIO7_Pin LCD0_Pin LCD1_Pin LCD2_Pin
                           LCD3_Pin LCD4_Pin LCD5_Pin LCD6_Pin
                           LCD7_Pin */
  GPIO_InitStruct.Pin = DIO3_Pin|DIO4_Pin|DIO5_Pin|DIO6_Pin
 8002c90:	f64f 731f 	movw	r3, #65311	; 0xff1f
 8002c94:	60fb      	str	r3, [r7, #12]
                          |DIO7_Pin|LCD0_Pin|LCD1_Pin|LCD2_Pin
                          |LCD3_Pin|LCD4_Pin|LCD5_Pin|LCD6_Pin
                          |LCD7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c96:	2301      	movs	r3, #1
 8002c98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca2:	f107 030c 	add.w	r3, r7, #12
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cac:	f001 fba4 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin DIO1_Pin DIO2_Pin PWR_LED_Pin
                           LCD_RD_Pin LCD_WR_Pin LCD_RST_Pin LCD_D_C_Pin
                           LCD_CS_Pin DIO8_Pin DIO9_Pin DIO10_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|DIO1_Pin|DIO2_Pin|PWR_LED_Pin
 8002cb0:	f64f 433f 	movw	r3, #64575	; 0xfc3f
 8002cb4:	60fb      	str	r3, [r7, #12]
                          |LCD_RD_Pin|LCD_WR_Pin|LCD_RST_Pin|LCD_D_C_Pin
                          |LCD_CS_Pin|DIO8_Pin|DIO9_Pin|DIO10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc2:	f107 030c 	add.w	r3, r7, #12
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	480f      	ldr	r0, [pc, #60]	; (8002d08 <MX_GPIO_Init+0x13c>)
 8002cca:	f001 fb95 	bl	80043f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8002cce:	2380      	movs	r3, #128	; 0x80
 8002cd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002cd2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002cd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8002cdc:	f107 030c 	add.w	r3, r7, #12
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4808      	ldr	r0, [pc, #32]	; (8002d04 <MX_GPIO_Init+0x138>)
 8002ce4:	f001 fb88 	bl	80043f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002ce8:	2200      	movs	r2, #0
 8002cea:	2105      	movs	r1, #5
 8002cec:	2017      	movs	r0, #23
 8002cee:	f001 fa6f 	bl	80041d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002cf2:	2017      	movs	r0, #23
 8002cf4:	f001 fa88 	bl	8004208 <HAL_NVIC_EnableIRQ>

}
 8002cf8:	bf00      	nop
 8002cfa:	3720      	adds	r7, #32
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	40021000 	.word	0x40021000
 8002d04:	48000800 	.word	0x48000800
 8002d08:	48000400 	.word	0x48000400

08002d0c <ChangeScreenTask>:

/**
 * Function which receives signals, usually from button callbacks, and changes
 * the display to the desired screen.
 */
void ChangeScreenTask(void const * arguments) {
 8002d0c:	b5b0      	push	{r4, r5, r7, lr}
 8002d0e:	b09a      	sub	sp, #104	; 0x68
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]

	//Any screens you want to display
	osThreadDef(deviceTestTask, DeviceTestTask, osPriorityNormal, 0, 1024);
 8002d14:	4b2a      	ldr	r3, [pc, #168]	; (8002dc0 <ChangeScreenTask+0xb4>)
 8002d16:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8002d1a:	461d      	mov	r5, r3
 8002d1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d20:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002d24:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadDef(mainMenuTask, MainMenuTask, osPriorityNormal, 0, 512);
 8002d28:	4b26      	ldr	r3, [pc, #152]	; (8002dc4 <ChangeScreenTask+0xb8>)
 8002d2a:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8002d2e:	461d      	mov	r5, r3
 8002d30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d34:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002d38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	osThreadDef(splashScreenTask, SplashScreenTask, osPriorityNormal, 0, 256);
 8002d3c:	4b22      	ldr	r3, [pc, #136]	; (8002dc8 <ChangeScreenTask+0xbc>)
 8002d3e:	f107 0410 	add.w	r4, r7, #16
 8002d42:	461d      	mov	r5, r3
 8002d44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002d4c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	//Initial entry screen
	currentScreenHandle = osThreadCreate(osThread(splashScreenTask), NULL);
 8002d50:	f107 0310 	add.w	r3, r7, #16
 8002d54:	2100      	movs	r1, #0
 8002d56:	4618      	mov	r0, r3
 8002d58:	f004 fffa 	bl	8007d50 <osThreadCreate>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	4a1b      	ldr	r2, [pc, #108]	; (8002dcc <ChangeScreenTask+0xc0>)
 8002d60:	6013      	str	r3, [r2, #0]

	int signal = 0;
 8002d62:	2300      	movs	r3, #0
 8002d64:	60fb      	str	r3, [r7, #12]
	int event;
	while(1) {
			event = xTaskNotifyWait(0x00, 0xFFFF, &signal, 0);
 8002d66:	f107 020c 	add.w	r2, r7, #12
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002d70:	2000      	movs	r0, #0
 8002d72:	f005 ff0f 	bl	8008b94 <xTaskNotifyWait>
 8002d76:	6678      	str	r0, [r7, #100]	; 0x64

			if(event == pdTRUE) {
 8002d78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d1f3      	bne.n	8002d66 <ChangeScreenTask+0x5a>

				//Clear the display elements
				DM_Clear();
 8002d7e:	f7fe f895 	bl	8000eac <DM_Clear>

				//End the current screen thread
				osThreadTerminate(currentScreenHandle);
 8002d82:	4b12      	ldr	r3, [pc, #72]	; (8002dcc <ChangeScreenTask+0xc0>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4618      	mov	r0, r3
 8002d88:	f005 f82e 	bl	8007de8 <osThreadTerminate>

				//Load the desired screen
				if(signal == MAIN_MENU)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d108      	bne.n	8002da4 <ChangeScreenTask+0x98>
					currentScreenHandle = osThreadCreate(osThread(mainMenuTask), NULL);
 8002d92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002d96:	2100      	movs	r1, #0
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f004 ffd9 	bl	8007d50 <osThreadCreate>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	4a0a      	ldr	r2, [pc, #40]	; (8002dcc <ChangeScreenTask+0xc0>)
 8002da2:	6013      	str	r3, [r2, #0]

				if(signal == DEVICE_TEST)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1dd      	bne.n	8002d66 <ChangeScreenTask+0x5a>
					currentScreenHandle = osThreadCreate(osThread(deviceTestTask), NULL);
 8002daa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002dae:	2100      	movs	r1, #0
 8002db0:	4618      	mov	r0, r3
 8002db2:	f004 ffcd 	bl	8007d50 <osThreadCreate>
 8002db6:	4603      	mov	r3, r0
 8002db8:	4a04      	ldr	r2, [pc, #16]	; (8002dcc <ChangeScreenTask+0xc0>)
 8002dba:	6013      	str	r3, [r2, #0]
			event = xTaskNotifyWait(0x00, 0xFFFF, &signal, 0);
 8002dbc:	e7d3      	b.n	8002d66 <ChangeScreenTask+0x5a>
 8002dbe:	bf00      	nop
 8002dc0:	0800a3bc 	.word	0x0800a3bc
 8002dc4:	0800a3d8 	.word	0x0800a3d8
 8002dc8:	0800a3f4 	.word	0x0800a3f4
 8002dcc:	20004ed4 	.word	0x20004ed4

08002dd0 <TouchTask>:
}

/**
 * Handles touch events and reports them to the display manager.
 */
void TouchTask(void const * argument) {
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	; 0x28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
	osEvent evt;
	int  pressId = -1;
 8002dd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24
	struct Touch touch;

	for(;;) {
	    // wait for a signal
	    evt = osSignalWait(0x01, 0);
 8002dde:	f107 0318 	add.w	r3, r7, #24
 8002de2:	2200      	movs	r2, #0
 8002de4:	2101      	movs	r1, #1
 8002de6:	4618      	mov	r0, r3
 8002de8:	f005 f85e 	bl	8007ea8 <osSignalWait>
	    if (evt.status == osEventSignal)  {
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d1f5      	bne.n	8002dde <TouchTask+0xe>

	    	//Get the most recent touch point
	    	touch = FT5446_getTouch();
 8002df2:	f107 030c 	add.w	r3, r7, #12
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7fe ffa6 	bl	8001d48 <FT5446_getTouch>

	    	//Envoke the pressed element
			pressId = DM_Do_Press(touch);
 8002dfc:	f107 030c 	add.w	r3, r7, #12
 8002e00:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002e04:	f7fe f9a4 	bl	8001150 <DM_Do_Press>
 8002e08:	6278      	str	r0, [r7, #36]	; 0x24
	    evt = osSignalWait(0x01, 0);
 8002e0a:	e7e8      	b.n	8002dde <TouchTask+0xe>

08002e0c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  //Do a display refresh
		DM_Draw();
 8002e14:	f7fd ff5c 	bl	8000cd0 <DM_Draw>
		HAL_GPIO_TogglePin(PWR_LED_GPIO_Port, PWR_LED_Pin);
 8002e18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e1c:	4803      	ldr	r0, [pc, #12]	; (8002e2c <StartDefaultTask+0x20>)
 8002e1e:	f001 fcad 	bl	800477c <HAL_GPIO_TogglePin>
		osDelay(100);
 8002e22:	2064      	movs	r0, #100	; 0x64
 8002e24:	f004 ffec 	bl	8007e00 <osDelay>
		DM_Draw();
 8002e28:	e7f4      	b.n	8002e14 <StartDefaultTask+0x8>
 8002e2a:	bf00      	nop
 8002e2c:	48000400 	.word	0x48000400

08002e30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b082      	sub	sp, #8
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a04      	ldr	r2, [pc, #16]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d101      	bne.n	8002e46 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002e42:	f001 f8c9 	bl	8003fd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002e46:	bf00      	nop
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40012c00 	.word	0x40012c00

08002e54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e58:	b672      	cpsid	i
}
 8002e5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e5c:	e7fe      	b.n	8002e5c <Error_Handler+0x8>
	...

08002e60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e66:	4b11      	ldr	r3, [pc, #68]	; (8002eac <HAL_MspInit+0x4c>)
 8002e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e6a:	4a10      	ldr	r2, [pc, #64]	; (8002eac <HAL_MspInit+0x4c>)
 8002e6c:	f043 0301 	orr.w	r3, r3, #1
 8002e70:	6613      	str	r3, [r2, #96]	; 0x60
 8002e72:	4b0e      	ldr	r3, [pc, #56]	; (8002eac <HAL_MspInit+0x4c>)
 8002e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	607b      	str	r3, [r7, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e7e:	4b0b      	ldr	r3, [pc, #44]	; (8002eac <HAL_MspInit+0x4c>)
 8002e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e82:	4a0a      	ldr	r2, [pc, #40]	; (8002eac <HAL_MspInit+0x4c>)
 8002e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e88:	6593      	str	r3, [r2, #88]	; 0x58
 8002e8a:	4b08      	ldr	r3, [pc, #32]	; (8002eac <HAL_MspInit+0x4c>)
 8002e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e92:	603b      	str	r3, [r7, #0]
 8002e94:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002e96:	2200      	movs	r2, #0
 8002e98:	210f      	movs	r1, #15
 8002e9a:	f06f 0001 	mvn.w	r0, #1
 8002e9e:	f001 f997 	bl	80041d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	40021000 	.word	0x40021000

08002eb0 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a0a      	ldr	r2, [pc, #40]	; (8002ee8 <HAL_CRC_MspInit+0x38>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d10b      	bne.n	8002eda <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002ec2:	4b0a      	ldr	r3, [pc, #40]	; (8002eec <HAL_CRC_MspInit+0x3c>)
 8002ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ec6:	4a09      	ldr	r2, [pc, #36]	; (8002eec <HAL_CRC_MspInit+0x3c>)
 8002ec8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ecc:	6493      	str	r3, [r2, #72]	; 0x48
 8002ece:	4b07      	ldr	r3, [pc, #28]	; (8002eec <HAL_CRC_MspInit+0x3c>)
 8002ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ed2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ed6:	60fb      	str	r3, [r7, #12]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002eda:	bf00      	nop
 8002edc:	3714      	adds	r7, #20
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
 8002ee6:	bf00      	nop
 8002ee8:	40023000 	.word	0x40023000
 8002eec:	40021000 	.word	0x40021000

08002ef0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b0ac      	sub	sp, #176	; 0xb0
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
 8002f00:	605a      	str	r2, [r3, #4]
 8002f02:	609a      	str	r2, [r3, #8]
 8002f04:	60da      	str	r2, [r3, #12]
 8002f06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f08:	f107 0314 	add.w	r3, r7, #20
 8002f0c:	2288      	movs	r2, #136	; 0x88
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4618      	mov	r0, r3
 8002f12:	f006 fd1d 	bl	8009950 <memset>
  if(hi2c->Instance==I2C1)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a21      	ldr	r2, [pc, #132]	; (8002fa0 <HAL_I2C_MspInit+0xb0>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d13b      	bne.n	8002f98 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002f20:	2340      	movs	r3, #64	; 0x40
 8002f22:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002f24:	2300      	movs	r3, #0
 8002f26:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f28:	f107 0314 	add.w	r3, r7, #20
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f003 f893 	bl	8006058 <HAL_RCCEx_PeriphCLKConfig>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d001      	beq.n	8002f3c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002f38:	f7ff ff8c 	bl	8002e54 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3c:	4b19      	ldr	r3, [pc, #100]	; (8002fa4 <HAL_I2C_MspInit+0xb4>)
 8002f3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f40:	4a18      	ldr	r2, [pc, #96]	; (8002fa4 <HAL_I2C_MspInit+0xb4>)
 8002f42:	f043 0302 	orr.w	r3, r3, #2
 8002f46:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002f48:	4b16      	ldr	r3, [pc, #88]	; (8002fa4 <HAL_I2C_MspInit+0xb4>)
 8002f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f4c:	f003 0302 	and.w	r3, r3, #2
 8002f50:	613b      	str	r3, [r7, #16]
 8002f52:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f54:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f58:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f5c:	2312      	movs	r3, #18
 8002f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f62:	2300      	movs	r3, #0
 8002f64:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f6e:	2304      	movs	r3, #4
 8002f70:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f74:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002f78:	4619      	mov	r1, r3
 8002f7a:	480b      	ldr	r0, [pc, #44]	; (8002fa8 <HAL_I2C_MspInit+0xb8>)
 8002f7c:	f001 fa3c 	bl	80043f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f80:	4b08      	ldr	r3, [pc, #32]	; (8002fa4 <HAL_I2C_MspInit+0xb4>)
 8002f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f84:	4a07      	ldr	r2, [pc, #28]	; (8002fa4 <HAL_I2C_MspInit+0xb4>)
 8002f86:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f8a:	6593      	str	r3, [r2, #88]	; 0x58
 8002f8c:	4b05      	ldr	r3, [pc, #20]	; (8002fa4 <HAL_I2C_MspInit+0xb4>)
 8002f8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f94:	60fb      	str	r3, [r7, #12]
 8002f96:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f98:	bf00      	nop
 8002f9a:	37b0      	adds	r7, #176	; 0xb0
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	40005400 	.word	0x40005400
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	48000400 	.word	0x48000400

08002fac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b08a      	sub	sp, #40	; 0x28
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb4:	f107 0314 	add.w	r3, r7, #20
 8002fb8:	2200      	movs	r2, #0
 8002fba:	601a      	str	r2, [r3, #0]
 8002fbc:	605a      	str	r2, [r3, #4]
 8002fbe:	609a      	str	r2, [r3, #8]
 8002fc0:	60da      	str	r2, [r3, #12]
 8002fc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a17      	ldr	r2, [pc, #92]	; (8003028 <HAL_SPI_MspInit+0x7c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d128      	bne.n	8003020 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002fce:	4b17      	ldr	r3, [pc, #92]	; (800302c <HAL_SPI_MspInit+0x80>)
 8002fd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fd2:	4a16      	ldr	r2, [pc, #88]	; (800302c <HAL_SPI_MspInit+0x80>)
 8002fd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002fd8:	6613      	str	r3, [r2, #96]	; 0x60
 8002fda:	4b14      	ldr	r3, [pc, #80]	; (800302c <HAL_SPI_MspInit+0x80>)
 8002fdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fde:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fe2:	613b      	str	r3, [r7, #16]
 8002fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe6:	4b11      	ldr	r3, [pc, #68]	; (800302c <HAL_SPI_MspInit+0x80>)
 8002fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fea:	4a10      	ldr	r2, [pc, #64]	; (800302c <HAL_SPI_MspInit+0x80>)
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ff2:	4b0e      	ldr	r3, [pc, #56]	; (800302c <HAL_SPI_MspInit+0x80>)
 8002ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002ffe:	23e0      	movs	r3, #224	; 0xe0
 8003000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003002:	2302      	movs	r3, #2
 8003004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800300a:	2303      	movs	r3, #3
 800300c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800300e:	2305      	movs	r3, #5
 8003010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003012:	f107 0314 	add.w	r3, r7, #20
 8003016:	4619      	mov	r1, r3
 8003018:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800301c:	f001 f9ec 	bl	80043f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003020:	bf00      	nop
 8003022:	3728      	adds	r7, #40	; 0x28
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	40013000 	.word	0x40013000
 800302c:	40021000 	.word	0x40021000

08003030 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b0ac      	sub	sp, #176	; 0xb0
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003038:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	609a      	str	r2, [r3, #8]
 8003044:	60da      	str	r2, [r3, #12]
 8003046:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003048:	f107 0314 	add.w	r3, r7, #20
 800304c:	2288      	movs	r2, #136	; 0x88
 800304e:	2100      	movs	r1, #0
 8003050:	4618      	mov	r0, r3
 8003052:	f006 fc7d 	bl	8009950 <memset>
  if(huart->Instance==USART1)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a21      	ldr	r2, [pc, #132]	; (80030e0 <HAL_UART_MspInit+0xb0>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d13a      	bne.n	80030d6 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003060:	2301      	movs	r3, #1
 8003062:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003064:	2300      	movs	r3, #0
 8003066:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003068:	f107 0314 	add.w	r3, r7, #20
 800306c:	4618      	mov	r0, r3
 800306e:	f002 fff3 	bl	8006058 <HAL_RCCEx_PeriphCLKConfig>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003078:	f7ff feec 	bl	8002e54 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800307c:	4b19      	ldr	r3, [pc, #100]	; (80030e4 <HAL_UART_MspInit+0xb4>)
 800307e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003080:	4a18      	ldr	r2, [pc, #96]	; (80030e4 <HAL_UART_MspInit+0xb4>)
 8003082:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003086:	6613      	str	r3, [r2, #96]	; 0x60
 8003088:	4b16      	ldr	r3, [pc, #88]	; (80030e4 <HAL_UART_MspInit+0xb4>)
 800308a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800308c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003090:	613b      	str	r3, [r7, #16]
 8003092:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003094:	4b13      	ldr	r3, [pc, #76]	; (80030e4 <HAL_UART_MspInit+0xb4>)
 8003096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003098:	4a12      	ldr	r2, [pc, #72]	; (80030e4 <HAL_UART_MspInit+0xb4>)
 800309a:	f043 0302 	orr.w	r3, r3, #2
 800309e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030a0:	4b10      	ldr	r3, [pc, #64]	; (80030e4 <HAL_UART_MspInit+0xb4>)
 80030a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a4:	f003 0302 	and.w	r3, r3, #2
 80030a8:	60fb      	str	r3, [r7, #12]
 80030aa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030ac:	23c0      	movs	r3, #192	; 0xc0
 80030ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b2:	2302      	movs	r3, #2
 80030b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030be:	2303      	movs	r3, #3
 80030c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80030c4:	2307      	movs	r3, #7
 80030c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80030ce:	4619      	mov	r1, r3
 80030d0:	4805      	ldr	r0, [pc, #20]	; (80030e8 <HAL_UART_MspInit+0xb8>)
 80030d2:	f001 f991 	bl	80043f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80030d6:	bf00      	nop
 80030d8:	37b0      	adds	r7, #176	; 0xb0
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40013800 	.word	0x40013800
 80030e4:	40021000 	.word	0x40021000
 80030e8:	48000400 	.word	0x48000400

080030ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b08c      	sub	sp, #48	; 0x30
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80030f4:	2300      	movs	r3, #0
 80030f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80030fa:	4b2e      	ldr	r3, [pc, #184]	; (80031b4 <HAL_InitTick+0xc8>)
 80030fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030fe:	4a2d      	ldr	r2, [pc, #180]	; (80031b4 <HAL_InitTick+0xc8>)
 8003100:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003104:	6613      	str	r3, [r2, #96]	; 0x60
 8003106:	4b2b      	ldr	r3, [pc, #172]	; (80031b4 <HAL_InitTick+0xc8>)
 8003108:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800310a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800310e:	60bb      	str	r3, [r7, #8]
 8003110:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003112:	f107 020c 	add.w	r2, r7, #12
 8003116:	f107 0310 	add.w	r3, r7, #16
 800311a:	4611      	mov	r1, r2
 800311c:	4618      	mov	r0, r3
 800311e:	f002 ff09 	bl	8005f34 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003122:	f002 fef1 	bl	8005f08 <HAL_RCC_GetPCLK2Freq>
 8003126:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003128:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312a:	4a23      	ldr	r2, [pc, #140]	; (80031b8 <HAL_InitTick+0xcc>)
 800312c:	fba2 2303 	umull	r2, r3, r2, r3
 8003130:	0c9b      	lsrs	r3, r3, #18
 8003132:	3b01      	subs	r3, #1
 8003134:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003136:	4b21      	ldr	r3, [pc, #132]	; (80031bc <HAL_InitTick+0xd0>)
 8003138:	4a21      	ldr	r2, [pc, #132]	; (80031c0 <HAL_InitTick+0xd4>)
 800313a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800313c:	4b1f      	ldr	r3, [pc, #124]	; (80031bc <HAL_InitTick+0xd0>)
 800313e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003142:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003144:	4a1d      	ldr	r2, [pc, #116]	; (80031bc <HAL_InitTick+0xd0>)
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800314a:	4b1c      	ldr	r3, [pc, #112]	; (80031bc <HAL_InitTick+0xd0>)
 800314c:	2200      	movs	r2, #0
 800314e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003150:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <HAL_InitTick+0xd0>)
 8003152:	2200      	movs	r2, #0
 8003154:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003156:	4b19      	ldr	r3, [pc, #100]	; (80031bc <HAL_InitTick+0xd0>)
 8003158:	2200      	movs	r2, #0
 800315a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800315c:	4817      	ldr	r0, [pc, #92]	; (80031bc <HAL_InitTick+0xd0>)
 800315e:	f003 fcda 	bl	8006b16 <HAL_TIM_Base_Init>
 8003162:	4603      	mov	r3, r0
 8003164:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8003168:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800316c:	2b00      	cmp	r3, #0
 800316e:	d11b      	bne.n	80031a8 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003170:	4812      	ldr	r0, [pc, #72]	; (80031bc <HAL_InitTick+0xd0>)
 8003172:	f003 fd31 	bl	8006bd8 <HAL_TIM_Base_Start_IT>
 8003176:	4603      	mov	r3, r0
 8003178:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800317c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003180:	2b00      	cmp	r3, #0
 8003182:	d111      	bne.n	80031a8 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003184:	2019      	movs	r0, #25
 8003186:	f001 f83f 	bl	8004208 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b0f      	cmp	r3, #15
 800318e:	d808      	bhi.n	80031a2 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8003190:	2200      	movs	r2, #0
 8003192:	6879      	ldr	r1, [r7, #4]
 8003194:	2019      	movs	r0, #25
 8003196:	f001 f81b 	bl	80041d0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800319a:	4a0a      	ldr	r2, [pc, #40]	; (80031c4 <HAL_InitTick+0xd8>)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6013      	str	r3, [r2, #0]
 80031a0:	e002      	b.n	80031a8 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80031a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3730      	adds	r7, #48	; 0x30
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	40021000 	.word	0x40021000
 80031b8:	431bde83 	.word	0x431bde83
 80031bc:	20004ee0 	.word	0x20004ee0
 80031c0:	40012c00 	.word	0x40012c00
 80031c4:	20004028 	.word	0x20004028

080031c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80031cc:	e7fe      	b.n	80031cc <NMI_Handler+0x4>

080031ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031ce:	b480      	push	{r7}
 80031d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031d2:	e7fe      	b.n	80031d2 <HardFault_Handler+0x4>

080031d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031d8:	e7fe      	b.n	80031d8 <MemManage_Handler+0x4>

080031da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031da:	b480      	push	{r7}
 80031dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031de:	e7fe      	b.n	80031de <BusFault_Handler+0x4>

080031e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031e4:	e7fe      	b.n	80031e4 <UsageFault_Handler+0x4>

080031e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031e6:	b480      	push	{r7}
 80031e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031ea:	bf00      	nop
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
		osSignalSet(touchTaskHandle, 0x01);
 80031f8:	4b05      	ldr	r3, [pc, #20]	; (8003210 <EXTI9_5_IRQHandler+0x1c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2101      	movs	r1, #1
 80031fe:	4618      	mov	r0, r3
 8003200:	f004 fe12 	bl	8007e28 <osSignalSet>

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CTP_INT_Pin);
 8003204:	2080      	movs	r0, #128	; 0x80
 8003206:	f001 fad3 	bl	80047b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800320a:	bf00      	nop
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	20004edc 	.word	0x20004edc

08003214 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003218:	4802      	ldr	r0, [pc, #8]	; (8003224 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800321a:	f003 fd4d 	bl	8006cb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	20004ee0 	.word	0x20004ee0

08003228 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b086      	sub	sp, #24
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003230:	4a14      	ldr	r2, [pc, #80]	; (8003284 <_sbrk+0x5c>)
 8003232:	4b15      	ldr	r3, [pc, #84]	; (8003288 <_sbrk+0x60>)
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800323c:	4b13      	ldr	r3, [pc, #76]	; (800328c <_sbrk+0x64>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d102      	bne.n	800324a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003244:	4b11      	ldr	r3, [pc, #68]	; (800328c <_sbrk+0x64>)
 8003246:	4a12      	ldr	r2, [pc, #72]	; (8003290 <_sbrk+0x68>)
 8003248:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800324a:	4b10      	ldr	r3, [pc, #64]	; (800328c <_sbrk+0x64>)
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	4413      	add	r3, r2
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	429a      	cmp	r2, r3
 8003256:	d207      	bcs.n	8003268 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003258:	f006 fb40 	bl	80098dc <__errno>
 800325c:	4603      	mov	r3, r0
 800325e:	220c      	movs	r2, #12
 8003260:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003262:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003266:	e009      	b.n	800327c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003268:	4b08      	ldr	r3, [pc, #32]	; (800328c <_sbrk+0x64>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800326e:	4b07      	ldr	r3, [pc, #28]	; (800328c <_sbrk+0x64>)
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4413      	add	r3, r2
 8003276:	4a05      	ldr	r2, [pc, #20]	; (800328c <_sbrk+0x64>)
 8003278:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800327a:	68fb      	ldr	r3, [r7, #12]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	20018000 	.word	0x20018000
 8003288:	00000400 	.word	0x00000400
 800328c:	20004f2c 	.word	0x20004f2c
 8003290:	20009eb8 	.word	0x20009eb8

08003294 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003298:	4b06      	ldr	r3, [pc, #24]	; (80032b4 <SystemInit+0x20>)
 800329a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800329e:	4a05      	ldr	r2, [pc, #20]	; (80032b4 <SystemInit+0x20>)
 80032a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80032a8:	bf00      	nop
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <DeviceTestTask>:
void OK_Press(int id);

/**
 * The main task.
 */
void DeviceTestTask(void const * arguments) {
 80032b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ba:	f5ad 7d7b 	sub.w	sp, sp, #1004	; 0x3ec
 80032be:	af10      	add	r7, sp, #64	; 0x40
 80032c0:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80032c4:	f5a3 7369 	sub.w	r3, r3, #932	; 0x3a4
 80032c8:	6018      	str	r0, [r3, #0]

	const unsigned int textColour = COLOR_BLACK;
 80032ca:	2300      	movs	r3, #0
 80032cc:	f8c7 3398 	str.w	r3, [r7, #920]	; 0x398

	//Add some dummy display elements
	DM_Add_Element(DM_New_Title_Bar("Device Test"));
 80032d0:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80032d4:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 80032d8:	4950      	ldr	r1, [pc, #320]	; (800341c <DeviceTestTask+0x164>)
 80032da:	4618      	mov	r0, r3
 80032dc:	f7fe fb6e 	bl	80019bc <DM_New_Title_Bar>
 80032e0:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80032e4:	f5a3 7600 	sub.w	r6, r3, #512	; 0x200
 80032e8:	466d      	mov	r5, sp
 80032ea:	f106 0410 	add.w	r4, r6, #16
 80032ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80032f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80032fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80032fe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003302:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003306:	f7fd fdf5 	bl	8000ef4 <DM_Add_Element>

	//Show a loding animation while we test peripherals
	int loadingText = DM_Add_Element(DM_New_Text(208, 160, textColour, 1, "Loading..."));
 800330a:	f8d7 3398 	ldr.w	r3, [r7, #920]	; 0x398
 800330e:	f507 726a 	add.w	r2, r7, #936	; 0x3a8
 8003312:	f5a2 70d8 	sub.w	r0, r2, #432	; 0x1b0
 8003316:	4a42      	ldr	r2, [pc, #264]	; (8003420 <DeviceTestTask+0x168>)
 8003318:	9201      	str	r2, [sp, #4]
 800331a:	2201      	movs	r2, #1
 800331c:	9200      	str	r2, [sp, #0]
 800331e:	22a0      	movs	r2, #160	; 0xa0
 8003320:	21d0      	movs	r1, #208	; 0xd0
 8003322:	f7fe f887 	bl	8001434 <DM_New_Text>
 8003326:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 800332a:	f5a3 76d8 	sub.w	r6, r3, #432	; 0x1b0
 800332e:	466d      	mov	r5, sp
 8003330:	f106 0410 	add.w	r4, r6, #16
 8003334:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003336:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003338:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800333a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800333c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800333e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003340:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003344:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003348:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800334c:	f7fd fdd2 	bl	8000ef4 <DM_Add_Element>
 8003350:	f8c7 0394 	str.w	r0, [r7, #916]	; 0x394
	int loadingAnimation = DM_Add_Element(DM_New_Animation(218, 180, 1, myAnimation, 3));
 8003354:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 8003358:	f5a3 70b0 	sub.w	r0, r3, #352	; 0x160
 800335c:	2303      	movs	r3, #3
 800335e:	9301      	str	r3, [sp, #4]
 8003360:	4b30      	ldr	r3, [pc, #192]	; (8003424 <DeviceTestTask+0x16c>)
 8003362:	9300      	str	r3, [sp, #0]
 8003364:	2301      	movs	r3, #1
 8003366:	22b4      	movs	r2, #180	; 0xb4
 8003368:	21da      	movs	r1, #218	; 0xda
 800336a:	f7fe fc5f 	bl	8001c2c <DM_New_Animation>
 800336e:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 8003372:	f5a3 76b0 	sub.w	r6, r3, #352	; 0x160
 8003376:	466d      	mov	r5, sp
 8003378:	f106 0410 	add.w	r4, r6, #16
 800337c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800337e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003380:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003382:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003384:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003386:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003388:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800338c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003390:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003394:	f7fd fdae 	bl	8000ef4 <DM_Add_Element>
 8003398:	f8c7 0390 	str.w	r0, [r7, #912]	; 0x390

	//Reset the MP3 player module
	DFPlayer_resetModule();
 800339c:	f7fd fbdc 	bl	8000b58 <DFPlayer_resetModule>
	//Wait for the device to reset... It's slow
	osDelay(1000);
 80033a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80033a4:	f004 fd2c 	bl	8007e00 <osDelay>
	//Test communication with the player
    int status = DFPlayer_getStatus();
 80033a8:	f7fd fbb5 	bl	8000b16 <DFPlayer_getStatus>
 80033ac:	f8c7 038c 	str.w	r0, [r7, #908]	; 0x38c
    int timeout = 10;
 80033b0:	230a      	movs	r3, #10
 80033b2:	f8c7 33a4 	str.w	r3, [r7, #932]	; 0x3a4
    int songs = 0;
 80033b6:	2300      	movs	r3, #0
 80033b8:	f8c7 33a0 	str.w	r3, [r7, #928]	; 0x3a0
    while(timeout--) {
 80033bc:	e008      	b.n	80033d0 <DeviceTestTask+0x118>
    	songs = DFPlayer_getTracksInFolder(0);
 80033be:	2000      	movs	r0, #0
 80033c0:	f7fd fbb7 	bl	8000b32 <DFPlayer_getTracksInFolder>
 80033c4:	f8c7 03a0 	str.w	r0, [r7, #928]	; 0x3a0
    	if(songs > 0)
 80033c8:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	dc07      	bgt.n	80033e0 <DeviceTestTask+0x128>
    while(timeout--) {
 80033d0:	f8d7 33a4 	ldr.w	r3, [r7, #932]	; 0x3a4
 80033d4:	1e5a      	subs	r2, r3, #1
 80033d6:	f8c7 23a4 	str.w	r2, [r7, #932]	; 0x3a4
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d1ef      	bne.n	80033be <DeviceTestTask+0x106>
 80033de:	e000      	b.n	80033e2 <DeviceTestTask+0x12a>
    		break;
 80033e0:	bf00      	nop
    }
    char numSongs[64];
    sprintf(numSongs, "DFPlayer Status: %d, with %d songs.", status, songs);
 80033e2:	f507 70b4 	add.w	r0, r7, #360	; 0x168
 80033e6:	f8d7 33a0 	ldr.w	r3, [r7, #928]	; 0x3a0
 80033ea:	f8d7 238c 	ldr.w	r2, [r7, #908]	; 0x38c
 80033ee:	490e      	ldr	r1, [pc, #56]	; (8003428 <DeviceTestTask+0x170>)
 80033f0:	f006 fbc4 	bl	8009b7c <siprintf>


	//Make a list of I2C devices
	char deviceString[128] = "I2C Devices:";
 80033f4:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80033f8:	f5a3 7530 	sub.w	r5, r3, #704	; 0x2c0
 80033fc:	4b0b      	ldr	r3, [pc, #44]	; (800342c <DeviceTestTask+0x174>)
 80033fe:	462c      	mov	r4, r5
 8003400:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003402:	c407      	stmia	r4!, {r0, r1, r2}
 8003404:	7023      	strb	r3, [r4, #0]
 8003406:	f105 030d 	add.w	r3, r5, #13
 800340a:	2273      	movs	r2, #115	; 0x73
 800340c:	2100      	movs	r1, #0
 800340e:	4618      	mov	r0, r3
 8003410:	f006 fa9e 	bl	8009950 <memset>
	for(char i = 0; i < 128; i++) {
 8003414:	2300      	movs	r3, #0
 8003416:	f887 339f 	strb.w	r3, [r7, #927]	; 0x39f
 800341a:	e024      	b.n	8003466 <DeviceTestTask+0x1ae>
 800341c:	0800a410 	.word	0x0800a410
 8003420:	0800a41c 	.word	0x0800a41c
 8003424:	20000008 	.word	0x20000008
 8003428:	0800a428 	.word	0x0800a428
 800342c:	0800a478 	.word	0x0800a478
		if(HAL_I2C_IsDeviceReady (&hi2c1, i << 1, 10, 250) == HAL_OK) {
 8003430:	f897 339f 	ldrb.w	r3, [r7, #927]	; 0x39f
 8003434:	b29b      	uxth	r3, r3
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	b299      	uxth	r1, r3
 800343a:	23fa      	movs	r3, #250	; 0xfa
 800343c:	220a      	movs	r2, #10
 800343e:	487a      	ldr	r0, [pc, #488]	; (8003628 <DeviceTestTask+0x370>)
 8003440:	f001 fb82 	bl	8004b48 <HAL_I2C_IsDeviceReady>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d108      	bne.n	800345c <DeviceTestTask+0x1a4>
			sprintf(deviceString, "%s %d", deviceString, i);
 800344a:	f897 339f 	ldrb.w	r3, [r7, #927]	; 0x39f
 800344e:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8003452:	f107 00e8 	add.w	r0, r7, #232	; 0xe8
 8003456:	4975      	ldr	r1, [pc, #468]	; (800362c <DeviceTestTask+0x374>)
 8003458:	f006 fb90 	bl	8009b7c <siprintf>
	for(char i = 0; i < 128; i++) {
 800345c:	f897 339f 	ldrb.w	r3, [r7, #927]	; 0x39f
 8003460:	3301      	adds	r3, #1
 8003462:	f887 339f 	strb.w	r3, [r7, #927]	; 0x39f
 8003466:	f997 339f 	ldrsb.w	r3, [r7, #927]	; 0x39f
 800346a:	2b00      	cmp	r3, #0
 800346c:	dae0      	bge.n	8003430 <DeviceTestTask+0x178>
		}
	}

	//Confirm communication with the RTC
	struct Time thisTime = RTC_get_time_date();
 800346e:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 8003472:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 8003476:	4618      	mov	r0, r3
 8003478:	f7fd fb78 	bl	8000b6c <RTC_get_time_date>
	char timeDateString[128];
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 800347c:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 8003480:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 8003484:	78db      	ldrb	r3, [r3, #3]
 8003486:	461a      	mov	r2, r3
 8003488:	4613      	mov	r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4413      	add	r3, r2
 800348e:	005b      	lsls	r3, r3, #1
 8003490:	4a67      	ldr	r2, [pc, #412]	; (8003630 <DeviceTestTask+0x378>)
 8003492:	1899      	adds	r1, r3, r2
 8003494:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 8003498:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 800349c:	791b      	ldrb	r3, [r3, #4]
 800349e:	469c      	mov	ip, r3
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 80034a0:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80034a4:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80034a8:	795b      	ldrb	r3, [r3, #5]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 80034aa:	461c      	mov	r4, r3
 80034ac:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80034b0:	f5a3 7333 	sub.w	r3, r3, #716	; 0x2cc
 80034b4:	689b      	ldr	r3, [r3, #8]
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 80034b6:	f507 726a 	add.w	r2, r7, #936	; 0x3a8
 80034ba:	f5a2 7233 	sub.w	r2, r2, #716	; 0x2cc
 80034be:	7892      	ldrb	r2, [r2, #2]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 80034c0:	4615      	mov	r5, r2
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 80034c2:	f507 726a 	add.w	r2, r7, #936	; 0x3a8
 80034c6:	f5a2 7233 	sub.w	r2, r2, #716	; 0x2cc
 80034ca:	7852      	ldrb	r2, [r2, #1]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 80034cc:	4616      	mov	r6, r2
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 80034ce:	f507 726a 	add.w	r2, r7, #936	; 0x3a8
 80034d2:	f5a2 7233 	sub.w	r2, r2, #716	; 0x2cc
 80034d6:	7812      	ldrb	r2, [r2, #0]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 80034d8:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 80034dc:	9204      	str	r2, [sp, #16]
 80034de:	9603      	str	r6, [sp, #12]
 80034e0:	9502      	str	r5, [sp, #8]
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	9400      	str	r4, [sp, #0]
 80034e6:	4663      	mov	r3, ip
 80034e8:	460a      	mov	r2, r1
 80034ea:	4952      	ldr	r1, [pc, #328]	; (8003634 <DeviceTestTask+0x37c>)
 80034ec:	f006 fb46 	bl	8009b7c <siprintf>


	//List of I2C devices found
	DM_Add_Element(DM_New_Text(10, 45, textColour, 1, deviceString));
 80034f0:	f8d7 2398 	ldr.w	r2, [r7, #920]	; 0x398
 80034f4:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80034f8:	f5a3 7088 	sub.w	r0, r3, #272	; 0x110
 80034fc:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003500:	9301      	str	r3, [sp, #4]
 8003502:	2301      	movs	r3, #1
 8003504:	9300      	str	r3, [sp, #0]
 8003506:	4613      	mov	r3, r2
 8003508:	222d      	movs	r2, #45	; 0x2d
 800350a:	210a      	movs	r1, #10
 800350c:	f7fd ff92 	bl	8001434 <DM_New_Text>
 8003510:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 8003514:	f5a3 7688 	sub.w	r6, r3, #272	; 0x110
 8003518:	466d      	mov	r5, sp
 800351a:	f106 0410 	add.w	r4, r6, #16
 800351e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003520:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003522:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003524:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003526:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003528:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800352a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800352e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003532:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003536:	f7fd fcdd 	bl	8000ef4 <DM_Add_Element>
	//List tracks on MP3
	DM_Add_Element(DM_New_Text(10, 60, textColour, 1, numSongs));
 800353a:	f8d7 2398 	ldr.w	r2, [r7, #920]	; 0x398
 800353e:	f507 703a 	add.w	r0, r7, #744	; 0x2e8
 8003542:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8003546:	9301      	str	r3, [sp, #4]
 8003548:	2301      	movs	r3, #1
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	4613      	mov	r3, r2
 800354e:	223c      	movs	r2, #60	; 0x3c
 8003550:	210a      	movs	r1, #10
 8003552:	f7fd ff6f 	bl	8001434 <DM_New_Text>
 8003556:	466d      	mov	r5, sp
 8003558:	f507 743e 	add.w	r4, r7, #760	; 0x2f8
 800355c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800355e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003562:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003564:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003566:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003568:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800356c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003570:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 8003574:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003576:	f7fd fcbd 	bl	8000ef4 <DM_Add_Element>
	//List current time on the clock
	DM_Add_Element(DM_New_Text(10, 75, textColour, 1, timeDateString));
 800357a:	f8d7 2398 	ldr.w	r2, [r7, #920]	; 0x398
 800357e:	f507 704e 	add.w	r0, r7, #824	; 0x338
 8003582:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003586:	9301      	str	r3, [sp, #4]
 8003588:	2301      	movs	r3, #1
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	4613      	mov	r3, r2
 800358e:	224b      	movs	r2, #75	; 0x4b
 8003590:	210a      	movs	r1, #10
 8003592:	f7fd ff4f 	bl	8001434 <DM_New_Text>
 8003596:	466d      	mov	r5, sp
 8003598:	f507 7452 	add.w	r4, r7, #840	; 0x348
 800359c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800359e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80035a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80035a8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80035ac:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80035b0:	f507 734e 	add.w	r3, r7, #824	; 0x338
 80035b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035b6:	f7fd fc9d 	bl	8000ef4 <DM_Add_Element>

	//Remove the loading animations
	DM_Remove_Element(loadingText);
 80035ba:	f8d7 0394 	ldr.w	r0, [r7, #916]	; 0x394
 80035be:	f7fd fd19 	bl	8000ff4 <DM_Remove_Element>
	DM_Remove_Element(loadingAnimation);
 80035c2:	f8d7 0390 	ldr.w	r0, [r7, #912]	; 0x390
 80035c6:	f7fd fd15 	bl	8000ff4 <DM_Remove_Element>

	//OK button
	struct DisplayElement okBtn = DM_New_Button(BTN_RIGHT_X, BTN_BOTTOM_Y, "BACK", ENABLED);
 80035ca:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80035ce:	f5a3 7067 	sub.w	r0, r3, #924	; 0x39c
 80035d2:	2300      	movs	r3, #0
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	4b18      	ldr	r3, [pc, #96]	; (8003638 <DeviceTestTask+0x380>)
 80035d8:	f44f 7288 	mov.w	r2, #272	; 0x110
 80035dc:	f44f 71b9 	mov.w	r1, #370	; 0x172
 80035e0:	f7fe f81e 	bl	8001620 <DM_New_Button>
	okBtn.onPress = OK_Press;
 80035e4:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80035e8:	f5a3 7367 	sub.w	r3, r3, #924	; 0x39c
 80035ec:	4a13      	ldr	r2, [pc, #76]	; (800363c <DeviceTestTask+0x384>)
 80035ee:	639a      	str	r2, [r3, #56]	; 0x38
	int okBtnId = DM_Add_Element(okBtn);
 80035f0:	f507 736a 	add.w	r3, r7, #936	; 0x3a8
 80035f4:	f5a3 7667 	sub.w	r6, r3, #924	; 0x39c
 80035f8:	466d      	mov	r5, sp
 80035fa:	f106 0410 	add.w	r4, r6, #16
 80035fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003600:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003602:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003604:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003606:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003608:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800360a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800360e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003612:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003616:	f7fd fc6d 	bl	8000ef4 <DM_Add_Element>
 800361a:	f8c7 0388 	str.w	r0, [r7, #904]	; 0x388

	while(1) {
		osDelay(1000);
 800361e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003622:	f004 fbed 	bl	8007e00 <osDelay>
 8003626:	e7fa      	b.n	800361e <DeviceTestTask+0x366>
 8003628:	20004d94 	.word	0x20004d94
 800362c:	0800a44c 	.word	0x0800a44c
 8003630:	0800aafc 	.word	0x0800aafc
 8003634:	0800a454 	.word	0x0800a454
 8003638:	0800a470 	.word	0x0800a470
 800363c:	08003641 	.word	0x08003641

08003640 <OK_Press>:
	}
}

void OK_Press(int id) {
 8003640:	b580      	push	{r7, lr}
 8003642:	b082      	sub	sp, #8
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
	//Stop the music playing
	DFPlayer_setPause();
 8003648:	f7fd fa5c 	bl	8000b04 <DFPlayer_setPause>

	//let the OS know to change screens
	xTaskNotify(changeScreenTaskHandle, MAIN_MENU, eSetValueWithOverwrite);
 800364c:	4b05      	ldr	r3, [pc, #20]	; (8003664 <OK_Press+0x24>)
 800364e:	6818      	ldr	r0, [r3, #0]
 8003650:	2300      	movs	r3, #0
 8003652:	2203      	movs	r2, #3
 8003654:	2102      	movs	r1, #2
 8003656:	f005 fafd 	bl	8008c54 <xTaskGenericNotify>
}
 800365a:	bf00      	nop
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	20004ed8 	.word	0x20004ed8

08003668 <MainMenuTask>:

/**
 * The main display which is currently a clock. Called Main Menu
 * for historical reasons. Is not actually a menu.
 */
void MainMenuTask(void const * arguments) {
 8003668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800366a:	f2ad 4d5c 	subw	sp, sp, #1116	; 0x45c
 800366e:	af12      	add	r7, sp, #72	; 0x48
 8003670:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003674:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 8003678:	6018      	str	r0, [r3, #0]

	const unsigned int textColour = COLOR_BLACK;
 800367a:	2300      	movs	r3, #0
 800367c:	f8c7 3408 	str.w	r3, [r7, #1032]	; 0x408

	//Double gradient effect
	DM_Add_Element(DM_New_Fill_Gradient(0, 90, WIDTH, 120, COLOR_WHITE, COLOR_BLACK, VERTICAL));
 8003680:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003684:	f5a3 7092 	sub.w	r0, r3, #292	; 0x124
 8003688:	2301      	movs	r3, #1
 800368a:	9303      	str	r3, [sp, #12]
 800368c:	2300      	movs	r3, #0
 800368e:	9302      	str	r3, [sp, #8]
 8003690:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003694:	9301      	str	r3, [sp, #4]
 8003696:	2378      	movs	r3, #120	; 0x78
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 800369e:	225a      	movs	r2, #90	; 0x5a
 80036a0:	2100      	movs	r1, #0
 80036a2:	f7fd fe3f 	bl	8001324 <DM_New_Fill_Gradient>
 80036a6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80036aa:	f5a3 7692 	sub.w	r6, r3, #292	; 0x124
 80036ae:	466d      	mov	r5, sp
 80036b0:	f106 0410 	add.w	r4, r6, #16
 80036b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036c0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80036c4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80036c8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80036cc:	f7fd fc12 	bl	8000ef4 <DM_Add_Element>
	DM_Add_Element(DM_New_Fill_Rectangle(0, 120, WIDTH, 184, COLOR_BLACK));
 80036d0:	f507 704f 	add.w	r0, r7, #828	; 0x33c
 80036d4:	2300      	movs	r3, #0
 80036d6:	9301      	str	r3, [sp, #4]
 80036d8:	23b8      	movs	r3, #184	; 0xb8
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80036e0:	2278      	movs	r2, #120	; 0x78
 80036e2:	2100      	movs	r1, #0
 80036e4:	f7fd fdb2 	bl	800124c <DM_New_Fill_Rectangle>
 80036e8:	466d      	mov	r5, sp
 80036ea:	f507 7453 	add.w	r4, r7, #844	; 0x34c
 80036ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036fa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80036fe:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003702:	f507 734f 	add.w	r3, r7, #828	; 0x33c
 8003706:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003708:	f7fd fbf4 	bl	8000ef4 <DM_Add_Element>
	DM_Add_Element(DM_New_Fill_Gradient(0, 184, WIDTH, 214, COLOR_BLACK, COLOR_WHITE, VERTICAL));
 800370c:	f507 7063 	add.w	r0, r7, #908	; 0x38c
 8003710:	2301      	movs	r3, #1
 8003712:	9303      	str	r3, [sp, #12]
 8003714:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003718:	9302      	str	r3, [sp, #8]
 800371a:	2300      	movs	r3, #0
 800371c:	9301      	str	r3, [sp, #4]
 800371e:	23d6      	movs	r3, #214	; 0xd6
 8003720:	9300      	str	r3, [sp, #0]
 8003722:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8003726:	22b8      	movs	r2, #184	; 0xb8
 8003728:	2100      	movs	r1, #0
 800372a:	f7fd fdfb 	bl	8001324 <DM_New_Fill_Gradient>
 800372e:	466d      	mov	r5, sp
 8003730:	f507 7467 	add.w	r4, r7, #924	; 0x39c
 8003734:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003736:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003738:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800373a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800373c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800373e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003740:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003744:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003748:	f507 7363 	add.w	r3, r7, #908	; 0x38c
 800374c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800374e:	f7fd fbd1 	bl	8000ef4 <DM_Add_Element>

	//Draw some digits
	const int xMargin = 16;
 8003752:	2310      	movs	r3, #16
 8003754:	f8c7 3404 	str.w	r3, [r7, #1028]	; 0x404
	const int digitWidth = 64;
 8003758:	2340      	movs	r3, #64	; 0x40
 800375a:	f8c7 3400 	str.w	r3, [r7, #1024]	; 0x400
	const int colonWidth = 16;
 800375e:	2310      	movs	r3, #16
 8003760:	f8c7 33fc 	str.w	r3, [r7, #1020]	; 0x3fc

	struct DisplayElement digit1 = DM_New_Bitmap(xMargin, 120, 1, num_1);
 8003764:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003768:	f5a3 70ba 	sub.w	r0, r3, #372	; 0x174
 800376c:	4bcc      	ldr	r3, [pc, #816]	; (8003aa0 <MainMenuTask+0x438>)
 800376e:	9300      	str	r3, [sp, #0]
 8003770:	2301      	movs	r3, #1
 8003772:	2278      	movs	r2, #120	; 0x78
 8003774:	f8d7 1404 	ldr.w	r1, [r7, #1028]	; 0x404
 8003778:	f7fd feda 	bl	8001530 <DM_New_Bitmap>
	struct DisplayElement digit2 = DM_New_Bitmap(xMargin + digitWidth, 120, 1, num_5);
 800377c:	f8d7 2404 	ldr.w	r2, [r7, #1028]	; 0x404
 8003780:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8003784:	18d1      	adds	r1, r2, r3
 8003786:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800378a:	f5a3 70e2 	sub.w	r0, r3, #452	; 0x1c4
 800378e:	4bc5      	ldr	r3, [pc, #788]	; (8003aa4 <MainMenuTask+0x43c>)
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	2301      	movs	r3, #1
 8003794:	2278      	movs	r2, #120	; 0x78
 8003796:	f7fd fecb 	bl	8001530 <DM_New_Bitmap>
	struct DisplayElement colon1 = DM_New_Bitmap(xMargin + (digitWidth * 2) - colonWidth, 120, 1, colon);
 800379a:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 800379e:	005a      	lsls	r2, r3, #1
 80037a0:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 80037a4:	441a      	add	r2, r3
 80037a6:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 80037aa:	1ad1      	subs	r1, r2, r3
 80037ac:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80037b0:	f5a3 7005 	sub.w	r0, r3, #532	; 0x214
 80037b4:	4bbc      	ldr	r3, [pc, #752]	; (8003aa8 <MainMenuTask+0x440>)
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	2301      	movs	r3, #1
 80037ba:	2278      	movs	r2, #120	; 0x78
 80037bc:	f7fd feb8 	bl	8001530 <DM_New_Bitmap>
	struct DisplayElement digit3 = DM_New_Bitmap(xMargin + (2 * digitWidth) + (2 * colonWidth), 120, 1, num_2);
 80037c0:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 80037c4:	005a      	lsls	r2, r3, #1
 80037c6:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 80037ca:	441a      	add	r2, r3
 80037cc:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 80037d0:	005b      	lsls	r3, r3, #1
 80037d2:	18d1      	adds	r1, r2, r3
 80037d4:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80037d8:	f5a3 7019 	sub.w	r0, r3, #612	; 0x264
 80037dc:	4bb3      	ldr	r3, [pc, #716]	; (8003aac <MainMenuTask+0x444>)
 80037de:	9300      	str	r3, [sp, #0]
 80037e0:	2301      	movs	r3, #1
 80037e2:	2278      	movs	r2, #120	; 0x78
 80037e4:	f7fd fea4 	bl	8001530 <DM_New_Bitmap>
	struct DisplayElement digit4 = DM_New_Bitmap(xMargin + (3 * digitWidth) + (2 * colonWidth), 120, 1, num_4);
 80037e8:	f8d7 2400 	ldr.w	r2, [r7, #1024]	; 0x400
 80037ec:	4613      	mov	r3, r2
 80037ee:	005b      	lsls	r3, r3, #1
 80037f0:	441a      	add	r2, r3
 80037f2:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 80037f6:	441a      	add	r2, r3
 80037f8:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	18d1      	adds	r1, r2, r3
 8003800:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003804:	f5a3 702d 	sub.w	r0, r3, #692	; 0x2b4
 8003808:	4ba9      	ldr	r3, [pc, #676]	; (8003ab0 <MainMenuTask+0x448>)
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	2301      	movs	r3, #1
 800380e:	2278      	movs	r2, #120	; 0x78
 8003810:	f7fd fe8e 	bl	8001530 <DM_New_Bitmap>
	struct DisplayElement colon2 = DM_New_Bitmap(xMargin + (digitWidth * 4) + colonWidth, 120, 1, colon);
 8003814:	f8d7 3400 	ldr.w	r3, [r7, #1024]	; 0x400
 8003818:	009a      	lsls	r2, r3, #2
 800381a:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 800381e:	441a      	add	r2, r3
 8003820:	f8d7 33fc 	ldr.w	r3, [r7, #1020]	; 0x3fc
 8003824:	18d1      	adds	r1, r2, r3
 8003826:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800382a:	f5a3 7041 	sub.w	r0, r3, #772	; 0x304
 800382e:	4b9e      	ldr	r3, [pc, #632]	; (8003aa8 <MainMenuTask+0x440>)
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	2301      	movs	r3, #1
 8003834:	2278      	movs	r2, #120	; 0x78
 8003836:	f7fd fe7b 	bl	8001530 <DM_New_Bitmap>
	struct DisplayElement digit5 = DM_New_Bitmap(xMargin + (5 * digitWidth), 120, 1, num_5);
 800383a:	f8d7 2400 	ldr.w	r2, [r7, #1024]	; 0x400
 800383e:	4613      	mov	r3, r2
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	441a      	add	r2, r3
 8003844:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8003848:	18d1      	adds	r1, r2, r3
 800384a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800384e:	f5a3 7055 	sub.w	r0, r3, #852	; 0x354
 8003852:	4b94      	ldr	r3, [pc, #592]	; (8003aa4 <MainMenuTask+0x43c>)
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	2301      	movs	r3, #1
 8003858:	2278      	movs	r2, #120	; 0x78
 800385a:	f7fd fe69 	bl	8001530 <DM_New_Bitmap>
	struct DisplayElement digit6 = DM_New_Bitmap(xMargin + (6 * digitWidth), 120, 1, num_7);
 800385e:	f8d7 2400 	ldr.w	r2, [r7, #1024]	; 0x400
 8003862:	4613      	mov	r3, r2
 8003864:	005b      	lsls	r3, r3, #1
 8003866:	4413      	add	r3, r2
 8003868:	005b      	lsls	r3, r3, #1
 800386a:	461a      	mov	r2, r3
 800386c:	f8d7 3404 	ldr.w	r3, [r7, #1028]	; 0x404
 8003870:	18d1      	adds	r1, r2, r3
 8003872:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003876:	f5a3 7069 	sub.w	r0, r3, #932	; 0x3a4
 800387a:	4b8e      	ldr	r3, [pc, #568]	; (8003ab4 <MainMenuTask+0x44c>)
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	2301      	movs	r3, #1
 8003880:	2278      	movs	r2, #120	; 0x78
 8003882:	f7fd fe55 	bl	8001530 <DM_New_Bitmap>


	int digit1Id = DM_Add_Element(digit1);
 8003886:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800388a:	f5a3 76ba 	sub.w	r6, r3, #372	; 0x174
 800388e:	466d      	mov	r5, sp
 8003890:	f106 0410 	add.w	r4, r6, #16
 8003894:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003896:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003898:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800389a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800389c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800389e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038a0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80038a4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80038a8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80038ac:	f7fd fb22 	bl	8000ef4 <DM_Add_Element>
 80038b0:	f8c7 03f8 	str.w	r0, [r7, #1016]	; 0x3f8
	int colon1Id = DM_Add_Element(colon1); //colon
 80038b4:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80038b8:	f5a3 7605 	sub.w	r6, r3, #532	; 0x214
 80038bc:	466d      	mov	r5, sp
 80038be:	f106 0410 	add.w	r4, r6, #16
 80038c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038cc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038ce:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80038d2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80038d6:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80038da:	f7fd fb0b 	bl	8000ef4 <DM_Add_Element>
 80038de:	f8c7 03f4 	str.w	r0, [r7, #1012]	; 0x3f4
	int digit2Id = DM_Add_Element(digit2);
 80038e2:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80038e6:	f5a3 76e2 	sub.w	r6, r3, #452	; 0x1c4
 80038ea:	466d      	mov	r5, sp
 80038ec:	f106 0410 	add.w	r4, r6, #16
 80038f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80038fc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003900:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003904:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003908:	f7fd faf4 	bl	8000ef4 <DM_Add_Element>
 800390c:	f8c7 03f0 	str.w	r0, [r7, #1008]	; 0x3f0

	int digit3Id = DM_Add_Element(digit3);
 8003910:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003914:	f5a3 7619 	sub.w	r6, r3, #612	; 0x264
 8003918:	466d      	mov	r5, sp
 800391a:	f106 0410 	add.w	r4, r6, #16
 800391e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003920:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003922:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003924:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003926:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800392a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800392e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003932:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003936:	f7fd fadd 	bl	8000ef4 <DM_Add_Element>
 800393a:	f8c7 03ec 	str.w	r0, [r7, #1004]	; 0x3ec
	int colon2Id = DM_Add_Element(colon2); //colon
 800393e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003942:	f5a3 7641 	sub.w	r6, r3, #772	; 0x304
 8003946:	466d      	mov	r5, sp
 8003948:	f106 0410 	add.w	r4, r6, #16
 800394c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800394e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003950:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003952:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003954:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003956:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003958:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800395c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003960:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003964:	f7fd fac6 	bl	8000ef4 <DM_Add_Element>
 8003968:	f8c7 03e8 	str.w	r0, [r7, #1000]	; 0x3e8
	int digit4Id = DM_Add_Element(digit4);
 800396c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003970:	f5a3 762d 	sub.w	r6, r3, #692	; 0x2b4
 8003974:	466d      	mov	r5, sp
 8003976:	f106 0410 	add.w	r4, r6, #16
 800397a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800397c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800397e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003980:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003982:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003984:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003986:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800398a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800398e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003992:	f7fd faaf 	bl	8000ef4 <DM_Add_Element>
 8003996:	f8c7 03e4 	str.w	r0, [r7, #996]	; 0x3e4

	int digit5Id = DM_Add_Element(digit5);
 800399a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800399e:	f5a3 7655 	sub.w	r6, r3, #852	; 0x354
 80039a2:	466d      	mov	r5, sp
 80039a4:	f106 0410 	add.w	r4, r6, #16
 80039a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039b0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039b2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039b4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80039b8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80039bc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80039c0:	f7fd fa98 	bl	8000ef4 <DM_Add_Element>
 80039c4:	f8c7 03e0 	str.w	r0, [r7, #992]	; 0x3e0
	int digit6Id = DM_Add_Element(digit6);
 80039c8:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80039cc:	f5a3 7669 	sub.w	r6, r3, #932	; 0x3a4
 80039d0:	466d      	mov	r5, sp
 80039d2:	f106 0410 	add.w	r4, r6, #16
 80039d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80039e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80039e2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80039e6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80039ea:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80039ee:	f7fd fa81 	bl	8000ef4 <DM_Add_Element>
 80039f2:	f8c7 03dc 	str.w	r0, [r7, #988]	; 0x3dc

	struct DisplayElement button1 = DM_New_Button(BTN_MIDDLE_X, BTN_BOTTOM_Y, "Test Device", ENABLED);
 80039f6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80039fa:	f5a3 707d 	sub.w	r0, r3, #1012	; 0x3f4
 80039fe:	2300      	movs	r3, #0
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	4b2d      	ldr	r3, [pc, #180]	; (8003ab8 <MainMenuTask+0x450>)
 8003a04:	f44f 7288 	mov.w	r2, #272	; 0x110
 8003a08:	21be      	movs	r1, #190	; 0xbe
 8003a0a:	f7fd fe09 	bl	8001620 <DM_New_Button>
	button1.onPress = Button_Press;
 8003a0e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003a12:	f5a3 737d 	sub.w	r3, r3, #1012	; 0x3f4
 8003a16:	4a29      	ldr	r2, [pc, #164]	; (8003abc <MainMenuTask+0x454>)
 8003a18:	639a      	str	r2, [r3, #56]	; 0x38
	DM_Add_Element(button1);
 8003a1a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003a1e:	f5a3 767d 	sub.w	r6, r3, #1012	; 0x3f4
 8003a22:	466d      	mov	r5, sp
 8003a24:	f106 0410 	add.w	r4, r6, #16
 8003a28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003a32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003a34:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003a38:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003a3c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003a40:	f7fd fa58 	bl	8000ef4 <DM_Add_Element>

	//Previous time to compare to new time and decide to update
	char oldMin = '0';
 8003a44:	2330      	movs	r3, #48	; 0x30
 8003a46:	f887 340f 	strb.w	r3, [r7, #1039]	; 0x40f

	//The main loop
	while(1) {
		//Get the time from the RTC once per second
		struct Time thisTime = RTC_get_time_date();
 8003a4a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003a4e:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fd f88a 	bl	8000b6c <RTC_get_time_date>
		char timeString[7];
		sprintf(timeString, "%2d%2d%2d", thisTime.hours, thisTime.minutes, thisTime.seconds);
 8003a58:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003a5c:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003a60:	789b      	ldrb	r3, [r3, #2]
 8003a62:	461a      	mov	r2, r3
 8003a64:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003a68:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003a6c:	785b      	ldrb	r3, [r3, #1]
 8003a6e:	4619      	mov	r1, r3
 8003a70:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003a74:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	f107 0008 	add.w	r0, r7, #8
 8003a7e:	9300      	str	r3, [sp, #0]
 8003a80:	460b      	mov	r3, r1
 8003a82:	490f      	ldr	r1, [pc, #60]	; (8003ac0 <MainMenuTask+0x458>)
 8003a84:	f006 f87a 	bl	8009b7c <siprintf>

		//Update the bitmaps with the new time
		//check if we need to update the whole lot, or just seconds
		if(oldMin != timeString[3]) {
 8003a88:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003a8c:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003a90:	78db      	ldrb	r3, [r3, #3]
 8003a92:	f897 240f 	ldrb.w	r2, [r7, #1039]	; 0x40f
 8003a96:	429a      	cmp	r2, r3
 8003a98:	f000 80b2 	beq.w	8003c00 <MainMenuTask+0x598>
 8003a9c:	e012      	b.n	8003ac4 <MainMenuTask+0x45c>
 8003a9e:	bf00      	nop
 8003aa0:	08011bac 	.word	0x08011bac
 8003aa4:	08021bcc 	.word	0x08021bcc
 8003aa8:	20000014 	.word	0x20000014
 8003aac:	08015bb4 	.word	0x08015bb4
 8003ab0:	0801dbc4 	.word	0x0801dbc4
 8003ab4:	08029bdc 	.word	0x08029bdc
 8003ab8:	0800a4f8 	.word	0x0800a4f8
 8003abc:	08003c95 	.word	0x08003c95
 8003ac0:	0800a504 	.word	0x0800a504
			digit1.bitmap = Char_To_Bmp(timeString[0]);
 8003ac4:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003ac8:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f000 f9f0 	bl	8003eb4 <Char_To_Bmp>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003ada:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003ade:	621a      	str	r2, [r3, #32]
			digit2.bitmap = Char_To_Bmp(timeString[1]);
 8003ae0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003ae4:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003ae8:	785b      	ldrb	r3, [r3, #1]
 8003aea:	4618      	mov	r0, r3
 8003aec:	f000 f9e2 	bl	8003eb4 <Char_To_Bmp>
 8003af0:	4602      	mov	r2, r0
 8003af2:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003af6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003afa:	621a      	str	r2, [r3, #32]
			DM_Replace_Element(digit1Id, digit1);
 8003afc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b00:	f5a3 74ba 	sub.w	r4, r3, #372	; 0x174
 8003b04:	4668      	mov	r0, sp
 8003b06:	f104 030c 	add.w	r3, r4, #12
 8003b0a:	2244      	movs	r2, #68	; 0x44
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f005 ff11 	bl	8009934 <memcpy>
 8003b12:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003b16:	f8d7 03f8 	ldr.w	r0, [r7, #1016]	; 0x3f8
 8003b1a:	f7fd fa11 	bl	8000f40 <DM_Replace_Element>
			DM_Replace_Element(colon1Id, colon1);
 8003b1e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b22:	f5a3 7405 	sub.w	r4, r3, #532	; 0x214
 8003b26:	4668      	mov	r0, sp
 8003b28:	f104 030c 	add.w	r3, r4, #12
 8003b2c:	2244      	movs	r2, #68	; 0x44
 8003b2e:	4619      	mov	r1, r3
 8003b30:	f005 ff00 	bl	8009934 <memcpy>
 8003b34:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003b38:	f8d7 03f4 	ldr.w	r0, [r7, #1012]	; 0x3f4
 8003b3c:	f7fd fa00 	bl	8000f40 <DM_Replace_Element>
			DM_Replace_Element(digit2Id, digit2);
 8003b40:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b44:	f5a3 74e2 	sub.w	r4, r3, #452	; 0x1c4
 8003b48:	4668      	mov	r0, sp
 8003b4a:	f104 030c 	add.w	r3, r4, #12
 8003b4e:	2244      	movs	r2, #68	; 0x44
 8003b50:	4619      	mov	r1, r3
 8003b52:	f005 feef 	bl	8009934 <memcpy>
 8003b56:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003b5a:	f8d7 03f0 	ldr.w	r0, [r7, #1008]	; 0x3f0
 8003b5e:	f7fd f9ef 	bl	8000f40 <DM_Replace_Element>

			digit3.bitmap = Char_To_Bmp(timeString[2]);
 8003b62:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b66:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003b6a:	789b      	ldrb	r3, [r3, #2]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f000 f9a1 	bl	8003eb4 <Char_To_Bmp>
 8003b72:	4602      	mov	r2, r0
 8003b74:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b78:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 8003b7c:	621a      	str	r2, [r3, #32]
			digit4.bitmap = Char_To_Bmp(timeString[3]);
 8003b7e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b82:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003b86:	78db      	ldrb	r3, [r3, #3]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f000 f993 	bl	8003eb4 <Char_To_Bmp>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b94:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 8003b98:	621a      	str	r2, [r3, #32]
			DM_Replace_Element(digit3Id, digit3);
 8003b9a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003b9e:	f5a3 7419 	sub.w	r4, r3, #612	; 0x264
 8003ba2:	4668      	mov	r0, sp
 8003ba4:	f104 030c 	add.w	r3, r4, #12
 8003ba8:	2244      	movs	r2, #68	; 0x44
 8003baa:	4619      	mov	r1, r3
 8003bac:	f005 fec2 	bl	8009934 <memcpy>
 8003bb0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003bb4:	f8d7 03ec 	ldr.w	r0, [r7, #1004]	; 0x3ec
 8003bb8:	f7fd f9c2 	bl	8000f40 <DM_Replace_Element>
			DM_Replace_Element(colon2Id, colon2);
 8003bbc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003bc0:	f5a3 7441 	sub.w	r4, r3, #772	; 0x304
 8003bc4:	4668      	mov	r0, sp
 8003bc6:	f104 030c 	add.w	r3, r4, #12
 8003bca:	2244      	movs	r2, #68	; 0x44
 8003bcc:	4619      	mov	r1, r3
 8003bce:	f005 feb1 	bl	8009934 <memcpy>
 8003bd2:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003bd6:	f8d7 03e8 	ldr.w	r0, [r7, #1000]	; 0x3e8
 8003bda:	f7fd f9b1 	bl	8000f40 <DM_Replace_Element>
			DM_Replace_Element(digit4Id, digit4);
 8003bde:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003be2:	f5a3 742d 	sub.w	r4, r3, #692	; 0x2b4
 8003be6:	4668      	mov	r0, sp
 8003be8:	f104 030c 	add.w	r3, r4, #12
 8003bec:	2244      	movs	r2, #68	; 0x44
 8003bee:	4619      	mov	r1, r3
 8003bf0:	f005 fea0 	bl	8009934 <memcpy>
 8003bf4:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003bf8:	f8d7 03e4 	ldr.w	r0, [r7, #996]	; 0x3e4
 8003bfc:	f7fd f9a0 	bl	8000f40 <DM_Replace_Element>
		}
		//Update the seconds componetnts
		digit5.bitmap = Char_To_Bmp(timeString[4]);
 8003c00:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003c04:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003c08:	791b      	ldrb	r3, [r3, #4]
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 f952 	bl	8003eb4 <Char_To_Bmp>
 8003c10:	4602      	mov	r2, r0
 8003c12:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003c16:	f5a3 7355 	sub.w	r3, r3, #852	; 0x354
 8003c1a:	621a      	str	r2, [r3, #32]
		digit6.bitmap = Char_To_Bmp(timeString[5]);
 8003c1c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003c20:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003c24:	795b      	ldrb	r3, [r3, #5]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f000 f944 	bl	8003eb4 <Char_To_Bmp>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003c32:	f5a3 7369 	sub.w	r3, r3, #932	; 0x3a4
 8003c36:	621a      	str	r2, [r3, #32]
		DM_Replace_Element(digit5Id, digit5);
 8003c38:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003c3c:	f5a3 7455 	sub.w	r4, r3, #852	; 0x354
 8003c40:	4668      	mov	r0, sp
 8003c42:	f104 030c 	add.w	r3, r4, #12
 8003c46:	2244      	movs	r2, #68	; 0x44
 8003c48:	4619      	mov	r1, r3
 8003c4a:	f005 fe73 	bl	8009934 <memcpy>
 8003c4e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003c52:	f8d7 03e0 	ldr.w	r0, [r7, #992]	; 0x3e0
 8003c56:	f7fd f973 	bl	8000f40 <DM_Replace_Element>
		DM_Replace_Element(digit6Id, digit6);
 8003c5a:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003c5e:	f5a3 7469 	sub.w	r4, r3, #932	; 0x3a4
 8003c62:	4668      	mov	r0, sp
 8003c64:	f104 030c 	add.w	r3, r4, #12
 8003c68:	2244      	movs	r2, #68	; 0x44
 8003c6a:	4619      	mov	r1, r3
 8003c6c:	f005 fe62 	bl	8009934 <memcpy>
 8003c70:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8003c74:	f8d7 03dc 	ldr.w	r0, [r7, #988]	; 0x3dc
 8003c78:	f7fd f962 	bl	8000f40 <DM_Replace_Element>

		//Update the old minutes flag for the next update
		oldMin = timeString[3];
 8003c7c:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8003c80:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 8003c84:	78db      	ldrb	r3, [r3, #3]
 8003c86:	f887 340f 	strb.w	r3, [r7, #1039]	; 0x40f

		osDelay(1000);
 8003c8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c8e:	f004 f8b7 	bl	8007e00 <osDelay>
	while(1) {
 8003c92:	e6da      	b.n	8003a4a <MainMenuTask+0x3e2>

08003c94 <Button_Press>:
}

/**
 * Callback for the Test Device button
 */
void Button_Press(int id) {
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b082      	sub	sp, #8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]

	//let the OS know to change screens
	xTaskNotify(changeScreenTaskHandle, DEVICE_TEST, eSetValueWithOverwrite);
 8003c9c:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <Button_Press+0x20>)
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	2203      	movs	r2, #3
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	f004 ffd5 	bl	8008c54 <xTaskGenericNotify>
}
 8003caa:	bf00      	nop
 8003cac:	3708      	adds	r7, #8
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	20004ed8 	.word	0x20004ed8

08003cb8 <SplashScreenTask>:

/**
 * Displays a splash screen then diverts to the main menu
 */
void SplashScreenTask(void const * arguments) {
 8003cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cba:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8003cbe:	af10      	add	r7, sp, #64	; 0x40
 8003cc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cc4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003cc8:	6018      	str	r0, [r3, #0]
	//The SSE Logo
	struct DisplayElement splashHandle = DM_New_Bitmap(60, 20, 1, sse);
 8003cca:	f507 70aa 	add.w	r0, r7, #340	; 0x154
 8003cce:	4b70      	ldr	r3, [pc, #448]	; (8003e90 <SplashScreenTask+0x1d8>)
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	2214      	movs	r2, #20
 8003cd6:	213c      	movs	r1, #60	; 0x3c
 8003cd8:	f7fd fc2a 	bl	8001530 <DM_New_Bitmap>
	DM_Add_Element(splashHandle);
 8003cdc:	466d      	mov	r5, sp
 8003cde:	f507 74b2 	add.w	r4, r7, #356	; 0x164
 8003ce2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ce4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ce6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ce8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cee:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003cf2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003cf6:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 8003cfa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cfc:	f7fd f8fa 	bl	8000ef4 <DM_Add_Element>
	//Loading animation
	int loadingAnimation = DM_Add_Element(DM_New_Animation(208, 300, 1, myAnimation, 3));
 8003d00:	f507 70d2 	add.w	r0, r7, #420	; 0x1a4
 8003d04:	2303      	movs	r3, #3
 8003d06:	9301      	str	r3, [sp, #4]
 8003d08:	4b62      	ldr	r3, [pc, #392]	; (8003e94 <SplashScreenTask+0x1dc>)
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d12:	21d0      	movs	r1, #208	; 0xd0
 8003d14:	f7fd ff8a 	bl	8001c2c <DM_New_Animation>
 8003d18:	466d      	mov	r5, sp
 8003d1a:	f507 74da 	add.w	r4, r7, #436	; 0x1b4
 8003d1e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d2a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003d2e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003d32:	f507 73d2 	add.w	r3, r7, #420	; 0x1a4
 8003d36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d38:	f7fd f8dc 	bl	8000ef4 <DM_Add_Element>
 8003d3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

	//Reset the MP3 player module
	DFPlayer_resetModule();
 8003d40:	f7fc ff0a 	bl	8000b58 <DFPlayer_resetModule>
	//Wait for the device to reset... It's slow
	osDelay(1000);
 8003d44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003d48:	f004 f85a 	bl	8007e00 <osDelay>
	//Test communication with the player
    int status = DFPlayer_getStatus();
 8003d4c:	f7fc fee3 	bl	8000b16 <DFPlayer_getStatus>
 8003d50:	f8c7 01f4 	str.w	r0, [r7, #500]	; 0x1f4
    int timeout = 10;
 8003d54:	230a      	movs	r3, #10
 8003d56:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
    int songs = 0;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	f8c7 3200 	str.w	r3, [r7, #512]	; 0x200
    while(timeout--) {
 8003d60:	e008      	b.n	8003d74 <SplashScreenTask+0xbc>
    	songs = DFPlayer_getTracksInFolder(0);
 8003d62:	2000      	movs	r0, #0
 8003d64:	f7fc fee5 	bl	8000b32 <DFPlayer_getTracksInFolder>
 8003d68:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
    	if(songs > 0)
 8003d6c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	dc07      	bgt.n	8003d84 <SplashScreenTask+0xcc>
    while(timeout--) {
 8003d74:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8003d78:	1e5a      	subs	r2, r3, #1
 8003d7a:	f8c7 2204 	str.w	r2, [r7, #516]	; 0x204
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1ef      	bne.n	8003d62 <SplashScreenTask+0xaa>
 8003d82:	e000      	b.n	8003d86 <SplashScreenTask+0xce>
    		break;
 8003d84:	bf00      	nop
    }
    char numSongs[64];
    sprintf(numSongs, "DFPlayer Status: %d, with %d songs.", status, songs);
 8003d86:	f507 708a 	add.w	r0, r7, #276	; 0x114
 8003d8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003d8e:	f8d7 21f4 	ldr.w	r2, [r7, #500]	; 0x1f4
 8003d92:	4941      	ldr	r1, [pc, #260]	; (8003e98 <SplashScreenTask+0x1e0>)
 8003d94:	f005 fef2 	bl	8009b7c <siprintf>


	//Make a list of I2C devices
	char deviceString[128] = "I2C Devices:";
 8003d98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d9c:	f5a3 75ba 	sub.w	r5, r3, #372	; 0x174
 8003da0:	4b3e      	ldr	r3, [pc, #248]	; (8003e9c <SplashScreenTask+0x1e4>)
 8003da2:	462c      	mov	r4, r5
 8003da4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003da6:	c407      	stmia	r4!, {r0, r1, r2}
 8003da8:	7023      	strb	r3, [r4, #0]
 8003daa:	f105 030d 	add.w	r3, r5, #13
 8003dae:	2273      	movs	r2, #115	; 0x73
 8003db0:	2100      	movs	r1, #0
 8003db2:	4618      	mov	r0, r3
 8003db4:	f005 fdcc 	bl	8009950 <memset>
	for(char i = 0; i < 128; i++) {
 8003db8:	2300      	movs	r3, #0
 8003dba:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
 8003dbe:	e01a      	b.n	8003df6 <SplashScreenTask+0x13e>
		if(HAL_I2C_IsDeviceReady (&hi2c1, i << 1, 10, 250) == HAL_OK) {
 8003dc0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	b299      	uxth	r1, r3
 8003dca:	23fa      	movs	r3, #250	; 0xfa
 8003dcc:	220a      	movs	r2, #10
 8003dce:	4834      	ldr	r0, [pc, #208]	; (8003ea0 <SplashScreenTask+0x1e8>)
 8003dd0:	f000 feba 	bl	8004b48 <HAL_I2C_IsDeviceReady>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d108      	bne.n	8003dec <SplashScreenTask+0x134>
			sprintf(deviceString, "%s %d", deviceString, i);
 8003dda:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003dde:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8003de2:	f107 0094 	add.w	r0, r7, #148	; 0x94
 8003de6:	492f      	ldr	r1, [pc, #188]	; (8003ea4 <SplashScreenTask+0x1ec>)
 8003de8:	f005 fec8 	bl	8009b7c <siprintf>
	for(char i = 0; i < 128; i++) {
 8003dec:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003df0:	3301      	adds	r3, #1
 8003df2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
 8003df6:	f997 31ff 	ldrsb.w	r3, [r7, #511]	; 0x1ff
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	dae0      	bge.n	8003dc0 <SplashScreenTask+0x108>
		}
	}

	//Confirm communication with the RTC
	struct Time thisTime = RTC_get_time_date();
 8003dfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e02:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7fc feb0 	bl	8000b6c <RTC_get_time_date>
	char timeDateString[128];
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 8003e0c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e10:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003e14:	78db      	ldrb	r3, [r3, #3]
 8003e16:	461a      	mov	r2, r3
 8003e18:	4613      	mov	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	4413      	add	r3, r2
 8003e1e:	005b      	lsls	r3, r3, #1
 8003e20:	4a21      	ldr	r2, [pc, #132]	; (8003ea8 <SplashScreenTask+0x1f0>)
 8003e22:	1899      	adds	r1, r3, r2
 8003e24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e28:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003e2c:	791b      	ldrb	r3, [r3, #4]
 8003e2e:	469c      	mov	ip, r3
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 8003e30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e34:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003e38:	795b      	ldrb	r3, [r3, #5]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 8003e3a:	461c      	mov	r4, r3
 8003e3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e40:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8003e44:	689b      	ldr	r3, [r3, #8]
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 8003e46:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e4a:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003e4e:	7892      	ldrb	r2, [r2, #2]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 8003e50:	4615      	mov	r5, r2
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 8003e52:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e56:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003e5a:	7852      	ldrb	r2, [r2, #1]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 8003e5c:	4616      	mov	r6, r2
			thisTime.month, thisTime.year, thisTime.hours, thisTime.minutes, thisTime.seconds);
 8003e5e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003e62:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003e66:	7812      	ldrb	r2, [r2, #0]
	sprintf(timeDateString, "%s %d / %d / %d %d:%d:%d", dayName[thisTime.weekday], thisTime.day,
 8003e68:	f107 0008 	add.w	r0, r7, #8
 8003e6c:	9204      	str	r2, [sp, #16]
 8003e6e:	9603      	str	r6, [sp, #12]
 8003e70:	9502      	str	r5, [sp, #8]
 8003e72:	9301      	str	r3, [sp, #4]
 8003e74:	9400      	str	r4, [sp, #0]
 8003e76:	4663      	mov	r3, ip
 8003e78:	460a      	mov	r2, r1
 8003e7a:	490c      	ldr	r1, [pc, #48]	; (8003eac <SplashScreenTask+0x1f4>)
 8003e7c:	f005 fe7e 	bl	8009b7c <siprintf>

	//switch to the main menu
	xTaskNotify(changeScreenTaskHandle, MAIN_MENU, eSetValueWithOverwrite);
 8003e80:	4b0b      	ldr	r3, [pc, #44]	; (8003eb0 <SplashScreenTask+0x1f8>)
 8003e82:	6818      	ldr	r0, [r3, #0]
 8003e84:	2300      	movs	r3, #0
 8003e86:	2203      	movs	r2, #3
 8003e88:	2102      	movs	r1, #2
 8003e8a:	f004 fee3 	bl	8008c54 <xTaskGenericNotify>

	while(1);
 8003e8e:	e7fe      	b.n	8003e8e <SplashScreenTask+0x1d6>
 8003e90:	08035bf4 	.word	0x08035bf4
 8003e94:	2000401c 	.word	0x2000401c
 8003e98:	0800a510 	.word	0x0800a510
 8003e9c:	0800a558 	.word	0x0800a558
 8003ea0:	20004d94 	.word	0x20004d94
 8003ea4:	0800a534 	.word	0x0800a534
 8003ea8:	0800db5c 	.word	0x0800db5c
 8003eac:	0800a53c 	.word	0x0800a53c
 8003eb0:	20004ed8 	.word	0x20004ed8

08003eb4 <Char_To_Bmp>:
}

/**
 * Converts a char to a bitmap represnting that number.
 */
unsigned int* Char_To_Bmp(char c) {
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	4603      	mov	r3, r0
 8003ebc:	71fb      	strb	r3, [r7, #7]
	switch(c) {
 8003ebe:	79fb      	ldrb	r3, [r7, #7]
 8003ec0:	3b30      	subs	r3, #48	; 0x30
 8003ec2:	2b09      	cmp	r3, #9
 8003ec4:	d82a      	bhi.n	8003f1c <Char_To_Bmp+0x68>
 8003ec6:	a201      	add	r2, pc, #4	; (adr r2, 8003ecc <Char_To_Bmp+0x18>)
 8003ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ecc:	08003ef5 	.word	0x08003ef5
 8003ed0:	08003ef9 	.word	0x08003ef9
 8003ed4:	08003efd 	.word	0x08003efd
 8003ed8:	08003f01 	.word	0x08003f01
 8003edc:	08003f05 	.word	0x08003f05
 8003ee0:	08003f09 	.word	0x08003f09
 8003ee4:	08003f0d 	.word	0x08003f0d
 8003ee8:	08003f11 	.word	0x08003f11
 8003eec:	08003f15 	.word	0x08003f15
 8003ef0:	08003f19 	.word	0x08003f19
	case '0':
		return num_0;
 8003ef4:	4b0d      	ldr	r3, [pc, #52]	; (8003f2c <Char_To_Bmp+0x78>)
 8003ef6:	e012      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '1':
		return num_1;
 8003ef8:	4b0d      	ldr	r3, [pc, #52]	; (8003f30 <Char_To_Bmp+0x7c>)
 8003efa:	e010      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '2':
		return num_2;
 8003efc:	4b0d      	ldr	r3, [pc, #52]	; (8003f34 <Char_To_Bmp+0x80>)
 8003efe:	e00e      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '3':
		return num_3;
 8003f00:	4b0d      	ldr	r3, [pc, #52]	; (8003f38 <Char_To_Bmp+0x84>)
 8003f02:	e00c      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '4':
		return num_4;
 8003f04:	4b0d      	ldr	r3, [pc, #52]	; (8003f3c <Char_To_Bmp+0x88>)
 8003f06:	e00a      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '5':
		return num_5;
 8003f08:	4b0d      	ldr	r3, [pc, #52]	; (8003f40 <Char_To_Bmp+0x8c>)
 8003f0a:	e008      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '6':
		return num_6;
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <Char_To_Bmp+0x90>)
 8003f0e:	e006      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '7':
		return num_7;
 8003f10:	4b0d      	ldr	r3, [pc, #52]	; (8003f48 <Char_To_Bmp+0x94>)
 8003f12:	e004      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '8':
		return num_8;
 8003f14:	4b0d      	ldr	r3, [pc, #52]	; (8003f4c <Char_To_Bmp+0x98>)
 8003f16:	e002      	b.n	8003f1e <Char_To_Bmp+0x6a>
	case '9':
		return num_9;
 8003f18:	4b0d      	ldr	r3, [pc, #52]	; (8003f50 <Char_To_Bmp+0x9c>)
 8003f1a:	e000      	b.n	8003f1e <Char_To_Bmp+0x6a>
	}

	return num_0;
 8003f1c:	4b03      	ldr	r3, [pc, #12]	; (8003f2c <Char_To_Bmp+0x78>)
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	0800dba4 	.word	0x0800dba4
 8003f30:	08011bac 	.word	0x08011bac
 8003f34:	08015bb4 	.word	0x08015bb4
 8003f38:	08019bbc 	.word	0x08019bbc
 8003f3c:	0801dbc4 	.word	0x0801dbc4
 8003f40:	08021bcc 	.word	0x08021bcc
 8003f44:	08025bd4 	.word	0x08025bd4
 8003f48:	08029bdc 	.word	0x08029bdc
 8003f4c:	0802dbe4 	.word	0x0802dbe4
 8003f50:	08031bec 	.word	0x08031bec

08003f54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003f54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f8c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003f58:	f7ff f99c 	bl	8003294 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f5c:	480c      	ldr	r0, [pc, #48]	; (8003f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8003f5e:	490d      	ldr	r1, [pc, #52]	; (8003f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f60:	4a0d      	ldr	r2, [pc, #52]	; (8003f98 <LoopForever+0xe>)
  movs r3, #0
 8003f62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f64:	e002      	b.n	8003f6c <LoopCopyDataInit>

08003f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f6a:	3304      	adds	r3, #4

08003f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f70:	d3f9      	bcc.n	8003f66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f72:	4a0a      	ldr	r2, [pc, #40]	; (8003f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f74:	4c0a      	ldr	r4, [pc, #40]	; (8003fa0 <LoopForever+0x16>)
  movs r3, #0
 8003f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f78:	e001      	b.n	8003f7e <LoopFillZerobss>

08003f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f7c:	3204      	adds	r2, #4

08003f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f80:	d3fb      	bcc.n	8003f7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f82:	f005 fcb1 	bl	80098e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003f86:	f7fe fc97 	bl	80028b8 <main>

08003f8a <LoopForever>:

LoopForever:
    b LoopForever
 8003f8a:	e7fe      	b.n	8003f8a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003f8c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8003f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f94:	20004098 	.word	0x20004098
  ldr r2, =_sidata
 8003f98:	0809b3b8 	.word	0x0809b3b8
  ldr r2, =_sbss
 8003f9c:	20004098 	.word	0x20004098
  ldr r4, =_ebss
 8003fa0:	20009eb8 	.word	0x20009eb8

08003fa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003fa4:	e7fe      	b.n	8003fa4 <ADC1_2_IRQHandler>

08003fa6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fa6:	b580      	push	{r7, lr}
 8003fa8:	b082      	sub	sp, #8
 8003faa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003fac:	2300      	movs	r3, #0
 8003fae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fb0:	2003      	movs	r0, #3
 8003fb2:	f000 f902 	bl	80041ba <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fb6:	200f      	movs	r0, #15
 8003fb8:	f7ff f898 	bl	80030ec <HAL_InitTick>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d002      	beq.n	8003fc8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	71fb      	strb	r3, [r7, #7]
 8003fc6:	e001      	b.n	8003fcc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003fc8:	f7fe ff4a 	bl	8002e60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003fdc:	4b06      	ldr	r3, [pc, #24]	; (8003ff8 <HAL_IncTick+0x20>)
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	4b06      	ldr	r3, [pc, #24]	; (8003ffc <HAL_IncTick+0x24>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	4a04      	ldr	r2, [pc, #16]	; (8003ffc <HAL_IncTick+0x24>)
 8003fea:	6013      	str	r3, [r2, #0]
}
 8003fec:	bf00      	nop
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	2000402c 	.word	0x2000402c
 8003ffc:	20004f30 	.word	0x20004f30

08004000 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  return uwTick;
 8004004:	4b03      	ldr	r3, [pc, #12]	; (8004014 <HAL_GetTick+0x14>)
 8004006:	681b      	ldr	r3, [r3, #0]
}
 8004008:	4618      	mov	r0, r3
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	20004f30 	.word	0x20004f30

08004018 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004020:	f7ff ffee 	bl	8004000 <HAL_GetTick>
 8004024:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004030:	d005      	beq.n	800403e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004032:	4b0a      	ldr	r3, [pc, #40]	; (800405c <HAL_Delay+0x44>)
 8004034:	781b      	ldrb	r3, [r3, #0]
 8004036:	461a      	mov	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	4413      	add	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800403e:	bf00      	nop
 8004040:	f7ff ffde 	bl	8004000 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	429a      	cmp	r2, r3
 800404e:	d8f7      	bhi.n	8004040 <HAL_Delay+0x28>
  {
  }
}
 8004050:	bf00      	nop
 8004052:	bf00      	nop
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	2000402c 	.word	0x2000402c

08004060 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f003 0307 	and.w	r3, r3, #7
 800406e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004070:	4b0c      	ldr	r3, [pc, #48]	; (80040a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004076:	68ba      	ldr	r2, [r7, #8]
 8004078:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800407c:	4013      	ands	r3, r2
 800407e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004088:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800408c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004090:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004092:	4a04      	ldr	r2, [pc, #16]	; (80040a4 <__NVIC_SetPriorityGrouping+0x44>)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	60d3      	str	r3, [r2, #12]
}
 8004098:	bf00      	nop
 800409a:	3714      	adds	r7, #20
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	e000ed00 	.word	0xe000ed00

080040a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040a8:	b480      	push	{r7}
 80040aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040ac:	4b04      	ldr	r3, [pc, #16]	; (80040c0 <__NVIC_GetPriorityGrouping+0x18>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	0a1b      	lsrs	r3, r3, #8
 80040b2:	f003 0307 	and.w	r3, r3, #7
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	e000ed00 	.word	0xe000ed00

080040c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b083      	sub	sp, #12
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	4603      	mov	r3, r0
 80040cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	db0b      	blt.n	80040ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040d6:	79fb      	ldrb	r3, [r7, #7]
 80040d8:	f003 021f 	and.w	r2, r3, #31
 80040dc:	4907      	ldr	r1, [pc, #28]	; (80040fc <__NVIC_EnableIRQ+0x38>)
 80040de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e2:	095b      	lsrs	r3, r3, #5
 80040e4:	2001      	movs	r0, #1
 80040e6:	fa00 f202 	lsl.w	r2, r0, r2
 80040ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040ee:	bf00      	nop
 80040f0:	370c      	adds	r7, #12
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
 80040fa:	bf00      	nop
 80040fc:	e000e100 	.word	0xe000e100

08004100 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	6039      	str	r1, [r7, #0]
 800410a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800410c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004110:	2b00      	cmp	r3, #0
 8004112:	db0a      	blt.n	800412a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	b2da      	uxtb	r2, r3
 8004118:	490c      	ldr	r1, [pc, #48]	; (800414c <__NVIC_SetPriority+0x4c>)
 800411a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411e:	0112      	lsls	r2, r2, #4
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	440b      	add	r3, r1
 8004124:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004128:	e00a      	b.n	8004140 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	b2da      	uxtb	r2, r3
 800412e:	4908      	ldr	r1, [pc, #32]	; (8004150 <__NVIC_SetPriority+0x50>)
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	f003 030f 	and.w	r3, r3, #15
 8004136:	3b04      	subs	r3, #4
 8004138:	0112      	lsls	r2, r2, #4
 800413a:	b2d2      	uxtb	r2, r2
 800413c:	440b      	add	r3, r1
 800413e:	761a      	strb	r2, [r3, #24]
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr
 800414c:	e000e100 	.word	0xe000e100
 8004150:	e000ed00 	.word	0xe000ed00

08004154 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004154:	b480      	push	{r7}
 8004156:	b089      	sub	sp, #36	; 0x24
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f003 0307 	and.w	r3, r3, #7
 8004166:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	f1c3 0307 	rsb	r3, r3, #7
 800416e:	2b04      	cmp	r3, #4
 8004170:	bf28      	it	cs
 8004172:	2304      	movcs	r3, #4
 8004174:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	3304      	adds	r3, #4
 800417a:	2b06      	cmp	r3, #6
 800417c:	d902      	bls.n	8004184 <NVIC_EncodePriority+0x30>
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	3b03      	subs	r3, #3
 8004182:	e000      	b.n	8004186 <NVIC_EncodePriority+0x32>
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004188:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	fa02 f303 	lsl.w	r3, r2, r3
 8004192:	43da      	mvns	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	401a      	ands	r2, r3
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800419c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	fa01 f303 	lsl.w	r3, r1, r3
 80041a6:	43d9      	mvns	r1, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041ac:	4313      	orrs	r3, r2
         );
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3724      	adds	r7, #36	; 0x24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr

080041ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b082      	sub	sp, #8
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f7ff ff4c 	bl	8004060 <__NVIC_SetPriorityGrouping>
}
 80041c8:	bf00      	nop
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
 80041dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80041de:	2300      	movs	r3, #0
 80041e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80041e2:	f7ff ff61 	bl	80040a8 <__NVIC_GetPriorityGrouping>
 80041e6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	68b9      	ldr	r1, [r7, #8]
 80041ec:	6978      	ldr	r0, [r7, #20]
 80041ee:	f7ff ffb1 	bl	8004154 <NVIC_EncodePriority>
 80041f2:	4602      	mov	r2, r0
 80041f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041f8:	4611      	mov	r1, r2
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7ff ff80 	bl	8004100 <__NVIC_SetPriority>
}
 8004200:	bf00      	nop
 8004202:	3718      	adds	r7, #24
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b082      	sub	sp, #8
 800420c:	af00      	add	r7, sp, #0
 800420e:	4603      	mov	r3, r0
 8004210:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff ff54 	bl	80040c4 <__NVIC_EnableIRQ>
}
 800421c:	bf00      	nop
 800421e:	3708      	adds	r7, #8
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d101      	bne.n	8004236 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e054      	b.n	80042e0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	7f5b      	ldrb	r3, [r3, #29]
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f7fe fe32 	bl	8002eb0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2202      	movs	r2, #2
 8004250:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	791b      	ldrb	r3, [r3, #4]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10c      	bne.n	8004274 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a22      	ldr	r2, [pc, #136]	; (80042e8 <HAL_CRC_Init+0xc4>)
 8004260:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	689a      	ldr	r2, [r3, #8]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f022 0218 	bic.w	r2, r2, #24
 8004270:	609a      	str	r2, [r3, #8]
 8004272:	e00c      	b.n	800428e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6899      	ldr	r1, [r3, #8]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	461a      	mov	r2, r3
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f834 	bl	80042ec <HAL_CRCEx_Polynomial_Set>
 8004284:	4603      	mov	r3, r0
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e028      	b.n	80042e0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	795b      	ldrb	r3, [r3, #5]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d105      	bne.n	80042a2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800429e:	611a      	str	r2, [r3, #16]
 80042a0:	e004      	b.n	80042ac <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6912      	ldr	r2, [r2, #16]
 80042aa:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	695a      	ldr	r2, [r3, #20]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	699a      	ldr	r2, [r3, #24]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	430a      	orrs	r2, r1
 80042d6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3708      	adds	r7, #8
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	04c11db7 	.word	0x04c11db7

080042ec <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80042ec:	b480      	push	{r7}
 80042ee:	b087      	sub	sp, #28
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042f8:	2300      	movs	r3, #0
 80042fa:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 80042fc:	231f      	movs	r3, #31
 80042fe:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004300:	bf00      	nop
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1e5a      	subs	r2, r3, #1
 8004306:	613a      	str	r2, [r7, #16]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d009      	beq.n	8004320 <HAL_CRCEx_Polynomial_Set+0x34>
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	f003 031f 	and.w	r3, r3, #31
 8004312:	68ba      	ldr	r2, [r7, #8]
 8004314:	fa22 f303 	lsr.w	r3, r2, r3
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0f0      	beq.n	8004302 <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2b18      	cmp	r3, #24
 8004324:	d846      	bhi.n	80043b4 <HAL_CRCEx_Polynomial_Set+0xc8>
 8004326:	a201      	add	r2, pc, #4	; (adr r2, 800432c <HAL_CRCEx_Polynomial_Set+0x40>)
 8004328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432c:	080043bb 	.word	0x080043bb
 8004330:	080043b5 	.word	0x080043b5
 8004334:	080043b5 	.word	0x080043b5
 8004338:	080043b5 	.word	0x080043b5
 800433c:	080043b5 	.word	0x080043b5
 8004340:	080043b5 	.word	0x080043b5
 8004344:	080043b5 	.word	0x080043b5
 8004348:	080043b5 	.word	0x080043b5
 800434c:	080043a9 	.word	0x080043a9
 8004350:	080043b5 	.word	0x080043b5
 8004354:	080043b5 	.word	0x080043b5
 8004358:	080043b5 	.word	0x080043b5
 800435c:	080043b5 	.word	0x080043b5
 8004360:	080043b5 	.word	0x080043b5
 8004364:	080043b5 	.word	0x080043b5
 8004368:	080043b5 	.word	0x080043b5
 800436c:	0800439d 	.word	0x0800439d
 8004370:	080043b5 	.word	0x080043b5
 8004374:	080043b5 	.word	0x080043b5
 8004378:	080043b5 	.word	0x080043b5
 800437c:	080043b5 	.word	0x080043b5
 8004380:	080043b5 	.word	0x080043b5
 8004384:	080043b5 	.word	0x080043b5
 8004388:	080043b5 	.word	0x080043b5
 800438c:	08004391 	.word	0x08004391
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	2b06      	cmp	r3, #6
 8004394:	d913      	bls.n	80043be <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800439a:	e010      	b.n	80043be <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	2b07      	cmp	r3, #7
 80043a0:	d90f      	bls.n	80043c2 <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80043a6:	e00c      	b.n	80043c2 <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	2b0f      	cmp	r3, #15
 80043ac:	d90b      	bls.n	80043c6 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80043b2:	e008      	b.n	80043c6 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	75fb      	strb	r3, [r7, #23]
      break;
 80043b8:	e006      	b.n	80043c8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80043ba:	bf00      	nop
 80043bc:	e004      	b.n	80043c8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80043be:	bf00      	nop
 80043c0:	e002      	b.n	80043c8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80043c2:	bf00      	nop
 80043c4:	e000      	b.n	80043c8 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80043c6:	bf00      	nop
  }
  if (status == HAL_OK)
 80043c8:	7dfb      	ldrb	r3, [r7, #23]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10d      	bne.n	80043ea <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	f023 0118 	bic.w	r1, r3, #24
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 80043ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	371c      	adds	r7, #28
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004406:	e17f      	b.n	8004708 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	2101      	movs	r1, #1
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	fa01 f303 	lsl.w	r3, r1, r3
 8004414:	4013      	ands	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 8171 	beq.w	8004702 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 0303 	and.w	r3, r3, #3
 8004428:	2b01      	cmp	r3, #1
 800442a:	d005      	beq.n	8004438 <HAL_GPIO_Init+0x40>
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 0303 	and.w	r3, r3, #3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d130      	bne.n	800449a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	689b      	ldr	r3, [r3, #8]
 800443c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	2203      	movs	r2, #3
 8004444:	fa02 f303 	lsl.w	r3, r2, r3
 8004448:	43db      	mvns	r3, r3
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	4013      	ands	r3, r2
 800444e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	68da      	ldr	r2, [r3, #12]
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	fa02 f303 	lsl.w	r3, r2, r3
 800445c:	693a      	ldr	r2, [r7, #16]
 800445e:	4313      	orrs	r3, r2
 8004460:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800446e:	2201      	movs	r2, #1
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	43db      	mvns	r3, r3
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4013      	ands	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	091b      	lsrs	r3, r3, #4
 8004484:	f003 0201 	and.w	r2, r3, #1
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	2b03      	cmp	r3, #3
 80044a4:	d118      	bne.n	80044d8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80044ac:	2201      	movs	r2, #1
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	693a      	ldr	r2, [r7, #16]
 80044b8:	4013      	ands	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	08db      	lsrs	r3, r3, #3
 80044c2:	f003 0201 	and.w	r2, r3, #1
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	693a      	ldr	r2, [r7, #16]
 80044d6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f003 0303 	and.w	r3, r3, #3
 80044e0:	2b03      	cmp	r3, #3
 80044e2:	d017      	beq.n	8004514 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	68db      	ldr	r3, [r3, #12]
 80044e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	2203      	movs	r2, #3
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	43db      	mvns	r3, r3
 80044f6:	693a      	ldr	r2, [r7, #16]
 80044f8:	4013      	ands	r3, r2
 80044fa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	fa02 f303 	lsl.w	r3, r2, r3
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	4313      	orrs	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f003 0303 	and.w	r3, r3, #3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d123      	bne.n	8004568 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	08da      	lsrs	r2, r3, #3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	3208      	adds	r2, #8
 8004528:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800452c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	f003 0307 	and.w	r3, r3, #7
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	220f      	movs	r2, #15
 8004538:	fa02 f303 	lsl.w	r3, r2, r3
 800453c:	43db      	mvns	r3, r3
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	4013      	ands	r3, r2
 8004542:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	691a      	ldr	r2, [r3, #16]
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f003 0307 	and.w	r3, r3, #7
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	fa02 f303 	lsl.w	r3, r2, r3
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	4313      	orrs	r3, r2
 8004558:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	08da      	lsrs	r2, r3, #3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3208      	adds	r2, #8
 8004562:	6939      	ldr	r1, [r7, #16]
 8004564:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	005b      	lsls	r3, r3, #1
 8004572:	2203      	movs	r2, #3
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	43db      	mvns	r3, r3
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	4013      	ands	r3, r2
 800457e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f003 0203 	and.w	r2, r3, #3
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	005b      	lsls	r3, r3, #1
 800458c:	fa02 f303 	lsl.w	r3, r2, r3
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	f000 80ac 	beq.w	8004702 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045aa:	4b5f      	ldr	r3, [pc, #380]	; (8004728 <HAL_GPIO_Init+0x330>)
 80045ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ae:	4a5e      	ldr	r2, [pc, #376]	; (8004728 <HAL_GPIO_Init+0x330>)
 80045b0:	f043 0301 	orr.w	r3, r3, #1
 80045b4:	6613      	str	r3, [r2, #96]	; 0x60
 80045b6:	4b5c      	ldr	r3, [pc, #368]	; (8004728 <HAL_GPIO_Init+0x330>)
 80045b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	60bb      	str	r3, [r7, #8]
 80045c0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80045c2:	4a5a      	ldr	r2, [pc, #360]	; (800472c <HAL_GPIO_Init+0x334>)
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	089b      	lsrs	r3, r3, #2
 80045c8:	3302      	adds	r3, #2
 80045ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f003 0303 	and.w	r3, r3, #3
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	220f      	movs	r2, #15
 80045da:	fa02 f303 	lsl.w	r3, r2, r3
 80045de:	43db      	mvns	r3, r3
 80045e0:	693a      	ldr	r2, [r7, #16]
 80045e2:	4013      	ands	r3, r2
 80045e4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80045ec:	d025      	beq.n	800463a <HAL_GPIO_Init+0x242>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a4f      	ldr	r2, [pc, #316]	; (8004730 <HAL_GPIO_Init+0x338>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d01f      	beq.n	8004636 <HAL_GPIO_Init+0x23e>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a4e      	ldr	r2, [pc, #312]	; (8004734 <HAL_GPIO_Init+0x33c>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d019      	beq.n	8004632 <HAL_GPIO_Init+0x23a>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a4d      	ldr	r2, [pc, #308]	; (8004738 <HAL_GPIO_Init+0x340>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d013      	beq.n	800462e <HAL_GPIO_Init+0x236>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a4c      	ldr	r2, [pc, #304]	; (800473c <HAL_GPIO_Init+0x344>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d00d      	beq.n	800462a <HAL_GPIO_Init+0x232>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a4b      	ldr	r2, [pc, #300]	; (8004740 <HAL_GPIO_Init+0x348>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d007      	beq.n	8004626 <HAL_GPIO_Init+0x22e>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a4a      	ldr	r2, [pc, #296]	; (8004744 <HAL_GPIO_Init+0x34c>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d101      	bne.n	8004622 <HAL_GPIO_Init+0x22a>
 800461e:	2306      	movs	r3, #6
 8004620:	e00c      	b.n	800463c <HAL_GPIO_Init+0x244>
 8004622:	2307      	movs	r3, #7
 8004624:	e00a      	b.n	800463c <HAL_GPIO_Init+0x244>
 8004626:	2305      	movs	r3, #5
 8004628:	e008      	b.n	800463c <HAL_GPIO_Init+0x244>
 800462a:	2304      	movs	r3, #4
 800462c:	e006      	b.n	800463c <HAL_GPIO_Init+0x244>
 800462e:	2303      	movs	r3, #3
 8004630:	e004      	b.n	800463c <HAL_GPIO_Init+0x244>
 8004632:	2302      	movs	r3, #2
 8004634:	e002      	b.n	800463c <HAL_GPIO_Init+0x244>
 8004636:	2301      	movs	r3, #1
 8004638:	e000      	b.n	800463c <HAL_GPIO_Init+0x244>
 800463a:	2300      	movs	r3, #0
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	f002 0203 	and.w	r2, r2, #3
 8004642:	0092      	lsls	r2, r2, #2
 8004644:	4093      	lsls	r3, r2
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	4313      	orrs	r3, r2
 800464a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800464c:	4937      	ldr	r1, [pc, #220]	; (800472c <HAL_GPIO_Init+0x334>)
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	089b      	lsrs	r3, r3, #2
 8004652:	3302      	adds	r3, #2
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800465a:	4b3b      	ldr	r3, [pc, #236]	; (8004748 <HAL_GPIO_Init+0x350>)
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	43db      	mvns	r3, r3
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	4013      	ands	r3, r2
 8004668:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d003      	beq.n	800467e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4313      	orrs	r3, r2
 800467c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800467e:	4a32      	ldr	r2, [pc, #200]	; (8004748 <HAL_GPIO_Init+0x350>)
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004684:	4b30      	ldr	r3, [pc, #192]	; (8004748 <HAL_GPIO_Init+0x350>)
 8004686:	68db      	ldr	r3, [r3, #12]
 8004688:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	43db      	mvns	r3, r3
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	4013      	ands	r3, r2
 8004692:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800469c:	2b00      	cmp	r3, #0
 800469e:	d003      	beq.n	80046a8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046a8:	4a27      	ldr	r2, [pc, #156]	; (8004748 <HAL_GPIO_Init+0x350>)
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80046ae:	4b26      	ldr	r3, [pc, #152]	; (8004748 <HAL_GPIO_Init+0x350>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	43db      	mvns	r3, r3
 80046b8:	693a      	ldr	r2, [r7, #16]
 80046ba:	4013      	ands	r3, r2
 80046bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80046d2:	4a1d      	ldr	r2, [pc, #116]	; (8004748 <HAL_GPIO_Init+0x350>)
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80046d8:	4b1b      	ldr	r3, [pc, #108]	; (8004748 <HAL_GPIO_Init+0x350>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	43db      	mvns	r3, r3
 80046e2:	693a      	ldr	r2, [r7, #16]
 80046e4:	4013      	ands	r3, r2
 80046e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046fc:	4a12      	ldr	r2, [pc, #72]	; (8004748 <HAL_GPIO_Init+0x350>)
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	3301      	adds	r3, #1
 8004706:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	fa22 f303 	lsr.w	r3, r2, r3
 8004712:	2b00      	cmp	r3, #0
 8004714:	f47f ae78 	bne.w	8004408 <HAL_GPIO_Init+0x10>
  }
}
 8004718:	bf00      	nop
 800471a:	bf00      	nop
 800471c:	371c      	adds	r7, #28
 800471e:	46bd      	mov	sp, r7
 8004720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	40021000 	.word	0x40021000
 800472c:	40010000 	.word	0x40010000
 8004730:	48000400 	.word	0x48000400
 8004734:	48000800 	.word	0x48000800
 8004738:	48000c00 	.word	0x48000c00
 800473c:	48001000 	.word	0x48001000
 8004740:	48001400 	.word	0x48001400
 8004744:	48001800 	.word	0x48001800
 8004748:	40010400 	.word	0x40010400

0800474c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
 8004754:	460b      	mov	r3, r1
 8004756:	807b      	strh	r3, [r7, #2]
 8004758:	4613      	mov	r3, r2
 800475a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800475c:	787b      	ldrb	r3, [r7, #1]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004762:	887a      	ldrh	r2, [r7, #2]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004768:	e002      	b.n	8004770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800476a:	887a      	ldrh	r2, [r7, #2]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
 8004784:	460b      	mov	r3, r1
 8004786:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800478e:	887a      	ldrh	r2, [r7, #2]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4013      	ands	r3, r2
 8004794:	041a      	lsls	r2, r3, #16
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	43d9      	mvns	r1, r3
 800479a:	887b      	ldrh	r3, [r7, #2]
 800479c:	400b      	ands	r3, r1
 800479e:	431a      	orrs	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	619a      	str	r2, [r3, #24]
}
 80047a4:	bf00      	nop
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b082      	sub	sp, #8
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80047ba:	4b08      	ldr	r3, [pc, #32]	; (80047dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047bc:	695a      	ldr	r2, [r3, #20]
 80047be:	88fb      	ldrh	r3, [r7, #6]
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d006      	beq.n	80047d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80047c6:	4a05      	ldr	r2, [pc, #20]	; (80047dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80047cc:	88fb      	ldrh	r3, [r7, #6]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f000 f806 	bl	80047e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80047d4:	bf00      	nop
 80047d6:	3708      	adds	r7, #8
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40010400 	.word	0x40010400

080047e0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	4603      	mov	r3, r0
 80047e8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80047ea:	bf00      	nop
 80047ec:	370c      	adds	r7, #12
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr

080047f6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80047f6:	b580      	push	{r7, lr}
 80047f8:	b082      	sub	sp, #8
 80047fa:	af00      	add	r7, sp, #0
 80047fc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e081      	b.n	800490c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800480e:	b2db      	uxtb	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	d106      	bne.n	8004822 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f7fe fb67 	bl	8002ef0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2224      	movs	r2, #36	; 0x24
 8004826:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f022 0201 	bic.w	r2, r2, #1
 8004838:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004846:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689a      	ldr	r2, [r3, #8]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004856:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d107      	bne.n	8004870 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800486c:	609a      	str	r2, [r3, #8]
 800486e:	e006      	b.n	800487e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800487c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	68db      	ldr	r3, [r3, #12]
 8004882:	2b02      	cmp	r3, #2
 8004884:	d104      	bne.n	8004890 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800488e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6812      	ldr	r2, [r2, #0]
 800489a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800489e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048a2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68da      	ldr	r2, [r3, #12]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80048b2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	691a      	ldr	r2, [r3, #16]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	695b      	ldr	r3, [r3, #20]
 80048bc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	430a      	orrs	r2, r1
 80048cc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	69d9      	ldr	r1, [r3, #28]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a1a      	ldr	r2, [r3, #32]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	430a      	orrs	r2, r1
 80048dc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0201 	orr.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2220      	movs	r2, #32
 80048f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800490a:	2300      	movs	r3, #0
}
 800490c:	4618      	mov	r0, r3
 800490e:	3708      	adds	r7, #8
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}

08004914 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b088      	sub	sp, #32
 8004918:	af02      	add	r7, sp, #8
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	4608      	mov	r0, r1
 800491e:	4611      	mov	r1, r2
 8004920:	461a      	mov	r2, r3
 8004922:	4603      	mov	r3, r0
 8004924:	817b      	strh	r3, [r7, #10]
 8004926:	460b      	mov	r3, r1
 8004928:	813b      	strh	r3, [r7, #8]
 800492a:	4613      	mov	r3, r2
 800492c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b20      	cmp	r3, #32
 8004938:	f040 80fd 	bne.w	8004b36 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800493c:	6a3b      	ldr	r3, [r7, #32]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d002      	beq.n	8004948 <HAL_I2C_Mem_Read+0x34>
 8004942:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004944:	2b00      	cmp	r3, #0
 8004946:	d105      	bne.n	8004954 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800494e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e0f1      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_I2C_Mem_Read+0x4e>
 800495e:	2302      	movs	r3, #2
 8004960:	e0ea      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2201      	movs	r2, #1
 8004966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800496a:	f7ff fb49 	bl	8004000 <HAL_GetTick>
 800496e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	9300      	str	r3, [sp, #0]
 8004974:	2319      	movs	r3, #25
 8004976:	2201      	movs	r2, #1
 8004978:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 fa63 	bl	8004e48 <I2C_WaitOnFlagUntilTimeout>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e0d5      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2222      	movs	r2, #34	; 0x22
 8004990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2240      	movs	r2, #64	; 0x40
 8004998:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6a3a      	ldr	r2, [r7, #32]
 80049a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80049ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2200      	movs	r2, #0
 80049b2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049b4:	88f8      	ldrh	r0, [r7, #6]
 80049b6:	893a      	ldrh	r2, [r7, #8]
 80049b8:	8979      	ldrh	r1, [r7, #10]
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	9301      	str	r3, [sp, #4]
 80049be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	4603      	mov	r3, r0
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 f9c7 	bl	8004d58 <I2C_RequestMemoryRead>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d005      	beq.n	80049dc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2200      	movs	r2, #0
 80049d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e0ad      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049e0:	b29b      	uxth	r3, r3
 80049e2:	2bff      	cmp	r3, #255	; 0xff
 80049e4:	d90e      	bls.n	8004a04 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	22ff      	movs	r2, #255	; 0xff
 80049ea:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f0:	b2da      	uxtb	r2, r3
 80049f2:	8979      	ldrh	r1, [r7, #10]
 80049f4:	4b52      	ldr	r3, [pc, #328]	; (8004b40 <HAL_I2C_Mem_Read+0x22c>)
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f000 fbcb 	bl	8005198 <I2C_TransferConfig>
 8004a02:	e00f      	b.n	8004a24 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a12:	b2da      	uxtb	r2, r3
 8004a14:	8979      	ldrh	r1, [r7, #10]
 8004a16:	4b4a      	ldr	r3, [pc, #296]	; (8004b40 <HAL_I2C_Mem_Read+0x22c>)
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 fbba 	bl	8005198 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	9300      	str	r3, [sp, #0]
 8004a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	2104      	movs	r1, #4
 8004a2e:	68f8      	ldr	r0, [r7, #12]
 8004a30:	f000 fa0a 	bl	8004e48 <I2C_WaitOnFlagUntilTimeout>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e07c      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a48:	b2d2      	uxtb	r2, r2
 8004a4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d034      	beq.n	8004ae4 <HAL_I2C_Mem_Read+0x1d0>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d130      	bne.n	8004ae4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2180      	movs	r1, #128	; 0x80
 8004a8c:	68f8      	ldr	r0, [r7, #12]
 8004a8e:	f000 f9db 	bl	8004e48 <I2C_WaitOnFlagUntilTimeout>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e04d      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	2bff      	cmp	r3, #255	; 0xff
 8004aa4:	d90e      	bls.n	8004ac4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	22ff      	movs	r2, #255	; 0xff
 8004aaa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	8979      	ldrh	r1, [r7, #10]
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 fb6b 	bl	8005198 <I2C_TransferConfig>
 8004ac2:	e00f      	b.n	8004ae4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad2:	b2da      	uxtb	r2, r3
 8004ad4:	8979      	ldrh	r1, [r7, #10]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f000 fb5a 	bl	8005198 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d19a      	bne.n	8004a24 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aee:	697a      	ldr	r2, [r7, #20]
 8004af0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 fa28 	bl	8004f48 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e01a      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2220      	movs	r2, #32
 8004b08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6859      	ldr	r1, [r3, #4]
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	4b0b      	ldr	r3, [pc, #44]	; (8004b44 <HAL_I2C_Mem_Read+0x230>)
 8004b16:	400b      	ands	r3, r1
 8004b18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	e000      	b.n	8004b38 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004b36:	2302      	movs	r3, #2
  }
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3718      	adds	r7, #24
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	80002400 	.word	0x80002400
 8004b44:	fe00e800 	.word	0xfe00e800

08004b48 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af02      	add	r7, sp, #8
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	607a      	str	r2, [r7, #4]
 8004b52:	603b      	str	r3, [r7, #0]
 8004b54:	460b      	mov	r3, r1
 8004b56:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b62:	b2db      	uxtb	r3, r3
 8004b64:	2b20      	cmp	r3, #32
 8004b66:	f040 80f1 	bne.w	8004d4c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	699b      	ldr	r3, [r3, #24]
 8004b70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b78:	d101      	bne.n	8004b7e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	e0e7      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d101      	bne.n	8004b8c <HAL_I2C_IsDeviceReady+0x44>
 8004b88:	2302      	movs	r3, #2
 8004b8a:	e0e0      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2224      	movs	r2, #36	; 0x24
 8004b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d107      	bne.n	8004bba <HAL_I2C_IsDeviceReady+0x72>
 8004baa:	897b      	ldrh	r3, [r7, #10]
 8004bac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004bb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004bb8:	e004      	b.n	8004bc4 <HAL_I2C_IsDeviceReady+0x7c>
 8004bba:	897b      	ldrh	r3, [r7, #10]
 8004bbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bc0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	6812      	ldr	r2, [r2, #0]
 8004bc8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004bca:	f7ff fa19 	bl	8004000 <HAL_GetTick>
 8004bce:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	f003 0320 	and.w	r3, r3, #32
 8004bda:	2b20      	cmp	r3, #32
 8004bdc:	bf0c      	ite	eq
 8004bde:	2301      	moveq	r3, #1
 8004be0:	2300      	movne	r3, #0
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	699b      	ldr	r3, [r3, #24]
 8004bec:	f003 0310 	and.w	r3, r3, #16
 8004bf0:	2b10      	cmp	r3, #16
 8004bf2:	bf0c      	ite	eq
 8004bf4:	2301      	moveq	r3, #1
 8004bf6:	2300      	movne	r3, #0
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004bfc:	e034      	b.n	8004c68 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c04:	d01a      	beq.n	8004c3c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004c06:	f7ff f9fb 	bl	8004000 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	683a      	ldr	r2, [r7, #0]
 8004c12:	429a      	cmp	r2, r3
 8004c14:	d302      	bcc.n	8004c1c <HAL_I2C_IsDeviceReady+0xd4>
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10f      	bne.n	8004c3c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c28:	f043 0220 	orr.w	r2, r3, #32
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e088      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	f003 0320 	and.w	r3, r3, #32
 8004c46:	2b20      	cmp	r3, #32
 8004c48:	bf0c      	ite	eq
 8004c4a:	2301      	moveq	r3, #1
 8004c4c:	2300      	movne	r3, #0
 8004c4e:	b2db      	uxtb	r3, r3
 8004c50:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	699b      	ldr	r3, [r3, #24]
 8004c58:	f003 0310 	and.w	r3, r3, #16
 8004c5c:	2b10      	cmp	r3, #16
 8004c5e:	bf0c      	ite	eq
 8004c60:	2301      	moveq	r3, #1
 8004c62:	2300      	movne	r3, #0
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004c68:	7ffb      	ldrb	r3, [r7, #31]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d102      	bne.n	8004c74 <HAL_I2C_IsDeviceReady+0x12c>
 8004c6e:	7fbb      	ldrb	r3, [r7, #30]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d0c4      	beq.n	8004bfe <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	f003 0310 	and.w	r3, r3, #16
 8004c7e:	2b10      	cmp	r3, #16
 8004c80:	d01a      	beq.n	8004cb8 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004c82:	69bb      	ldr	r3, [r7, #24]
 8004c84:	9300      	str	r3, [sp, #0]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	2120      	movs	r1, #32
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f000 f8db 	bl	8004e48 <I2C_WaitOnFlagUntilTimeout>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	e058      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	2220      	movs	r2, #32
 8004ca2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	e04a      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004cb8:	69bb      	ldr	r3, [r7, #24]
 8004cba:	9300      	str	r3, [sp, #0]
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	2120      	movs	r1, #32
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f000 f8c0 	bl	8004e48 <I2C_WaitOnFlagUntilTimeout>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d001      	beq.n	8004cd2 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e03d      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2210      	movs	r2, #16
 8004cd8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2220      	movs	r2, #32
 8004ce0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d118      	bne.n	8004d1c <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cf8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	2200      	movs	r2, #0
 8004d02:	2120      	movs	r1, #32
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 f89f 	bl	8004e48 <I2C_WaitOnFlagUntilTimeout>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d001      	beq.n	8004d14 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e01c      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	f63f af3b 	bhi.w	8004ba2 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d38:	f043 0220 	orr.w	r2, r3, #32
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e000      	b.n	8004d4e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8004d4c:	2302      	movs	r3, #2
  }
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3720      	adds	r7, #32
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
	...

08004d58 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af02      	add	r7, sp, #8
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	4608      	mov	r0, r1
 8004d62:	4611      	mov	r1, r2
 8004d64:	461a      	mov	r2, r3
 8004d66:	4603      	mov	r3, r0
 8004d68:	817b      	strh	r3, [r7, #10]
 8004d6a:	460b      	mov	r3, r1
 8004d6c:	813b      	strh	r3, [r7, #8]
 8004d6e:	4613      	mov	r3, r2
 8004d70:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004d72:	88fb      	ldrh	r3, [r7, #6]
 8004d74:	b2da      	uxtb	r2, r3
 8004d76:	8979      	ldrh	r1, [r7, #10]
 8004d78:	4b20      	ldr	r3, [pc, #128]	; (8004dfc <I2C_RequestMemoryRead+0xa4>)
 8004d7a:	9300      	str	r3, [sp, #0]
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 fa0a 	bl	8005198 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d84:	69fa      	ldr	r2, [r7, #28]
 8004d86:	69b9      	ldr	r1, [r7, #24]
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f000 f89d 	bl	8004ec8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e02c      	b.n	8004df2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d98:	88fb      	ldrh	r3, [r7, #6]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d105      	bne.n	8004daa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004d9e:	893b      	ldrh	r3, [r7, #8]
 8004da0:	b2da      	uxtb	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	629a      	str	r2, [r3, #40]	; 0x28
 8004da8:	e015      	b.n	8004dd6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004daa:	893b      	ldrh	r3, [r7, #8]
 8004dac:	0a1b      	lsrs	r3, r3, #8
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db8:	69fa      	ldr	r2, [r7, #28]
 8004dba:	69b9      	ldr	r1, [r7, #24]
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f000 f883 	bl	8004ec8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e012      	b.n	8004df2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004dcc:	893b      	ldrh	r3, [r7, #8]
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	2140      	movs	r1, #64	; 0x40
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f831 	bl	8004e48 <I2C_WaitOnFlagUntilTimeout>
 8004de6:	4603      	mov	r3, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d001      	beq.n	8004df0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e000      	b.n	8004df2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3710      	adds	r7, #16
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	80002000 	.word	0x80002000

08004e00 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b02      	cmp	r3, #2
 8004e14:	d103      	bne.n	8004e1e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	f003 0301 	and.w	r3, r3, #1
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d007      	beq.n	8004e3c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	699a      	ldr	r2, [r3, #24]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f042 0201 	orr.w	r2, r2, #1
 8004e3a:	619a      	str	r2, [r3, #24]
  }
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	60b9      	str	r1, [r7, #8]
 8004e52:	603b      	str	r3, [r7, #0]
 8004e54:	4613      	mov	r3, r2
 8004e56:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e58:	e022      	b.n	8004ea0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e60:	d01e      	beq.n	8004ea0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e62:	f7ff f8cd 	bl	8004000 <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d302      	bcc.n	8004e78 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d113      	bne.n	8004ea0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e7c:	f043 0220 	orr.w	r2, r3, #32
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2220      	movs	r2, #32
 8004e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e00f      	b.n	8004ec0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699a      	ldr	r2, [r3, #24]
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	bf0c      	ite	eq
 8004eb0:	2301      	moveq	r3, #1
 8004eb2:	2300      	movne	r3, #0
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	79fb      	ldrb	r3, [r7, #7]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d0cd      	beq.n	8004e5a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3710      	adds	r7, #16
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ed4:	e02c      	b.n	8004f30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	68b9      	ldr	r1, [r7, #8]
 8004eda:	68f8      	ldr	r0, [r7, #12]
 8004edc:	f000 f870 	bl	8004fc0 <I2C_IsErrorOccurred>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d001      	beq.n	8004eea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	e02a      	b.n	8004f40 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ef0:	d01e      	beq.n	8004f30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ef2:	f7ff f885 	bl	8004000 <HAL_GetTick>
 8004ef6:	4602      	mov	r2, r0
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	1ad3      	subs	r3, r2, r3
 8004efc:	68ba      	ldr	r2, [r7, #8]
 8004efe:	429a      	cmp	r2, r3
 8004f00:	d302      	bcc.n	8004f08 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d113      	bne.n	8004f30 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f0c:	f043 0220 	orr.w	r2, r3, #32
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2220      	movs	r2, #32
 8004f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e007      	b.n	8004f40 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	699b      	ldr	r3, [r3, #24]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d1cb      	bne.n	8004ed6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f3e:	2300      	movs	r3, #0
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004f54:	e028      	b.n	8004fa8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	68b9      	ldr	r1, [r7, #8]
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 f830 	bl	8004fc0 <I2C_IsErrorOccurred>
 8004f60:	4603      	mov	r3, r0
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e026      	b.n	8004fb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f6a:	f7ff f849 	bl	8004000 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	68ba      	ldr	r2, [r7, #8]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d302      	bcc.n	8004f80 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d113      	bne.n	8004fa8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f84:	f043 0220 	orr.w	r2, r3, #32
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2220      	movs	r2, #32
 8004f90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e007      	b.n	8004fb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	f003 0320 	and.w	r3, r3, #32
 8004fb2:	2b20      	cmp	r3, #32
 8004fb4:	d1cf      	bne.n	8004f56 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004fb6:	2300      	movs	r3, #0
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3710      	adds	r7, #16
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b08a      	sub	sp, #40	; 0x28
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	f003 0310 	and.w	r3, r3, #16
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d075      	beq.n	80050d8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	2210      	movs	r2, #16
 8004ff2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ff4:	e056      	b.n	80050a4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ffc:	d052      	beq.n	80050a4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ffe:	f7fe ffff 	bl	8004000 <HAL_GetTick>
 8005002:	4602      	mov	r2, r0
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	429a      	cmp	r2, r3
 800500c:	d302      	bcc.n	8005014 <I2C_IsErrorOccurred+0x54>
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d147      	bne.n	80050a4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800501e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005026:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	699b      	ldr	r3, [r3, #24]
 800502e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005032:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005036:	d12e      	bne.n	8005096 <I2C_IsErrorOccurred+0xd6>
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800503e:	d02a      	beq.n	8005096 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005040:	7cfb      	ldrb	r3, [r7, #19]
 8005042:	2b20      	cmp	r3, #32
 8005044:	d027      	beq.n	8005096 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	685a      	ldr	r2, [r3, #4]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005054:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005056:	f7fe ffd3 	bl	8004000 <HAL_GetTick>
 800505a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800505c:	e01b      	b.n	8005096 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800505e:	f7fe ffcf 	bl	8004000 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	2b19      	cmp	r3, #25
 800506a:	d914      	bls.n	8005096 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005070:	f043 0220 	orr.w	r2, r3, #32
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	f003 0320 	and.w	r3, r3, #32
 80050a0:	2b20      	cmp	r3, #32
 80050a2:	d1dc      	bne.n	800505e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	f003 0320 	and.w	r3, r3, #32
 80050ae:	2b20      	cmp	r3, #32
 80050b0:	d003      	beq.n	80050ba <I2C_IsErrorOccurred+0xfa>
 80050b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d09d      	beq.n	8004ff6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80050ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d103      	bne.n	80050ca <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2220      	movs	r2, #32
 80050c8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80050ca:	6a3b      	ldr	r3, [r7, #32]
 80050cc:	f043 0304 	orr.w	r3, r3, #4
 80050d0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00b      	beq.n	8005102 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	f043 0301 	orr.w	r3, r3, #1
 80050f0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80050fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00b      	beq.n	8005124 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	f043 0308 	orr.w	r3, r3, #8
 8005112:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800511c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005124:	69bb      	ldr	r3, [r7, #24]
 8005126:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00b      	beq.n	8005146 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800512e:	6a3b      	ldr	r3, [r7, #32]
 8005130:	f043 0302 	orr.w	r3, r3, #2
 8005134:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800513e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005146:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800514a:	2b00      	cmp	r3, #0
 800514c:	d01c      	beq.n	8005188 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f7ff fe56 	bl	8004e00 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6859      	ldr	r1, [r3, #4]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <I2C_IsErrorOccurred+0x1d4>)
 8005160:	400b      	ands	r3, r1
 8005162:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	431a      	orrs	r2, r3
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005188:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800518c:	4618      	mov	r0, r3
 800518e:	3728      	adds	r7, #40	; 0x28
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}
 8005194:	fe00e800 	.word	0xfe00e800

08005198 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	607b      	str	r3, [r7, #4]
 80051a2:	460b      	mov	r3, r1
 80051a4:	817b      	strh	r3, [r7, #10]
 80051a6:	4613      	mov	r3, r2
 80051a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051aa:	897b      	ldrh	r3, [r7, #10]
 80051ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051b0:	7a7b      	ldrb	r3, [r7, #9]
 80051b2:	041b      	lsls	r3, r3, #16
 80051b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	6a3b      	ldr	r3, [r7, #32]
 80051d0:	0d5b      	lsrs	r3, r3, #21
 80051d2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80051d6:	4b08      	ldr	r3, [pc, #32]	; (80051f8 <I2C_TransferConfig+0x60>)
 80051d8:	430b      	orrs	r3, r1
 80051da:	43db      	mvns	r3, r3
 80051dc:	ea02 0103 	and.w	r1, r2, r3
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	430a      	orrs	r2, r1
 80051e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80051ea:	bf00      	nop
 80051ec:	371c      	adds	r7, #28
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr
 80051f6:	bf00      	nop
 80051f8:	03ff63ff 	.word	0x03ff63ff

080051fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800520c:	b2db      	uxtb	r3, r3
 800520e:	2b20      	cmp	r3, #32
 8005210:	d138      	bne.n	8005284 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005218:	2b01      	cmp	r3, #1
 800521a:	d101      	bne.n	8005220 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800521c:	2302      	movs	r3, #2
 800521e:	e032      	b.n	8005286 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2224      	movs	r2, #36	; 0x24
 800522c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	681a      	ldr	r2, [r3, #0]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f022 0201 	bic.w	r2, r2, #1
 800523e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800524e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6819      	ldr	r1, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	683a      	ldr	r2, [r7, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f042 0201 	orr.w	r2, r2, #1
 800526e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005280:	2300      	movs	r3, #0
 8005282:	e000      	b.n	8005286 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005284:	2302      	movs	r3, #2
  }
}
 8005286:	4618      	mov	r0, r3
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005292:	b480      	push	{r7}
 8005294:	b085      	sub	sp, #20
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
 800529a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b20      	cmp	r3, #32
 80052a6:	d139      	bne.n	800531c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d101      	bne.n	80052b6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80052b2:	2302      	movs	r3, #2
 80052b4:	e033      	b.n	800531e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2224      	movs	r2, #36	; 0x24
 80052c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f022 0201 	bic.w	r2, r2, #1
 80052d4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80052e4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	021b      	lsls	r3, r3, #8
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 0201 	orr.w	r2, r2, #1
 8005306:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2220      	movs	r2, #32
 800530c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005318:	2300      	movs	r3, #0
 800531a:	e000      	b.n	800531e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800531c:	2302      	movs	r3, #2
  }
}
 800531e:	4618      	mov	r0, r3
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
	...

0800532c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800532c:	b480      	push	{r7}
 800532e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005330:	4b04      	ldr	r3, [pc, #16]	; (8005344 <HAL_PWREx_GetVoltageRange+0x18>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005338:	4618      	mov	r0, r3
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr
 8005342:	bf00      	nop
 8005344:	40007000 	.word	0x40007000

08005348 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005356:	d130      	bne.n	80053ba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005358:	4b23      	ldr	r3, [pc, #140]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005360:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005364:	d038      	beq.n	80053d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005366:	4b20      	ldr	r3, [pc, #128]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800536e:	4a1e      	ldr	r2, [pc, #120]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005370:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005374:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005376:	4b1d      	ldr	r3, [pc, #116]	; (80053ec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	2232      	movs	r2, #50	; 0x32
 800537c:	fb02 f303 	mul.w	r3, r2, r3
 8005380:	4a1b      	ldr	r2, [pc, #108]	; (80053f0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005382:	fba2 2303 	umull	r2, r3, r2, r3
 8005386:	0c9b      	lsrs	r3, r3, #18
 8005388:	3301      	adds	r3, #1
 800538a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800538c:	e002      	b.n	8005394 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	3b01      	subs	r3, #1
 8005392:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005394:	4b14      	ldr	r3, [pc, #80]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005396:	695b      	ldr	r3, [r3, #20]
 8005398:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800539c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053a0:	d102      	bne.n	80053a8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1f2      	bne.n	800538e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053a8:	4b0f      	ldr	r3, [pc, #60]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053aa:	695b      	ldr	r3, [r3, #20]
 80053ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053b4:	d110      	bne.n	80053d8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e00f      	b.n	80053da <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80053ba:	4b0b      	ldr	r3, [pc, #44]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80053c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053c6:	d007      	beq.n	80053d8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80053c8:	4b07      	ldr	r3, [pc, #28]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80053d0:	4a05      	ldr	r2, [pc, #20]	; (80053e8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80053d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80053d6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3714      	adds	r7, #20
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr
 80053e6:	bf00      	nop
 80053e8:	40007000 	.word	0x40007000
 80053ec:	20000004 	.word	0x20000004
 80053f0:	431bde83 	.word	0x431bde83

080053f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b088      	sub	sp, #32
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d101      	bne.n	8005406 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e3ca      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005406:	4b97      	ldr	r3, [pc, #604]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	f003 030c 	and.w	r3, r3, #12
 800540e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005410:	4b94      	ldr	r3, [pc, #592]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	f003 0303 	and.w	r3, r3, #3
 8005418:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0310 	and.w	r3, r3, #16
 8005422:	2b00      	cmp	r3, #0
 8005424:	f000 80e4 	beq.w	80055f0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d007      	beq.n	800543e <HAL_RCC_OscConfig+0x4a>
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	2b0c      	cmp	r3, #12
 8005432:	f040 808b 	bne.w	800554c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2b01      	cmp	r3, #1
 800543a:	f040 8087 	bne.w	800554c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800543e:	4b89      	ldr	r3, [pc, #548]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0302 	and.w	r3, r3, #2
 8005446:	2b00      	cmp	r3, #0
 8005448:	d005      	beq.n	8005456 <HAL_RCC_OscConfig+0x62>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d101      	bne.n	8005456 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e3a2      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1a      	ldr	r2, [r3, #32]
 800545a:	4b82      	ldr	r3, [pc, #520]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0308 	and.w	r3, r3, #8
 8005462:	2b00      	cmp	r3, #0
 8005464:	d004      	beq.n	8005470 <HAL_RCC_OscConfig+0x7c>
 8005466:	4b7f      	ldr	r3, [pc, #508]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800546e:	e005      	b.n	800547c <HAL_RCC_OscConfig+0x88>
 8005470:	4b7c      	ldr	r3, [pc, #496]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005472:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005476:	091b      	lsrs	r3, r3, #4
 8005478:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800547c:	4293      	cmp	r3, r2
 800547e:	d223      	bcs.n	80054c8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a1b      	ldr	r3, [r3, #32]
 8005484:	4618      	mov	r0, r3
 8005486:	f000 fd87 	bl	8005f98 <RCC_SetFlashLatencyFromMSIRange>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d001      	beq.n	8005494 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e383      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005494:	4b73      	ldr	r3, [pc, #460]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a72      	ldr	r2, [pc, #456]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800549a:	f043 0308 	orr.w	r3, r3, #8
 800549e:	6013      	str	r3, [r2, #0]
 80054a0:	4b70      	ldr	r3, [pc, #448]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	496d      	ldr	r1, [pc, #436]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054ae:	4313      	orrs	r3, r2
 80054b0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054b2:	4b6c      	ldr	r3, [pc, #432]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	69db      	ldr	r3, [r3, #28]
 80054be:	021b      	lsls	r3, r3, #8
 80054c0:	4968      	ldr	r1, [pc, #416]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	604b      	str	r3, [r1, #4]
 80054c6:	e025      	b.n	8005514 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054c8:	4b66      	ldr	r3, [pc, #408]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a65      	ldr	r2, [pc, #404]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054ce:	f043 0308 	orr.w	r3, r3, #8
 80054d2:	6013      	str	r3, [r2, #0]
 80054d4:	4b63      	ldr	r3, [pc, #396]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	4960      	ldr	r1, [pc, #384]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054e6:	4b5f      	ldr	r3, [pc, #380]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	021b      	lsls	r3, r3, #8
 80054f4:	495b      	ldr	r1, [pc, #364]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d109      	bne.n	8005514 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	4618      	mov	r0, r3
 8005506:	f000 fd47 	bl	8005f98 <RCC_SetFlashLatencyFromMSIRange>
 800550a:	4603      	mov	r3, r0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d001      	beq.n	8005514 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e343      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005514:	f000 fc4a 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 8005518:	4602      	mov	r2, r0
 800551a:	4b52      	ldr	r3, [pc, #328]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	091b      	lsrs	r3, r3, #4
 8005520:	f003 030f 	and.w	r3, r3, #15
 8005524:	4950      	ldr	r1, [pc, #320]	; (8005668 <HAL_RCC_OscConfig+0x274>)
 8005526:	5ccb      	ldrb	r3, [r1, r3]
 8005528:	f003 031f 	and.w	r3, r3, #31
 800552c:	fa22 f303 	lsr.w	r3, r2, r3
 8005530:	4a4e      	ldr	r2, [pc, #312]	; (800566c <HAL_RCC_OscConfig+0x278>)
 8005532:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005534:	4b4e      	ldr	r3, [pc, #312]	; (8005670 <HAL_RCC_OscConfig+0x27c>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4618      	mov	r0, r3
 800553a:	f7fd fdd7 	bl	80030ec <HAL_InitTick>
 800553e:	4603      	mov	r3, r0
 8005540:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005542:	7bfb      	ldrb	r3, [r7, #15]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d052      	beq.n	80055ee <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005548:	7bfb      	ldrb	r3, [r7, #15]
 800554a:	e327      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	699b      	ldr	r3, [r3, #24]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d032      	beq.n	80055ba <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005554:	4b43      	ldr	r3, [pc, #268]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a42      	ldr	r2, [pc, #264]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800555a:	f043 0301 	orr.w	r3, r3, #1
 800555e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005560:	f7fe fd4e 	bl	8004000 <HAL_GetTick>
 8005564:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005566:	e008      	b.n	800557a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005568:	f7fe fd4a 	bl	8004000 <HAL_GetTick>
 800556c:	4602      	mov	r2, r0
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	1ad3      	subs	r3, r2, r3
 8005572:	2b02      	cmp	r3, #2
 8005574:	d901      	bls.n	800557a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005576:	2303      	movs	r3, #3
 8005578:	e310      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800557a:	4b3a      	ldr	r3, [pc, #232]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d0f0      	beq.n	8005568 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005586:	4b37      	ldr	r3, [pc, #220]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a36      	ldr	r2, [pc, #216]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800558c:	f043 0308 	orr.w	r3, r3, #8
 8005590:	6013      	str	r3, [r2, #0]
 8005592:	4b34      	ldr	r3, [pc, #208]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	4931      	ldr	r1, [pc, #196]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80055a0:	4313      	orrs	r3, r2
 80055a2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80055a4:	4b2f      	ldr	r3, [pc, #188]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	69db      	ldr	r3, [r3, #28]
 80055b0:	021b      	lsls	r3, r3, #8
 80055b2:	492c      	ldr	r1, [pc, #176]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80055b4:	4313      	orrs	r3, r2
 80055b6:	604b      	str	r3, [r1, #4]
 80055b8:	e01a      	b.n	80055f0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80055ba:	4b2a      	ldr	r3, [pc, #168]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4a29      	ldr	r2, [pc, #164]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80055c0:	f023 0301 	bic.w	r3, r3, #1
 80055c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80055c6:	f7fe fd1b 	bl	8004000 <HAL_GetTick>
 80055ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80055cc:	e008      	b.n	80055e0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80055ce:	f7fe fd17 	bl	8004000 <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e2dd      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80055e0:	4b20      	ldr	r3, [pc, #128]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d1f0      	bne.n	80055ce <HAL_RCC_OscConfig+0x1da>
 80055ec:	e000      	b.n	80055f0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055ee:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d074      	beq.n	80056e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80055fc:	69bb      	ldr	r3, [r7, #24]
 80055fe:	2b08      	cmp	r3, #8
 8005600:	d005      	beq.n	800560e <HAL_RCC_OscConfig+0x21a>
 8005602:	69bb      	ldr	r3, [r7, #24]
 8005604:	2b0c      	cmp	r3, #12
 8005606:	d10e      	bne.n	8005626 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	2b03      	cmp	r3, #3
 800560c:	d10b      	bne.n	8005626 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800560e:	4b15      	ldr	r3, [pc, #84]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d064      	beq.n	80056e4 <HAL_RCC_OscConfig+0x2f0>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d160      	bne.n	80056e4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005622:	2301      	movs	r3, #1
 8005624:	e2ba      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800562e:	d106      	bne.n	800563e <HAL_RCC_OscConfig+0x24a>
 8005630:	4b0c      	ldr	r3, [pc, #48]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a0b      	ldr	r2, [pc, #44]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800563a:	6013      	str	r3, [r2, #0]
 800563c:	e026      	b.n	800568c <HAL_RCC_OscConfig+0x298>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005646:	d115      	bne.n	8005674 <HAL_RCC_OscConfig+0x280>
 8005648:	4b06      	ldr	r3, [pc, #24]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a05      	ldr	r2, [pc, #20]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800564e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005652:	6013      	str	r3, [r2, #0]
 8005654:	4b03      	ldr	r3, [pc, #12]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4a02      	ldr	r2, [pc, #8]	; (8005664 <HAL_RCC_OscConfig+0x270>)
 800565a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800565e:	6013      	str	r3, [r2, #0]
 8005660:	e014      	b.n	800568c <HAL_RCC_OscConfig+0x298>
 8005662:	bf00      	nop
 8005664:	40021000 	.word	0x40021000
 8005668:	0800aab4 	.word	0x0800aab4
 800566c:	20000004 	.word	0x20000004
 8005670:	20004028 	.word	0x20004028
 8005674:	4ba0      	ldr	r3, [pc, #640]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a9f      	ldr	r2, [pc, #636]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800567a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800567e:	6013      	str	r3, [r2, #0]
 8005680:	4b9d      	ldr	r3, [pc, #628]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a9c      	ldr	r2, [pc, #624]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005686:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800568a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d013      	beq.n	80056bc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005694:	f7fe fcb4 	bl	8004000 <HAL_GetTick>
 8005698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800569a:	e008      	b.n	80056ae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800569c:	f7fe fcb0 	bl	8004000 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	2b64      	cmp	r3, #100	; 0x64
 80056a8:	d901      	bls.n	80056ae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e276      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056ae:	4b92      	ldr	r3, [pc, #584]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d0f0      	beq.n	800569c <HAL_RCC_OscConfig+0x2a8>
 80056ba:	e014      	b.n	80056e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056bc:	f7fe fca0 	bl	8004000 <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80056c4:	f7fe fc9c 	bl	8004000 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b64      	cmp	r3, #100	; 0x64
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e262      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056d6:	4b88      	ldr	r3, [pc, #544]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1f0      	bne.n	80056c4 <HAL_RCC_OscConfig+0x2d0>
 80056e2:	e000      	b.n	80056e6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d060      	beq.n	80057b4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	2b04      	cmp	r3, #4
 80056f6:	d005      	beq.n	8005704 <HAL_RCC_OscConfig+0x310>
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	2b0c      	cmp	r3, #12
 80056fc:	d119      	bne.n	8005732 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2b02      	cmp	r3, #2
 8005702:	d116      	bne.n	8005732 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005704:	4b7c      	ldr	r3, [pc, #496]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800570c:	2b00      	cmp	r3, #0
 800570e:	d005      	beq.n	800571c <HAL_RCC_OscConfig+0x328>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d101      	bne.n	800571c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e23f      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800571c:	4b76      	ldr	r3, [pc, #472]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	061b      	lsls	r3, r3, #24
 800572a:	4973      	ldr	r1, [pc, #460]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800572c:	4313      	orrs	r3, r2
 800572e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005730:	e040      	b.n	80057b4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d023      	beq.n	8005782 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800573a:	4b6f      	ldr	r3, [pc, #444]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a6e      	ldr	r2, [pc, #440]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005746:	f7fe fc5b 	bl	8004000 <HAL_GetTick>
 800574a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800574c:	e008      	b.n	8005760 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800574e:	f7fe fc57 	bl	8004000 <HAL_GetTick>
 8005752:	4602      	mov	r2, r0
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	1ad3      	subs	r3, r2, r3
 8005758:	2b02      	cmp	r3, #2
 800575a:	d901      	bls.n	8005760 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e21d      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005760:	4b65      	ldr	r3, [pc, #404]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005768:	2b00      	cmp	r3, #0
 800576a:	d0f0      	beq.n	800574e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800576c:	4b62      	ldr	r3, [pc, #392]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	691b      	ldr	r3, [r3, #16]
 8005778:	061b      	lsls	r3, r3, #24
 800577a:	495f      	ldr	r1, [pc, #380]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800577c:	4313      	orrs	r3, r2
 800577e:	604b      	str	r3, [r1, #4]
 8005780:	e018      	b.n	80057b4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005782:	4b5d      	ldr	r3, [pc, #372]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a5c      	ldr	r2, [pc, #368]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005788:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800578c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800578e:	f7fe fc37 	bl	8004000 <HAL_GetTick>
 8005792:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005794:	e008      	b.n	80057a8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005796:	f7fe fc33 	bl	8004000 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d901      	bls.n	80057a8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	e1f9      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80057a8:	4b53      	ldr	r3, [pc, #332]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1f0      	bne.n	8005796 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 0308 	and.w	r3, r3, #8
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d03c      	beq.n	800583a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	695b      	ldr	r3, [r3, #20]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d01c      	beq.n	8005802 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80057c8:	4b4b      	ldr	r3, [pc, #300]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80057ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057ce:	4a4a      	ldr	r2, [pc, #296]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80057d0:	f043 0301 	orr.w	r3, r3, #1
 80057d4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057d8:	f7fe fc12 	bl	8004000 <HAL_GetTick>
 80057dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057de:	e008      	b.n	80057f2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057e0:	f7fe fc0e 	bl	8004000 <HAL_GetTick>
 80057e4:	4602      	mov	r2, r0
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	1ad3      	subs	r3, r2, r3
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d901      	bls.n	80057f2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e1d4      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057f2:	4b41      	ldr	r3, [pc, #260]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80057f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80057f8:	f003 0302 	and.w	r3, r3, #2
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d0ef      	beq.n	80057e0 <HAL_RCC_OscConfig+0x3ec>
 8005800:	e01b      	b.n	800583a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005802:	4b3d      	ldr	r3, [pc, #244]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005804:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005808:	4a3b      	ldr	r2, [pc, #236]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800580a:	f023 0301 	bic.w	r3, r3, #1
 800580e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005812:	f7fe fbf5 	bl	8004000 <HAL_GetTick>
 8005816:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005818:	e008      	b.n	800582c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800581a:	f7fe fbf1 	bl	8004000 <HAL_GetTick>
 800581e:	4602      	mov	r2, r0
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	1ad3      	subs	r3, r2, r3
 8005824:	2b02      	cmp	r3, #2
 8005826:	d901      	bls.n	800582c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e1b7      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800582c:	4b32      	ldr	r3, [pc, #200]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800582e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d1ef      	bne.n	800581a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0304 	and.w	r3, r3, #4
 8005842:	2b00      	cmp	r3, #0
 8005844:	f000 80a6 	beq.w	8005994 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005848:	2300      	movs	r3, #0
 800584a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800584c:	4b2a      	ldr	r3, [pc, #168]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800584e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005854:	2b00      	cmp	r3, #0
 8005856:	d10d      	bne.n	8005874 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005858:	4b27      	ldr	r3, [pc, #156]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800585a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800585c:	4a26      	ldr	r2, [pc, #152]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 800585e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005862:	6593      	str	r3, [r2, #88]	; 0x58
 8005864:	4b24      	ldr	r3, [pc, #144]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 8005866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005868:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800586c:	60bb      	str	r3, [r7, #8]
 800586e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005870:	2301      	movs	r3, #1
 8005872:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005874:	4b21      	ldr	r3, [pc, #132]	; (80058fc <HAL_RCC_OscConfig+0x508>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800587c:	2b00      	cmp	r3, #0
 800587e:	d118      	bne.n	80058b2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005880:	4b1e      	ldr	r3, [pc, #120]	; (80058fc <HAL_RCC_OscConfig+0x508>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a1d      	ldr	r2, [pc, #116]	; (80058fc <HAL_RCC_OscConfig+0x508>)
 8005886:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800588a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800588c:	f7fe fbb8 	bl	8004000 <HAL_GetTick>
 8005890:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005892:	e008      	b.n	80058a6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005894:	f7fe fbb4 	bl	8004000 <HAL_GetTick>
 8005898:	4602      	mov	r2, r0
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	1ad3      	subs	r3, r2, r3
 800589e:	2b02      	cmp	r3, #2
 80058a0:	d901      	bls.n	80058a6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80058a2:	2303      	movs	r3, #3
 80058a4:	e17a      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80058a6:	4b15      	ldr	r3, [pc, #84]	; (80058fc <HAL_RCC_OscConfig+0x508>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d0f0      	beq.n	8005894 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	2b01      	cmp	r3, #1
 80058b8:	d108      	bne.n	80058cc <HAL_RCC_OscConfig+0x4d8>
 80058ba:	4b0f      	ldr	r3, [pc, #60]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80058bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c0:	4a0d      	ldr	r2, [pc, #52]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80058c2:	f043 0301 	orr.w	r3, r3, #1
 80058c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058ca:	e029      	b.n	8005920 <HAL_RCC_OscConfig+0x52c>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	2b05      	cmp	r3, #5
 80058d2:	d115      	bne.n	8005900 <HAL_RCC_OscConfig+0x50c>
 80058d4:	4b08      	ldr	r3, [pc, #32]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058da:	4a07      	ldr	r2, [pc, #28]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80058dc:	f043 0304 	orr.w	r3, r3, #4
 80058e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058e4:	4b04      	ldr	r3, [pc, #16]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80058e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ea:	4a03      	ldr	r2, [pc, #12]	; (80058f8 <HAL_RCC_OscConfig+0x504>)
 80058ec:	f043 0301 	orr.w	r3, r3, #1
 80058f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80058f4:	e014      	b.n	8005920 <HAL_RCC_OscConfig+0x52c>
 80058f6:	bf00      	nop
 80058f8:	40021000 	.word	0x40021000
 80058fc:	40007000 	.word	0x40007000
 8005900:	4b9c      	ldr	r3, [pc, #624]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005906:	4a9b      	ldr	r2, [pc, #620]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005908:	f023 0301 	bic.w	r3, r3, #1
 800590c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005910:	4b98      	ldr	r3, [pc, #608]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005912:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005916:	4a97      	ldr	r2, [pc, #604]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005918:	f023 0304 	bic.w	r3, r3, #4
 800591c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d016      	beq.n	8005956 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005928:	f7fe fb6a 	bl	8004000 <HAL_GetTick>
 800592c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800592e:	e00a      	b.n	8005946 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005930:	f7fe fb66 	bl	8004000 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	f241 3288 	movw	r2, #5000	; 0x1388
 800593e:	4293      	cmp	r3, r2
 8005940:	d901      	bls.n	8005946 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005942:	2303      	movs	r3, #3
 8005944:	e12a      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005946:	4b8b      	ldr	r3, [pc, #556]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d0ed      	beq.n	8005930 <HAL_RCC_OscConfig+0x53c>
 8005954:	e015      	b.n	8005982 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005956:	f7fe fb53 	bl	8004000 <HAL_GetTick>
 800595a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800595c:	e00a      	b.n	8005974 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800595e:	f7fe fb4f 	bl	8004000 <HAL_GetTick>
 8005962:	4602      	mov	r2, r0
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	1ad3      	subs	r3, r2, r3
 8005968:	f241 3288 	movw	r2, #5000	; 0x1388
 800596c:	4293      	cmp	r3, r2
 800596e:	d901      	bls.n	8005974 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005970:	2303      	movs	r3, #3
 8005972:	e113      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005974:	4b7f      	ldr	r3, [pc, #508]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1ed      	bne.n	800595e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005982:	7ffb      	ldrb	r3, [r7, #31]
 8005984:	2b01      	cmp	r3, #1
 8005986:	d105      	bne.n	8005994 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005988:	4b7a      	ldr	r3, [pc, #488]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 800598a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800598c:	4a79      	ldr	r2, [pc, #484]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 800598e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005992:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005998:	2b00      	cmp	r3, #0
 800599a:	f000 80fe 	beq.w	8005b9a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	f040 80d0 	bne.w	8005b48 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80059a8:	4b72      	ldr	r3, [pc, #456]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	f003 0203 	and.w	r2, r3, #3
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d130      	bne.n	8005a1e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c6:	3b01      	subs	r3, #1
 80059c8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d127      	bne.n	8005a1e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80059da:	429a      	cmp	r2, r3
 80059dc:	d11f      	bne.n	8005a1e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059e4:	687a      	ldr	r2, [r7, #4]
 80059e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059e8:	2a07      	cmp	r2, #7
 80059ea:	bf14      	ite	ne
 80059ec:	2201      	movne	r2, #1
 80059ee:	2200      	moveq	r2, #0
 80059f0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d113      	bne.n	8005a1e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a00:	085b      	lsrs	r3, r3, #1
 8005a02:	3b01      	subs	r3, #1
 8005a04:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d109      	bne.n	8005a1e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a14:	085b      	lsrs	r3, r3, #1
 8005a16:	3b01      	subs	r3, #1
 8005a18:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d06e      	beq.n	8005afc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	2b0c      	cmp	r3, #12
 8005a22:	d069      	beq.n	8005af8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005a24:	4b53      	ldr	r3, [pc, #332]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d105      	bne.n	8005a3c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005a30:	4b50      	ldr	r3, [pc, #320]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d001      	beq.n	8005a40 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e0ad      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005a40:	4b4c      	ldr	r3, [pc, #304]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a4b      	ldr	r2, [pc, #300]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005a46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a4a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a4c:	f7fe fad8 	bl	8004000 <HAL_GetTick>
 8005a50:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a52:	e008      	b.n	8005a66 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a54:	f7fe fad4 	bl	8004000 <HAL_GetTick>
 8005a58:	4602      	mov	r2, r0
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	1ad3      	subs	r3, r2, r3
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e09a      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a66:	4b43      	ldr	r3, [pc, #268]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f0      	bne.n	8005a54 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a72:	4b40      	ldr	r3, [pc, #256]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005a74:	68da      	ldr	r2, [r3, #12]
 8005a76:	4b40      	ldr	r3, [pc, #256]	; (8005b78 <HAL_RCC_OscConfig+0x784>)
 8005a78:	4013      	ands	r3, r2
 8005a7a:	687a      	ldr	r2, [r7, #4]
 8005a7c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005a82:	3a01      	subs	r2, #1
 8005a84:	0112      	lsls	r2, r2, #4
 8005a86:	4311      	orrs	r1, r2
 8005a88:	687a      	ldr	r2, [r7, #4]
 8005a8a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a8c:	0212      	lsls	r2, r2, #8
 8005a8e:	4311      	orrs	r1, r2
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005a94:	0852      	lsrs	r2, r2, #1
 8005a96:	3a01      	subs	r2, #1
 8005a98:	0552      	lsls	r2, r2, #21
 8005a9a:	4311      	orrs	r1, r2
 8005a9c:	687a      	ldr	r2, [r7, #4]
 8005a9e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005aa0:	0852      	lsrs	r2, r2, #1
 8005aa2:	3a01      	subs	r2, #1
 8005aa4:	0652      	lsls	r2, r2, #25
 8005aa6:	4311      	orrs	r1, r2
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005aac:	0912      	lsrs	r2, r2, #4
 8005aae:	0452      	lsls	r2, r2, #17
 8005ab0:	430a      	orrs	r2, r1
 8005ab2:	4930      	ldr	r1, [pc, #192]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ab8:	4b2e      	ldr	r3, [pc, #184]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a2d      	ldr	r2, [pc, #180]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005abe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ac2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ac4:	4b2b      	ldr	r3, [pc, #172]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	4a2a      	ldr	r2, [pc, #168]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005aca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ace:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ad0:	f7fe fa96 	bl	8004000 <HAL_GetTick>
 8005ad4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ad6:	e008      	b.n	8005aea <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ad8:	f7fe fa92 	bl	8004000 <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d901      	bls.n	8005aea <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005ae6:	2303      	movs	r3, #3
 8005ae8:	e058      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005aea:	4b22      	ldr	r3, [pc, #136]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0f0      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005af6:	e050      	b.n	8005b9a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e04f      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005afc:	4b1d      	ldr	r3, [pc, #116]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d148      	bne.n	8005b9a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005b08:	4b1a      	ldr	r3, [pc, #104]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a19      	ldr	r2, [pc, #100]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005b0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b12:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b14:	4b17      	ldr	r3, [pc, #92]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	4a16      	ldr	r2, [pc, #88]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005b1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b1e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b20:	f7fe fa6e 	bl	8004000 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b26:	e008      	b.n	8005b3a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b28:	f7fe fa6a 	bl	8004000 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d901      	bls.n	8005b3a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005b36:	2303      	movs	r3, #3
 8005b38:	e030      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b3a:	4b0e      	ldr	r3, [pc, #56]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d0f0      	beq.n	8005b28 <HAL_RCC_OscConfig+0x734>
 8005b46:	e028      	b.n	8005b9a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	2b0c      	cmp	r3, #12
 8005b4c:	d023      	beq.n	8005b96 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b4e:	4b09      	ldr	r3, [pc, #36]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a08      	ldr	r2, [pc, #32]	; (8005b74 <HAL_RCC_OscConfig+0x780>)
 8005b54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b5a:	f7fe fa51 	bl	8004000 <HAL_GetTick>
 8005b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b60:	e00c      	b.n	8005b7c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b62:	f7fe fa4d 	bl	8004000 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d905      	bls.n	8005b7c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e013      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
 8005b74:	40021000 	.word	0x40021000
 8005b78:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b7c:	4b09      	ldr	r3, [pc, #36]	; (8005ba4 <HAL_RCC_OscConfig+0x7b0>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1ec      	bne.n	8005b62 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005b88:	4b06      	ldr	r3, [pc, #24]	; (8005ba4 <HAL_RCC_OscConfig+0x7b0>)
 8005b8a:	68da      	ldr	r2, [r3, #12]
 8005b8c:	4905      	ldr	r1, [pc, #20]	; (8005ba4 <HAL_RCC_OscConfig+0x7b0>)
 8005b8e:	4b06      	ldr	r3, [pc, #24]	; (8005ba8 <HAL_RCC_OscConfig+0x7b4>)
 8005b90:	4013      	ands	r3, r2
 8005b92:	60cb      	str	r3, [r1, #12]
 8005b94:	e001      	b.n	8005b9a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e000      	b.n	8005b9c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005b9a:	2300      	movs	r3, #0
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3720      	adds	r7, #32
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}
 8005ba4:	40021000 	.word	0x40021000
 8005ba8:	feeefffc 	.word	0xfeeefffc

08005bac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b084      	sub	sp, #16
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
 8005bb4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d101      	bne.n	8005bc0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e0e7      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005bc0:	4b75      	ldr	r3, [pc, #468]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0307 	and.w	r3, r3, #7
 8005bc8:	683a      	ldr	r2, [r7, #0]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d910      	bls.n	8005bf0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bce:	4b72      	ldr	r3, [pc, #456]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f023 0207 	bic.w	r2, r3, #7
 8005bd6:	4970      	ldr	r1, [pc, #448]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bde:	4b6e      	ldr	r3, [pc, #440]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0307 	and.w	r3, r3, #7
 8005be6:	683a      	ldr	r2, [r7, #0]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d001      	beq.n	8005bf0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005bec:	2301      	movs	r3, #1
 8005bee:	e0cf      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0302 	and.w	r3, r3, #2
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d010      	beq.n	8005c1e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	4b66      	ldr	r3, [pc, #408]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d908      	bls.n	8005c1e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c0c:	4b63      	ldr	r3, [pc, #396]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	4960      	ldr	r1, [pc, #384]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d04c      	beq.n	8005cc4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b03      	cmp	r3, #3
 8005c30:	d107      	bne.n	8005c42 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c32:	4b5a      	ldr	r3, [pc, #360]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d121      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e0a6      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d107      	bne.n	8005c5a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c4a:	4b54      	ldr	r3, [pc, #336]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d115      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e09a      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d107      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c62:	4b4e      	ldr	r3, [pc, #312]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d109      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e08e      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c72:	4b4a      	ldr	r3, [pc, #296]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d101      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e086      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005c82:	4b46      	ldr	r3, [pc, #280]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f023 0203 	bic.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	4943      	ldr	r1, [pc, #268]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c94:	f7fe f9b4 	bl	8004000 <HAL_GetTick>
 8005c98:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9a:	e00a      	b.n	8005cb2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9c:	f7fe f9b0 	bl	8004000 <HAL_GetTick>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e06e      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb2:	4b3a      	ldr	r3, [pc, #232]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f003 020c 	and.w	r2, r3, #12
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d1eb      	bne.n	8005c9c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0302 	and.w	r3, r3, #2
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d010      	beq.n	8005cf2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	4b31      	ldr	r3, [pc, #196]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005cd6:	689b      	ldr	r3, [r3, #8]
 8005cd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d208      	bcs.n	8005cf2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ce0:	4b2e      	ldr	r3, [pc, #184]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	492b      	ldr	r1, [pc, #172]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cf2:	4b29      	ldr	r3, [pc, #164]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f003 0307 	and.w	r3, r3, #7
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d210      	bcs.n	8005d22 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d00:	4b25      	ldr	r3, [pc, #148]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f023 0207 	bic.w	r2, r3, #7
 8005d08:	4923      	ldr	r1, [pc, #140]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d10:	4b21      	ldr	r3, [pc, #132]	; (8005d98 <HAL_RCC_ClockConfig+0x1ec>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d001      	beq.n	8005d22 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e036      	b.n	8005d90 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0304 	and.w	r3, r3, #4
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d008      	beq.n	8005d40 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d2e:	4b1b      	ldr	r3, [pc, #108]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005d30:	689b      	ldr	r3, [r3, #8]
 8005d32:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	4918      	ldr	r1, [pc, #96]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0308 	and.w	r3, r3, #8
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d009      	beq.n	8005d60 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d4c:	4b13      	ldr	r3, [pc, #76]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	691b      	ldr	r3, [r3, #16]
 8005d58:	00db      	lsls	r3, r3, #3
 8005d5a:	4910      	ldr	r1, [pc, #64]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d60:	f000 f824 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 8005d64:	4602      	mov	r2, r0
 8005d66:	4b0d      	ldr	r3, [pc, #52]	; (8005d9c <HAL_RCC_ClockConfig+0x1f0>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	091b      	lsrs	r3, r3, #4
 8005d6c:	f003 030f 	and.w	r3, r3, #15
 8005d70:	490b      	ldr	r1, [pc, #44]	; (8005da0 <HAL_RCC_ClockConfig+0x1f4>)
 8005d72:	5ccb      	ldrb	r3, [r1, r3]
 8005d74:	f003 031f 	and.w	r3, r3, #31
 8005d78:	fa22 f303 	lsr.w	r3, r2, r3
 8005d7c:	4a09      	ldr	r2, [pc, #36]	; (8005da4 <HAL_RCC_ClockConfig+0x1f8>)
 8005d7e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005d80:	4b09      	ldr	r3, [pc, #36]	; (8005da8 <HAL_RCC_ClockConfig+0x1fc>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4618      	mov	r0, r3
 8005d86:	f7fd f9b1 	bl	80030ec <HAL_InitTick>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	72fb      	strb	r3, [r7, #11]

  return status;
 8005d8e:	7afb      	ldrb	r3, [r7, #11]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3710      	adds	r7, #16
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	40022000 	.word	0x40022000
 8005d9c:	40021000 	.word	0x40021000
 8005da0:	0800aab4 	.word	0x0800aab4
 8005da4:	20000004 	.word	0x20000004
 8005da8:	20004028 	.word	0x20004028

08005dac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b089      	sub	sp, #36	; 0x24
 8005db0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	61fb      	str	r3, [r7, #28]
 8005db6:	2300      	movs	r3, #0
 8005db8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dba:	4b3e      	ldr	r3, [pc, #248]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f003 030c 	and.w	r3, r3, #12
 8005dc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005dc4:	4b3b      	ldr	r3, [pc, #236]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	f003 0303 	and.w	r3, r3, #3
 8005dcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d005      	beq.n	8005de0 <HAL_RCC_GetSysClockFreq+0x34>
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	2b0c      	cmp	r3, #12
 8005dd8:	d121      	bne.n	8005e1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d11e      	bne.n	8005e1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005de0:	4b34      	ldr	r3, [pc, #208]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0308 	and.w	r3, r3, #8
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d107      	bne.n	8005dfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005dec:	4b31      	ldr	r3, [pc, #196]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005df2:	0a1b      	lsrs	r3, r3, #8
 8005df4:	f003 030f 	and.w	r3, r3, #15
 8005df8:	61fb      	str	r3, [r7, #28]
 8005dfa:	e005      	b.n	8005e08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005dfc:	4b2d      	ldr	r3, [pc, #180]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	091b      	lsrs	r3, r3, #4
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005e08:	4a2b      	ldr	r2, [pc, #172]	; (8005eb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d10d      	bne.n	8005e34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005e1c:	e00a      	b.n	8005e34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	2b04      	cmp	r3, #4
 8005e22:	d102      	bne.n	8005e2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e24:	4b25      	ldr	r3, [pc, #148]	; (8005ebc <HAL_RCC_GetSysClockFreq+0x110>)
 8005e26:	61bb      	str	r3, [r7, #24]
 8005e28:	e004      	b.n	8005e34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	2b08      	cmp	r3, #8
 8005e2e:	d101      	bne.n	8005e34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005e30:	4b23      	ldr	r3, [pc, #140]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005e32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	2b0c      	cmp	r3, #12
 8005e38:	d134      	bne.n	8005ea4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e3a:	4b1e      	ldr	r3, [pc, #120]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e3c:	68db      	ldr	r3, [r3, #12]
 8005e3e:	f003 0303 	and.w	r3, r3, #3
 8005e42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d003      	beq.n	8005e52 <HAL_RCC_GetSysClockFreq+0xa6>
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	2b03      	cmp	r3, #3
 8005e4e:	d003      	beq.n	8005e58 <HAL_RCC_GetSysClockFreq+0xac>
 8005e50:	e005      	b.n	8005e5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005e52:	4b1a      	ldr	r3, [pc, #104]	; (8005ebc <HAL_RCC_GetSysClockFreq+0x110>)
 8005e54:	617b      	str	r3, [r7, #20]
      break;
 8005e56:	e005      	b.n	8005e64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005e58:	4b19      	ldr	r3, [pc, #100]	; (8005ec0 <HAL_RCC_GetSysClockFreq+0x114>)
 8005e5a:	617b      	str	r3, [r7, #20]
      break;
 8005e5c:	e002      	b.n	8005e64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	617b      	str	r3, [r7, #20]
      break;
 8005e62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e64:	4b13      	ldr	r3, [pc, #76]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	091b      	lsrs	r3, r3, #4
 8005e6a:	f003 0307 	and.w	r3, r3, #7
 8005e6e:	3301      	adds	r3, #1
 8005e70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005e72:	4b10      	ldr	r3, [pc, #64]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	0a1b      	lsrs	r3, r3, #8
 8005e78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	fb03 f202 	mul.w	r2, r3, r2
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e8a:	4b0a      	ldr	r3, [pc, #40]	; (8005eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e8c:	68db      	ldr	r3, [r3, #12]
 8005e8e:	0e5b      	lsrs	r3, r3, #25
 8005e90:	f003 0303 	and.w	r3, r3, #3
 8005e94:	3301      	adds	r3, #1
 8005e96:	005b      	lsls	r3, r3, #1
 8005e98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005ea4:	69bb      	ldr	r3, [r7, #24]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3724      	adds	r7, #36	; 0x24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	40021000 	.word	0x40021000
 8005eb8:	0800aacc 	.word	0x0800aacc
 8005ebc:	00f42400 	.word	0x00f42400
 8005ec0:	007a1200 	.word	0x007a1200

08005ec4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ec8:	4b03      	ldr	r3, [pc, #12]	; (8005ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005eca:	681b      	ldr	r3, [r3, #0]
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	20000004 	.word	0x20000004

08005edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ee0:	f7ff fff0 	bl	8005ec4 <HAL_RCC_GetHCLKFreq>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	4b06      	ldr	r3, [pc, #24]	; (8005f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ee8:	689b      	ldr	r3, [r3, #8]
 8005eea:	0a1b      	lsrs	r3, r3, #8
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	4904      	ldr	r1, [pc, #16]	; (8005f04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005ef2:	5ccb      	ldrb	r3, [r1, r3]
 8005ef4:	f003 031f 	and.w	r3, r3, #31
 8005ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	40021000 	.word	0x40021000
 8005f04:	0800aac4 	.word	0x0800aac4

08005f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005f0c:	f7ff ffda 	bl	8005ec4 <HAL_RCC_GetHCLKFreq>
 8005f10:	4602      	mov	r2, r0
 8005f12:	4b06      	ldr	r3, [pc, #24]	; (8005f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	0adb      	lsrs	r3, r3, #11
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	4904      	ldr	r1, [pc, #16]	; (8005f30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f1e:	5ccb      	ldrb	r3, [r1, r3]
 8005f20:	f003 031f 	and.w	r3, r3, #31
 8005f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	bd80      	pop	{r7, pc}
 8005f2c:	40021000 	.word	0x40021000
 8005f30:	0800aac4 	.word	0x0800aac4

08005f34 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	220f      	movs	r2, #15
 8005f42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005f44:	4b12      	ldr	r3, [pc, #72]	; (8005f90 <HAL_RCC_GetClockConfig+0x5c>)
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	f003 0203 	and.w	r2, r3, #3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005f50:	4b0f      	ldr	r3, [pc, #60]	; (8005f90 <HAL_RCC_GetClockConfig+0x5c>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005f5c:	4b0c      	ldr	r3, [pc, #48]	; (8005f90 <HAL_RCC_GetClockConfig+0x5c>)
 8005f5e:	689b      	ldr	r3, [r3, #8]
 8005f60:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005f68:	4b09      	ldr	r3, [pc, #36]	; (8005f90 <HAL_RCC_GetClockConfig+0x5c>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	08db      	lsrs	r3, r3, #3
 8005f6e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005f76:	4b07      	ldr	r3, [pc, #28]	; (8005f94 <HAL_RCC_GetClockConfig+0x60>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0207 	and.w	r2, r3, #7
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	601a      	str	r2, [r3, #0]
}
 8005f82:	bf00      	nop
 8005f84:	370c      	adds	r7, #12
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	40021000 	.word	0x40021000
 8005f94:	40022000 	.word	0x40022000

08005f98 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005fa4:	4b2a      	ldr	r3, [pc, #168]	; (8006050 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d003      	beq.n	8005fb8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005fb0:	f7ff f9bc 	bl	800532c <HAL_PWREx_GetVoltageRange>
 8005fb4:	6178      	str	r0, [r7, #20]
 8005fb6:	e014      	b.n	8005fe2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005fb8:	4b25      	ldr	r3, [pc, #148]	; (8006050 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fbc:	4a24      	ldr	r2, [pc, #144]	; (8006050 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fc2:	6593      	str	r3, [r2, #88]	; 0x58
 8005fc4:	4b22      	ldr	r3, [pc, #136]	; (8006050 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fcc:	60fb      	str	r3, [r7, #12]
 8005fce:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005fd0:	f7ff f9ac 	bl	800532c <HAL_PWREx_GetVoltageRange>
 8005fd4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005fd6:	4b1e      	ldr	r3, [pc, #120]	; (8006050 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fda:	4a1d      	ldr	r2, [pc, #116]	; (8006050 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fe0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fe8:	d10b      	bne.n	8006002 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2b80      	cmp	r3, #128	; 0x80
 8005fee:	d919      	bls.n	8006024 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2ba0      	cmp	r3, #160	; 0xa0
 8005ff4:	d902      	bls.n	8005ffc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005ff6:	2302      	movs	r3, #2
 8005ff8:	613b      	str	r3, [r7, #16]
 8005ffa:	e013      	b.n	8006024 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	613b      	str	r3, [r7, #16]
 8006000:	e010      	b.n	8006024 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b80      	cmp	r3, #128	; 0x80
 8006006:	d902      	bls.n	800600e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006008:	2303      	movs	r3, #3
 800600a:	613b      	str	r3, [r7, #16]
 800600c:	e00a      	b.n	8006024 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2b80      	cmp	r3, #128	; 0x80
 8006012:	d102      	bne.n	800601a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006014:	2302      	movs	r3, #2
 8006016:	613b      	str	r3, [r7, #16]
 8006018:	e004      	b.n	8006024 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2b70      	cmp	r3, #112	; 0x70
 800601e:	d101      	bne.n	8006024 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006020:	2301      	movs	r3, #1
 8006022:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006024:	4b0b      	ldr	r3, [pc, #44]	; (8006054 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f023 0207 	bic.w	r2, r3, #7
 800602c:	4909      	ldr	r1, [pc, #36]	; (8006054 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	4313      	orrs	r3, r2
 8006032:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006034:	4b07      	ldr	r3, [pc, #28]	; (8006054 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	693a      	ldr	r2, [r7, #16]
 800603e:	429a      	cmp	r2, r3
 8006040:	d001      	beq.n	8006046 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e000      	b.n	8006048 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	4618      	mov	r0, r3
 800604a:	3718      	adds	r7, #24
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}
 8006050:	40021000 	.word	0x40021000
 8006054:	40022000 	.word	0x40022000

08006058 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006060:	2300      	movs	r3, #0
 8006062:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006064:	2300      	movs	r3, #0
 8006066:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006070:	2b00      	cmp	r3, #0
 8006072:	d041      	beq.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006078:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800607c:	d02a      	beq.n	80060d4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800607e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006082:	d824      	bhi.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006084:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006088:	d008      	beq.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800608a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800608e:	d81e      	bhi.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006094:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006098:	d010      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 800609a:	e018      	b.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800609c:	4b86      	ldr	r3, [pc, #536]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	4a85      	ldr	r2, [pc, #532]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060a6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80060a8:	e015      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	3304      	adds	r3, #4
 80060ae:	2100      	movs	r1, #0
 80060b0:	4618      	mov	r0, r3
 80060b2:	f000 fabb 	bl	800662c <RCCEx_PLLSAI1_Config>
 80060b6:	4603      	mov	r3, r0
 80060b8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80060ba:	e00c      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	3320      	adds	r3, #32
 80060c0:	2100      	movs	r1, #0
 80060c2:	4618      	mov	r0, r3
 80060c4:	f000 fba6 	bl	8006814 <RCCEx_PLLSAI2_Config>
 80060c8:	4603      	mov	r3, r0
 80060ca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80060cc:	e003      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060ce:	2301      	movs	r3, #1
 80060d0:	74fb      	strb	r3, [r7, #19]
      break;
 80060d2:	e000      	b.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80060d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060d6:	7cfb      	ldrb	r3, [r7, #19]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d10b      	bne.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060dc:	4b76      	ldr	r3, [pc, #472]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060e2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060ea:	4973      	ldr	r1, [pc, #460]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80060ec:	4313      	orrs	r3, r2
 80060ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80060f2:	e001      	b.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060f4:	7cfb      	ldrb	r3, [r7, #19]
 80060f6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d041      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006108:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800610c:	d02a      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800610e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006112:	d824      	bhi.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006114:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006118:	d008      	beq.n	800612c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800611a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800611e:	d81e      	bhi.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006120:	2b00      	cmp	r3, #0
 8006122:	d00a      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8006124:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006128:	d010      	beq.n	800614c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800612a:	e018      	b.n	800615e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800612c:	4b62      	ldr	r3, [pc, #392]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	4a61      	ldr	r2, [pc, #388]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006132:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006136:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006138:	e015      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	3304      	adds	r3, #4
 800613e:	2100      	movs	r1, #0
 8006140:	4618      	mov	r0, r3
 8006142:	f000 fa73 	bl	800662c <RCCEx_PLLSAI1_Config>
 8006146:	4603      	mov	r3, r0
 8006148:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800614a:	e00c      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3320      	adds	r3, #32
 8006150:	2100      	movs	r1, #0
 8006152:	4618      	mov	r0, r3
 8006154:	f000 fb5e 	bl	8006814 <RCCEx_PLLSAI2_Config>
 8006158:	4603      	mov	r3, r0
 800615a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800615c:	e003      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	74fb      	strb	r3, [r7, #19]
      break;
 8006162:	e000      	b.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006164:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006166:	7cfb      	ldrb	r3, [r7, #19]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10b      	bne.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800616c:	4b52      	ldr	r3, [pc, #328]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800616e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006172:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800617a:	494f      	ldr	r1, [pc, #316]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800617c:	4313      	orrs	r3, r2
 800617e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006182:	e001      	b.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006184:	7cfb      	ldrb	r3, [r7, #19]
 8006186:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006190:	2b00      	cmp	r3, #0
 8006192:	f000 80a0 	beq.w	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006196:	2300      	movs	r3, #0
 8006198:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800619a:	4b47      	ldr	r3, [pc, #284]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800619c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800619e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e000      	b.n	80061ac <HAL_RCCEx_PeriphCLKConfig+0x154>
 80061aa:	2300      	movs	r3, #0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00d      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061b0:	4b41      	ldr	r3, [pc, #260]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061b4:	4a40      	ldr	r2, [pc, #256]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061ba:	6593      	str	r3, [r2, #88]	; 0x58
 80061bc:	4b3e      	ldr	r3, [pc, #248]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80061be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061c4:	60bb      	str	r3, [r7, #8]
 80061c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061c8:	2301      	movs	r3, #1
 80061ca:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061cc:	4b3b      	ldr	r3, [pc, #236]	; (80062bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a3a      	ldr	r2, [pc, #232]	; (80062bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80061d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80061d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80061d8:	f7fd ff12 	bl	8004000 <HAL_GetTick>
 80061dc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80061de:	e009      	b.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061e0:	f7fd ff0e 	bl	8004000 <HAL_GetTick>
 80061e4:	4602      	mov	r2, r0
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	2b02      	cmp	r3, #2
 80061ec:	d902      	bls.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80061ee:	2303      	movs	r3, #3
 80061f0:	74fb      	strb	r3, [r7, #19]
        break;
 80061f2:	e005      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80061f4:	4b31      	ldr	r3, [pc, #196]	; (80062bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d0ef      	beq.n	80061e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8006200:	7cfb      	ldrb	r3, [r7, #19]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d15c      	bne.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006206:	4b2c      	ldr	r3, [pc, #176]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800620c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006210:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d01f      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	429a      	cmp	r2, r3
 8006222:	d019      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006224:	4b24      	ldr	r3, [pc, #144]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006226:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800622a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800622e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006230:	4b21      	ldr	r3, [pc, #132]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006232:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006236:	4a20      	ldr	r2, [pc, #128]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800623c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006240:	4b1d      	ldr	r3, [pc, #116]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006242:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006246:	4a1c      	ldr	r2, [pc, #112]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006248:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800624c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006250:	4a19      	ldr	r2, [pc, #100]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d016      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006262:	f7fd fecd 	bl	8004000 <HAL_GetTick>
 8006266:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006268:	e00b      	b.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800626a:	f7fd fec9 	bl	8004000 <HAL_GetTick>
 800626e:	4602      	mov	r2, r0
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	1ad3      	subs	r3, r2, r3
 8006274:	f241 3288 	movw	r2, #5000	; 0x1388
 8006278:	4293      	cmp	r3, r2
 800627a:	d902      	bls.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800627c:	2303      	movs	r3, #3
 800627e:	74fb      	strb	r3, [r7, #19]
            break;
 8006280:	e006      	b.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006282:	4b0d      	ldr	r3, [pc, #52]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006288:	f003 0302 	and.w	r3, r3, #2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d0ec      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8006290:	7cfb      	ldrb	r3, [r7, #19]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d10c      	bne.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006296:	4b08      	ldr	r3, [pc, #32]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006298:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800629c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80062a6:	4904      	ldr	r1, [pc, #16]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80062ae:	e009      	b.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80062b0:	7cfb      	ldrb	r3, [r7, #19]
 80062b2:	74bb      	strb	r3, [r7, #18]
 80062b4:	e006      	b.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80062b6:	bf00      	nop
 80062b8:	40021000 	.word	0x40021000
 80062bc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c0:	7cfb      	ldrb	r3, [r7, #19]
 80062c2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80062c4:	7c7b      	ldrb	r3, [r7, #17]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d105      	bne.n	80062d6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062ca:	4b9e      	ldr	r3, [pc, #632]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062ce:	4a9d      	ldr	r2, [pc, #628]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062d4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d00a      	beq.n	80062f8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062e2:	4b98      	ldr	r3, [pc, #608]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e8:	f023 0203 	bic.w	r2, r3, #3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f0:	4994      	ldr	r1, [pc, #592]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	d00a      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006304:	4b8f      	ldr	r3, [pc, #572]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800630a:	f023 020c 	bic.w	r2, r3, #12
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006312:	498c      	ldr	r1, [pc, #560]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006314:	4313      	orrs	r3, r2
 8006316:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0304 	and.w	r3, r3, #4
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00a      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006326:	4b87      	ldr	r3, [pc, #540]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006334:	4983      	ldr	r1, [pc, #524]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006336:	4313      	orrs	r3, r2
 8006338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0308 	and.w	r3, r3, #8
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00a      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006348:	4b7e      	ldr	r3, [pc, #504]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800634a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800634e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006356:	497b      	ldr	r1, [pc, #492]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006358:	4313      	orrs	r3, r2
 800635a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0310 	and.w	r3, r3, #16
 8006366:	2b00      	cmp	r3, #0
 8006368:	d00a      	beq.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800636a:	4b76      	ldr	r3, [pc, #472]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800636c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006370:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006378:	4972      	ldr	r1, [pc, #456]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800637a:	4313      	orrs	r3, r2
 800637c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	f003 0320 	and.w	r3, r3, #32
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00a      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800638c:	4b6d      	ldr	r3, [pc, #436]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800638e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006392:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800639a:	496a      	ldr	r1, [pc, #424]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800639c:	4313      	orrs	r3, r2
 800639e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00a      	beq.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80063ae:	4b65      	ldr	r3, [pc, #404]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063bc:	4961      	ldr	r1, [pc, #388]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063be:	4313      	orrs	r3, r2
 80063c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063d0:	4b5c      	ldr	r3, [pc, #368]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80063de:	4959      	ldr	r1, [pc, #356]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00a      	beq.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063f2:	4b54      	ldr	r3, [pc, #336]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80063f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006400:	4950      	ldr	r1, [pc, #320]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006402:	4313      	orrs	r3, r2
 8006404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00a      	beq.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006414:	4b4b      	ldr	r3, [pc, #300]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800641a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006422:	4948      	ldr	r1, [pc, #288]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006424:	4313      	orrs	r3, r2
 8006426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00a      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006436:	4b43      	ldr	r3, [pc, #268]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800643c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006444:	493f      	ldr	r1, [pc, #252]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006446:	4313      	orrs	r3, r2
 8006448:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d028      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006458:	4b3a      	ldr	r3, [pc, #232]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800645a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800645e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006466:	4937      	ldr	r1, [pc, #220]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006468:	4313      	orrs	r3, r2
 800646a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006472:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006476:	d106      	bne.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006478:	4b32      	ldr	r3, [pc, #200]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	4a31      	ldr	r2, [pc, #196]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800647e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006482:	60d3      	str	r3, [r2, #12]
 8006484:	e011      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800648a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800648e:	d10c      	bne.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	3304      	adds	r3, #4
 8006494:	2101      	movs	r1, #1
 8006496:	4618      	mov	r0, r3
 8006498:	f000 f8c8 	bl	800662c <RCCEx_PLLSAI1_Config>
 800649c:	4603      	mov	r3, r0
 800649e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80064a0:	7cfb      	ldrb	r3, [r7, #19]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80064a6:	7cfb      	ldrb	r3, [r7, #19]
 80064a8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d028      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80064b6:	4b23      	ldr	r3, [pc, #140]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064bc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064c4:	491f      	ldr	r1, [pc, #124]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064d0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80064d4:	d106      	bne.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064d6:	4b1b      	ldr	r3, [pc, #108]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	4a1a      	ldr	r2, [pc, #104]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80064dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064e0:	60d3      	str	r3, [r2, #12]
 80064e2:	e011      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80064ec:	d10c      	bne.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	3304      	adds	r3, #4
 80064f2:	2101      	movs	r1, #1
 80064f4:	4618      	mov	r0, r3
 80064f6:	f000 f899 	bl	800662c <RCCEx_PLLSAI1_Config>
 80064fa:	4603      	mov	r3, r0
 80064fc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064fe:	7cfb      	ldrb	r3, [r7, #19]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d001      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8006504:	7cfb      	ldrb	r3, [r7, #19]
 8006506:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d02b      	beq.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006514:	4b0b      	ldr	r3, [pc, #44]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800651a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006522:	4908      	ldr	r1, [pc, #32]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006524:	4313      	orrs	r3, r2
 8006526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800652e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006532:	d109      	bne.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006534:	4b03      	ldr	r3, [pc, #12]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	4a02      	ldr	r2, [pc, #8]	; (8006544 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800653a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800653e:	60d3      	str	r3, [r2, #12]
 8006540:	e014      	b.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006542:	bf00      	nop
 8006544:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800654c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006550:	d10c      	bne.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	3304      	adds	r3, #4
 8006556:	2101      	movs	r1, #1
 8006558:	4618      	mov	r0, r3
 800655a:	f000 f867 	bl	800662c <RCCEx_PLLSAI1_Config>
 800655e:	4603      	mov	r3, r0
 8006560:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006562:	7cfb      	ldrb	r3, [r7, #19]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d001      	beq.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006568:	7cfb      	ldrb	r3, [r7, #19]
 800656a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006574:	2b00      	cmp	r3, #0
 8006576:	d02f      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006578:	4b2b      	ldr	r3, [pc, #172]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800657a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800657e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006586:	4928      	ldr	r1, [pc, #160]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006588:	4313      	orrs	r3, r2
 800658a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006592:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006596:	d10d      	bne.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	3304      	adds	r3, #4
 800659c:	2102      	movs	r1, #2
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 f844 	bl	800662c <RCCEx_PLLSAI1_Config>
 80065a4:	4603      	mov	r3, r0
 80065a6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80065a8:	7cfb      	ldrb	r3, [r7, #19]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d014      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80065ae:	7cfb      	ldrb	r3, [r7, #19]
 80065b0:	74bb      	strb	r3, [r7, #18]
 80065b2:	e011      	b.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80065b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80065bc:	d10c      	bne.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	3320      	adds	r3, #32
 80065c2:	2102      	movs	r1, #2
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 f925 	bl	8006814 <RCCEx_PLLSAI2_Config>
 80065ca:	4603      	mov	r3, r0
 80065cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80065ce:	7cfb      	ldrb	r3, [r7, #19]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d001      	beq.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80065d4:	7cfb      	ldrb	r3, [r7, #19]
 80065d6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d00a      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80065e4:	4b10      	ldr	r3, [pc, #64]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80065f2:	490d      	ldr	r1, [pc, #52]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80065f4:	4313      	orrs	r3, r2
 80065f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00b      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006606:	4b08      	ldr	r3, [pc, #32]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800660c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006616:	4904      	ldr	r1, [pc, #16]	; (8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006618:	4313      	orrs	r3, r2
 800661a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800661e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006620:	4618      	mov	r0, r3
 8006622:	3718      	adds	r7, #24
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	40021000 	.word	0x40021000

0800662c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006636:	2300      	movs	r3, #0
 8006638:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800663a:	4b75      	ldr	r3, [pc, #468]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	f003 0303 	and.w	r3, r3, #3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d018      	beq.n	8006678 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006646:	4b72      	ldr	r3, [pc, #456]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006648:	68db      	ldr	r3, [r3, #12]
 800664a:	f003 0203 	and.w	r2, r3, #3
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	429a      	cmp	r2, r3
 8006654:	d10d      	bne.n	8006672 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
       ||
 800665a:	2b00      	cmp	r3, #0
 800665c:	d009      	beq.n	8006672 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800665e:	4b6c      	ldr	r3, [pc, #432]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006660:	68db      	ldr	r3, [r3, #12]
 8006662:	091b      	lsrs	r3, r3, #4
 8006664:	f003 0307 	and.w	r3, r3, #7
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
       ||
 800666e:	429a      	cmp	r2, r3
 8006670:	d047      	beq.n	8006702 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	73fb      	strb	r3, [r7, #15]
 8006676:	e044      	b.n	8006702 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	2b03      	cmp	r3, #3
 800667e:	d018      	beq.n	80066b2 <RCCEx_PLLSAI1_Config+0x86>
 8006680:	2b03      	cmp	r3, #3
 8006682:	d825      	bhi.n	80066d0 <RCCEx_PLLSAI1_Config+0xa4>
 8006684:	2b01      	cmp	r3, #1
 8006686:	d002      	beq.n	800668e <RCCEx_PLLSAI1_Config+0x62>
 8006688:	2b02      	cmp	r3, #2
 800668a:	d009      	beq.n	80066a0 <RCCEx_PLLSAI1_Config+0x74>
 800668c:	e020      	b.n	80066d0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800668e:	4b60      	ldr	r3, [pc, #384]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b00      	cmp	r3, #0
 8006698:	d11d      	bne.n	80066d6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800669e:	e01a      	b.n	80066d6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80066a0:	4b5b      	ldr	r3, [pc, #364]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d116      	bne.n	80066da <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066b0:	e013      	b.n	80066da <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80066b2:	4b57      	ldr	r3, [pc, #348]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d10f      	bne.n	80066de <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80066be:	4b54      	ldr	r3, [pc, #336]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d109      	bne.n	80066de <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80066ce:	e006      	b.n	80066de <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80066d0:	2301      	movs	r3, #1
 80066d2:	73fb      	strb	r3, [r7, #15]
      break;
 80066d4:	e004      	b.n	80066e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80066d6:	bf00      	nop
 80066d8:	e002      	b.n	80066e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80066da:	bf00      	nop
 80066dc:	e000      	b.n	80066e0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80066de:	bf00      	nop
    }

    if(status == HAL_OK)
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10d      	bne.n	8006702 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80066e6:	4b4a      	ldr	r3, [pc, #296]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066e8:	68db      	ldr	r3, [r3, #12]
 80066ea:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6819      	ldr	r1, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	685b      	ldr	r3, [r3, #4]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	011b      	lsls	r3, r3, #4
 80066fa:	430b      	orrs	r3, r1
 80066fc:	4944      	ldr	r1, [pc, #272]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006702:	7bfb      	ldrb	r3, [r7, #15]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d17d      	bne.n	8006804 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006708:	4b41      	ldr	r3, [pc, #260]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a40      	ldr	r2, [pc, #256]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 800670e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006712:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006714:	f7fd fc74 	bl	8004000 <HAL_GetTick>
 8006718:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800671a:	e009      	b.n	8006730 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800671c:	f7fd fc70 	bl	8004000 <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	2b02      	cmp	r3, #2
 8006728:	d902      	bls.n	8006730 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	73fb      	strb	r3, [r7, #15]
        break;
 800672e:	e005      	b.n	800673c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006730:	4b37      	ldr	r3, [pc, #220]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1ef      	bne.n	800671c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800673c:	7bfb      	ldrb	r3, [r7, #15]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d160      	bne.n	8006804 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d111      	bne.n	800676c <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006748:	4b31      	ldr	r3, [pc, #196]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006750:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	6892      	ldr	r2, [r2, #8]
 8006758:	0211      	lsls	r1, r2, #8
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	68d2      	ldr	r2, [r2, #12]
 800675e:	0912      	lsrs	r2, r2, #4
 8006760:	0452      	lsls	r2, r2, #17
 8006762:	430a      	orrs	r2, r1
 8006764:	492a      	ldr	r1, [pc, #168]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006766:	4313      	orrs	r3, r2
 8006768:	610b      	str	r3, [r1, #16]
 800676a:	e027      	b.n	80067bc <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	2b01      	cmp	r3, #1
 8006770:	d112      	bne.n	8006798 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006772:	4b27      	ldr	r3, [pc, #156]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800677a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	6892      	ldr	r2, [r2, #8]
 8006782:	0211      	lsls	r1, r2, #8
 8006784:	687a      	ldr	r2, [r7, #4]
 8006786:	6912      	ldr	r2, [r2, #16]
 8006788:	0852      	lsrs	r2, r2, #1
 800678a:	3a01      	subs	r2, #1
 800678c:	0552      	lsls	r2, r2, #21
 800678e:	430a      	orrs	r2, r1
 8006790:	491f      	ldr	r1, [pc, #124]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006792:	4313      	orrs	r3, r2
 8006794:	610b      	str	r3, [r1, #16]
 8006796:	e011      	b.n	80067bc <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006798:	4b1d      	ldr	r3, [pc, #116]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 800679a:	691b      	ldr	r3, [r3, #16]
 800679c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80067a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80067a4:	687a      	ldr	r2, [r7, #4]
 80067a6:	6892      	ldr	r2, [r2, #8]
 80067a8:	0211      	lsls	r1, r2, #8
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6952      	ldr	r2, [r2, #20]
 80067ae:	0852      	lsrs	r2, r2, #1
 80067b0:	3a01      	subs	r2, #1
 80067b2:	0652      	lsls	r2, r2, #25
 80067b4:	430a      	orrs	r2, r1
 80067b6:	4916      	ldr	r1, [pc, #88]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067b8:	4313      	orrs	r3, r2
 80067ba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80067bc:	4b14      	ldr	r3, [pc, #80]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a13      	ldr	r2, [pc, #76]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067c2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80067c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067c8:	f7fd fc1a 	bl	8004000 <HAL_GetTick>
 80067cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80067ce:	e009      	b.n	80067e4 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80067d0:	f7fd fc16 	bl	8004000 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	68bb      	ldr	r3, [r7, #8]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d902      	bls.n	80067e4 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	73fb      	strb	r3, [r7, #15]
          break;
 80067e2:	e005      	b.n	80067f0 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80067e4:	4b0a      	ldr	r3, [pc, #40]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d0ef      	beq.n	80067d0 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d106      	bne.n	8006804 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80067f6:	4b06      	ldr	r3, [pc, #24]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 80067f8:	691a      	ldr	r2, [r3, #16]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	699b      	ldr	r3, [r3, #24]
 80067fe:	4904      	ldr	r1, [pc, #16]	; (8006810 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006800:	4313      	orrs	r3, r2
 8006802:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006804:	7bfb      	ldrb	r3, [r7, #15]
}
 8006806:	4618      	mov	r0, r3
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	40021000 	.word	0x40021000

08006814 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
 800681c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800681e:	2300      	movs	r3, #0
 8006820:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006822:	4b6a      	ldr	r3, [pc, #424]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8006824:	68db      	ldr	r3, [r3, #12]
 8006826:	f003 0303 	and.w	r3, r3, #3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d018      	beq.n	8006860 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800682e:	4b67      	ldr	r3, [pc, #412]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	f003 0203 	and.w	r2, r3, #3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	429a      	cmp	r2, r3
 800683c:	d10d      	bne.n	800685a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
       ||
 8006842:	2b00      	cmp	r3, #0
 8006844:	d009      	beq.n	800685a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006846:	4b61      	ldr	r3, [pc, #388]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	091b      	lsrs	r3, r3, #4
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	1c5a      	adds	r2, r3, #1
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	685b      	ldr	r3, [r3, #4]
       ||
 8006856:	429a      	cmp	r2, r3
 8006858:	d047      	beq.n	80068ea <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	73fb      	strb	r3, [r7, #15]
 800685e:	e044      	b.n	80068ea <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2b03      	cmp	r3, #3
 8006866:	d018      	beq.n	800689a <RCCEx_PLLSAI2_Config+0x86>
 8006868:	2b03      	cmp	r3, #3
 800686a:	d825      	bhi.n	80068b8 <RCCEx_PLLSAI2_Config+0xa4>
 800686c:	2b01      	cmp	r3, #1
 800686e:	d002      	beq.n	8006876 <RCCEx_PLLSAI2_Config+0x62>
 8006870:	2b02      	cmp	r3, #2
 8006872:	d009      	beq.n	8006888 <RCCEx_PLLSAI2_Config+0x74>
 8006874:	e020      	b.n	80068b8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006876:	4b55      	ldr	r3, [pc, #340]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d11d      	bne.n	80068be <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006886:	e01a      	b.n	80068be <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006888:	4b50      	ldr	r3, [pc, #320]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006890:	2b00      	cmp	r3, #0
 8006892:	d116      	bne.n	80068c2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006894:	2301      	movs	r3, #1
 8006896:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006898:	e013      	b.n	80068c2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800689a:	4b4c      	ldr	r3, [pc, #304]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10f      	bne.n	80068c6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80068a6:	4b49      	ldr	r3, [pc, #292]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d109      	bne.n	80068c6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80068b6:	e006      	b.n	80068c6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80068b8:	2301      	movs	r3, #1
 80068ba:	73fb      	strb	r3, [r7, #15]
      break;
 80068bc:	e004      	b.n	80068c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80068be:	bf00      	nop
 80068c0:	e002      	b.n	80068c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80068c2:	bf00      	nop
 80068c4:	e000      	b.n	80068c8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80068c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80068c8:	7bfb      	ldrb	r3, [r7, #15]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d10d      	bne.n	80068ea <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80068ce:	4b3f      	ldr	r3, [pc, #252]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6819      	ldr	r1, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	3b01      	subs	r3, #1
 80068e0:	011b      	lsls	r3, r3, #4
 80068e2:	430b      	orrs	r3, r1
 80068e4:	4939      	ldr	r1, [pc, #228]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80068e6:	4313      	orrs	r3, r2
 80068e8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80068ea:	7bfb      	ldrb	r3, [r7, #15]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d167      	bne.n	80069c0 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80068f0:	4b36      	ldr	r3, [pc, #216]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a35      	ldr	r2, [pc, #212]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80068f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068fc:	f7fd fb80 	bl	8004000 <HAL_GetTick>
 8006900:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006902:	e009      	b.n	8006918 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006904:	f7fd fb7c 	bl	8004000 <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	2b02      	cmp	r3, #2
 8006910:	d902      	bls.n	8006918 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	73fb      	strb	r3, [r7, #15]
        break;
 8006916:	e005      	b.n	8006924 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006918:	4b2c      	ldr	r3, [pc, #176]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d1ef      	bne.n	8006904 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006924:	7bfb      	ldrb	r3, [r7, #15]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d14a      	bne.n	80069c0 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800692a:	683b      	ldr	r3, [r7, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d111      	bne.n	8006954 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006930:	4b26      	ldr	r3, [pc, #152]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8006932:	695b      	ldr	r3, [r3, #20]
 8006934:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8006938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	6892      	ldr	r2, [r2, #8]
 8006940:	0211      	lsls	r1, r2, #8
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	68d2      	ldr	r2, [r2, #12]
 8006946:	0912      	lsrs	r2, r2, #4
 8006948:	0452      	lsls	r2, r2, #17
 800694a:	430a      	orrs	r2, r1
 800694c:	491f      	ldr	r1, [pc, #124]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800694e:	4313      	orrs	r3, r2
 8006950:	614b      	str	r3, [r1, #20]
 8006952:	e011      	b.n	8006978 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006954:	4b1d      	ldr	r3, [pc, #116]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8006956:	695b      	ldr	r3, [r3, #20]
 8006958:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800695c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006960:	687a      	ldr	r2, [r7, #4]
 8006962:	6892      	ldr	r2, [r2, #8]
 8006964:	0211      	lsls	r1, r2, #8
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	6912      	ldr	r2, [r2, #16]
 800696a:	0852      	lsrs	r2, r2, #1
 800696c:	3a01      	subs	r2, #1
 800696e:	0652      	lsls	r2, r2, #25
 8006970:	430a      	orrs	r2, r1
 8006972:	4916      	ldr	r1, [pc, #88]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 8006974:	4313      	orrs	r3, r2
 8006976:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006978:	4b14      	ldr	r3, [pc, #80]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a13      	ldr	r2, [pc, #76]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 800697e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006982:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006984:	f7fd fb3c 	bl	8004000 <HAL_GetTick>
 8006988:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800698a:	e009      	b.n	80069a0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800698c:	f7fd fb38 	bl	8004000 <HAL_GetTick>
 8006990:	4602      	mov	r2, r0
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	1ad3      	subs	r3, r2, r3
 8006996:	2b02      	cmp	r3, #2
 8006998:	d902      	bls.n	80069a0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	73fb      	strb	r3, [r7, #15]
          break;
 800699e:	e005      	b.n	80069ac <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80069a0:	4b0a      	ldr	r3, [pc, #40]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d0ef      	beq.n	800698c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80069ac:	7bfb      	ldrb	r3, [r7, #15]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d106      	bne.n	80069c0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80069b2:	4b06      	ldr	r3, [pc, #24]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80069b4:	695a      	ldr	r2, [r3, #20]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	695b      	ldr	r3, [r3, #20]
 80069ba:	4904      	ldr	r1, [pc, #16]	; (80069cc <RCCEx_PLLSAI2_Config+0x1b8>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80069c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3710      	adds	r7, #16
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	40021000 	.word	0x40021000

080069d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b084      	sub	sp, #16
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d101      	bne.n	80069e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80069de:	2301      	movs	r3, #1
 80069e0:	e095      	b.n	8006b0e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d108      	bne.n	80069fc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	685b      	ldr	r3, [r3, #4]
 80069ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80069f2:	d009      	beq.n	8006a08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	61da      	str	r2, [r3, #28]
 80069fa:	e005      	b.n	8006a08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006a14:	b2db      	uxtb	r3, r3
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d106      	bne.n	8006a28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f7fc fac2 	bl	8002fac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a3e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a48:	d902      	bls.n	8006a50 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	e002      	b.n	8006a56 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006a54:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	68db      	ldr	r3, [r3, #12]
 8006a5a:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006a5e:	d007      	beq.n	8006a70 <HAL_SPI_Init+0xa0>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a68:	d002      	beq.n	8006a70 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006a80:	431a      	orrs	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	f003 0302 	and.w	r3, r3, #2
 8006a8a:	431a      	orrs	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	695b      	ldr	r3, [r3, #20]
 8006a90:	f003 0301 	and.w	r3, r3, #1
 8006a94:	431a      	orrs	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a9e:	431a      	orrs	r2, r3
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	69db      	ldr	r3, [r3, #28]
 8006aa4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006aa8:	431a      	orrs	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ab2:	ea42 0103 	orr.w	r1, r2, r3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aba:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	430a      	orrs	r2, r1
 8006ac4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	0c1b      	lsrs	r3, r3, #16
 8006acc:	f003 0204 	and.w	r2, r3, #4
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad4:	f003 0310 	and.w	r3, r3, #16
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ade:	f003 0308 	and.w	r3, r3, #8
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006aec:	ea42 0103 	orr.w	r1, r2, r3
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	430a      	orrs	r2, r1
 8006afc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006b0c:	2300      	movs	r3, #0
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3710      	adds	r7, #16
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}

08006b16 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b082      	sub	sp, #8
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e049      	b.n	8006bbc <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d106      	bne.n	8006b42 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f000 f841 	bl	8006bc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	2202      	movs	r2, #2
 8006b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	3304      	adds	r3, #4
 8006b52:	4619      	mov	r1, r3
 8006b54:	4610      	mov	r0, r2
 8006b56:	f000 f9f7 	bl	8006f48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2201      	movs	r2, #1
 8006b66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2201      	movs	r2, #1
 8006b76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2201      	movs	r2, #1
 8006b86:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2201      	movs	r2, #1
 8006b96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2201      	movs	r2, #1
 8006bae:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006bcc:	bf00      	nop
 8006bce:	370c      	adds	r7, #12
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd6:	4770      	bx	lr

08006bd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b085      	sub	sp, #20
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b01      	cmp	r3, #1
 8006bea:	d001      	beq.n	8006bf0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e04f      	b.n	8006c90 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2202      	movs	r2, #2
 8006bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68da      	ldr	r2, [r3, #12]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f042 0201 	orr.w	r2, r2, #1
 8006c06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	4a23      	ldr	r2, [pc, #140]	; (8006c9c <HAL_TIM_Base_Start_IT+0xc4>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d01d      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0x76>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c1a:	d018      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0x76>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a1f      	ldr	r2, [pc, #124]	; (8006ca0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d013      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0x76>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a1e      	ldr	r2, [pc, #120]	; (8006ca4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d00e      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0x76>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a1c      	ldr	r2, [pc, #112]	; (8006ca8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d009      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0x76>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a1b      	ldr	r2, [pc, #108]	; (8006cac <HAL_TIM_Base_Start_IT+0xd4>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d004      	beq.n	8006c4e <HAL_TIM_Base_Start_IT+0x76>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a19      	ldr	r2, [pc, #100]	; (8006cb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d115      	bne.n	8006c7a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	689a      	ldr	r2, [r3, #8]
 8006c54:	4b17      	ldr	r3, [pc, #92]	; (8006cb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006c56:	4013      	ands	r3, r2
 8006c58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2b06      	cmp	r3, #6
 8006c5e:	d015      	beq.n	8006c8c <HAL_TIM_Base_Start_IT+0xb4>
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c66:	d011      	beq.n	8006c8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f042 0201 	orr.w	r2, r2, #1
 8006c76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c78:	e008      	b.n	8006c8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	681a      	ldr	r2, [r3, #0]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f042 0201 	orr.w	r2, r2, #1
 8006c88:	601a      	str	r2, [r3, #0]
 8006c8a:	e000      	b.n	8006c8e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c8c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006c8e:	2300      	movs	r3, #0
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3714      	adds	r7, #20
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr
 8006c9c:	40012c00 	.word	0x40012c00
 8006ca0:	40000400 	.word	0x40000400
 8006ca4:	40000800 	.word	0x40000800
 8006ca8:	40000c00 	.word	0x40000c00
 8006cac:	40013400 	.word	0x40013400
 8006cb0:	40014000 	.word	0x40014000
 8006cb4:	00010007 	.word	0x00010007

08006cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	f003 0302 	and.w	r3, r3, #2
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d122      	bne.n	8006d14 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f003 0302 	and.w	r3, r3, #2
 8006cd8:	2b02      	cmp	r3, #2
 8006cda:	d11b      	bne.n	8006d14 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f06f 0202 	mvn.w	r2, #2
 8006ce4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2201      	movs	r2, #1
 8006cea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	699b      	ldr	r3, [r3, #24]
 8006cf2:	f003 0303 	and.w	r3, r3, #3
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d003      	beq.n	8006d02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f905 	bl	8006f0a <HAL_TIM_IC_CaptureCallback>
 8006d00:	e005      	b.n	8006d0e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 f8f7 	bl	8006ef6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 f908 	bl	8006f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2200      	movs	r2, #0
 8006d12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	f003 0304 	and.w	r3, r3, #4
 8006d1e:	2b04      	cmp	r3, #4
 8006d20:	d122      	bne.n	8006d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b04      	cmp	r3, #4
 8006d2e:	d11b      	bne.n	8006d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f06f 0204 	mvn.w	r2, #4
 8006d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2202      	movs	r2, #2
 8006d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 f8db 	bl	8006f0a <HAL_TIM_IC_CaptureCallback>
 8006d54:	e005      	b.n	8006d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 f8cd 	bl	8006ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 f8de 	bl	8006f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	691b      	ldr	r3, [r3, #16]
 8006d6e:	f003 0308 	and.w	r3, r3, #8
 8006d72:	2b08      	cmp	r3, #8
 8006d74:	d122      	bne.n	8006dbc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	68db      	ldr	r3, [r3, #12]
 8006d7c:	f003 0308 	and.w	r3, r3, #8
 8006d80:	2b08      	cmp	r3, #8
 8006d82:	d11b      	bne.n	8006dbc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f06f 0208 	mvn.w	r2, #8
 8006d8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2204      	movs	r2, #4
 8006d92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	69db      	ldr	r3, [r3, #28]
 8006d9a:	f003 0303 	and.w	r3, r3, #3
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d003      	beq.n	8006daa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f8b1 	bl	8006f0a <HAL_TIM_IC_CaptureCallback>
 8006da8:	e005      	b.n	8006db6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f8a3 	bl	8006ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 f8b4 	bl	8006f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	691b      	ldr	r3, [r3, #16]
 8006dc2:	f003 0310 	and.w	r3, r3, #16
 8006dc6:	2b10      	cmp	r3, #16
 8006dc8:	d122      	bne.n	8006e10 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	f003 0310 	and.w	r3, r3, #16
 8006dd4:	2b10      	cmp	r3, #16
 8006dd6:	d11b      	bne.n	8006e10 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f06f 0210 	mvn.w	r2, #16
 8006de0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2208      	movs	r2, #8
 8006de6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	69db      	ldr	r3, [r3, #28]
 8006dee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d003      	beq.n	8006dfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f000 f887 	bl	8006f0a <HAL_TIM_IC_CaptureCallback>
 8006dfc:	e005      	b.n	8006e0a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f879 	bl	8006ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e04:	6878      	ldr	r0, [r7, #4]
 8006e06:	f000 f88a 	bl	8006f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	f003 0301 	and.w	r3, r3, #1
 8006e1a:	2b01      	cmp	r3, #1
 8006e1c:	d10e      	bne.n	8006e3c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	f003 0301 	and.w	r3, r3, #1
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d107      	bne.n	8006e3c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f06f 0201 	mvn.w	r2, #1
 8006e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f7fb fffa 	bl	8002e30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e46:	2b80      	cmp	r3, #128	; 0x80
 8006e48:	d10e      	bne.n	8006e68 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e54:	2b80      	cmp	r3, #128	; 0x80
 8006e56:	d107      	bne.n	8006e68 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 f914 	bl	8007090 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e76:	d10e      	bne.n	8006e96 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e82:	2b80      	cmp	r3, #128	; 0x80
 8006e84:	d107      	bne.n	8006e96 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 f907 	bl	80070a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea0:	2b40      	cmp	r3, #64	; 0x40
 8006ea2:	d10e      	bne.n	8006ec2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eae:	2b40      	cmp	r3, #64	; 0x40
 8006eb0:	d107      	bne.n	8006ec2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 f838 	bl	8006f32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	691b      	ldr	r3, [r3, #16]
 8006ec8:	f003 0320 	and.w	r3, r3, #32
 8006ecc:	2b20      	cmp	r3, #32
 8006ece:	d10e      	bne.n	8006eee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	f003 0320 	and.w	r3, r3, #32
 8006eda:	2b20      	cmp	r3, #32
 8006edc:	d107      	bne.n	8006eee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f06f 0220 	mvn.w	r2, #32
 8006ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 f8c7 	bl	800707c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006eee:	bf00      	nop
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ef6:	b480      	push	{r7}
 8006ef8:	b083      	sub	sp, #12
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006efe:	bf00      	nop
 8006f00:	370c      	adds	r7, #12
 8006f02:	46bd      	mov	sp, r7
 8006f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f08:	4770      	bx	lr

08006f0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f0a:	b480      	push	{r7}
 8006f0c:	b083      	sub	sp, #12
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f12:	bf00      	nop
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr

08006f1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b083      	sub	sp, #12
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f26:	bf00      	nop
 8006f28:	370c      	adds	r7, #12
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f30:	4770      	bx	lr

08006f32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f32:	b480      	push	{r7}
 8006f34:	b083      	sub	sp, #12
 8006f36:	af00      	add	r7, sp, #0
 8006f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f3a:	bf00      	nop
 8006f3c:	370c      	adds	r7, #12
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f44:	4770      	bx	lr
	...

08006f48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a40      	ldr	r2, [pc, #256]	; (800705c <TIM_Base_SetConfig+0x114>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d013      	beq.n	8006f88 <TIM_Base_SetConfig+0x40>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f66:	d00f      	beq.n	8006f88 <TIM_Base_SetConfig+0x40>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a3d      	ldr	r2, [pc, #244]	; (8007060 <TIM_Base_SetConfig+0x118>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d00b      	beq.n	8006f88 <TIM_Base_SetConfig+0x40>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a3c      	ldr	r2, [pc, #240]	; (8007064 <TIM_Base_SetConfig+0x11c>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d007      	beq.n	8006f88 <TIM_Base_SetConfig+0x40>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a3b      	ldr	r2, [pc, #236]	; (8007068 <TIM_Base_SetConfig+0x120>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d003      	beq.n	8006f88 <TIM_Base_SetConfig+0x40>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a3a      	ldr	r2, [pc, #232]	; (800706c <TIM_Base_SetConfig+0x124>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d108      	bne.n	8006f9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	68fa      	ldr	r2, [r7, #12]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a2f      	ldr	r2, [pc, #188]	; (800705c <TIM_Base_SetConfig+0x114>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d01f      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fa8:	d01b      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a2c      	ldr	r2, [pc, #176]	; (8007060 <TIM_Base_SetConfig+0x118>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d017      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a2b      	ldr	r2, [pc, #172]	; (8007064 <TIM_Base_SetConfig+0x11c>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d013      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a2a      	ldr	r2, [pc, #168]	; (8007068 <TIM_Base_SetConfig+0x120>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d00f      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a29      	ldr	r2, [pc, #164]	; (800706c <TIM_Base_SetConfig+0x124>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d00b      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a28      	ldr	r2, [pc, #160]	; (8007070 <TIM_Base_SetConfig+0x128>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d007      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a27      	ldr	r2, [pc, #156]	; (8007074 <TIM_Base_SetConfig+0x12c>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d003      	beq.n	8006fe2 <TIM_Base_SetConfig+0x9a>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4a26      	ldr	r2, [pc, #152]	; (8007078 <TIM_Base_SetConfig+0x130>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d108      	bne.n	8006ff4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	68db      	ldr	r3, [r3, #12]
 8006fee:	68fa      	ldr	r2, [r7, #12]
 8006ff0:	4313      	orrs	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689a      	ldr	r2, [r3, #8]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a10      	ldr	r2, [pc, #64]	; (800705c <TIM_Base_SetConfig+0x114>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d00f      	beq.n	8007040 <TIM_Base_SetConfig+0xf8>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a12      	ldr	r2, [pc, #72]	; (800706c <TIM_Base_SetConfig+0x124>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d00b      	beq.n	8007040 <TIM_Base_SetConfig+0xf8>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a11      	ldr	r2, [pc, #68]	; (8007070 <TIM_Base_SetConfig+0x128>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d007      	beq.n	8007040 <TIM_Base_SetConfig+0xf8>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a10      	ldr	r2, [pc, #64]	; (8007074 <TIM_Base_SetConfig+0x12c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d003      	beq.n	8007040 <TIM_Base_SetConfig+0xf8>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a0f      	ldr	r2, [pc, #60]	; (8007078 <TIM_Base_SetConfig+0x130>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d103      	bne.n	8007048 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	691a      	ldr	r2, [r3, #16]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	615a      	str	r2, [r3, #20]
}
 800704e:	bf00      	nop
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	40012c00 	.word	0x40012c00
 8007060:	40000400 	.word	0x40000400
 8007064:	40000800 	.word	0x40000800
 8007068:	40000c00 	.word	0x40000c00
 800706c:	40013400 	.word	0x40013400
 8007070:	40014000 	.word	0x40014000
 8007074:	40014400 	.word	0x40014400
 8007078:	40014800 	.word	0x40014800

0800707c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800707c:	b480      	push	{r7}
 800707e:	b083      	sub	sp, #12
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007084:	bf00      	nop
 8007086:	370c      	adds	r7, #12
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr

08007090 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a2:	4770      	bx	lr

080070a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr

080070b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e040      	b.n	800714c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d106      	bne.n	80070e0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7fb ffa8 	bl	8003030 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2224      	movs	r2, #36	; 0x24
 80070e4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0201 	bic.w	r2, r2, #1
 80070f4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 f992 	bl	8007420 <UART_SetConfig>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b01      	cmp	r3, #1
 8007100:	d101      	bne.n	8007106 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	e022      	b.n	800714c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710a:	2b00      	cmp	r3, #0
 800710c:	d002      	beq.n	8007114 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 fc3e 	bl	8007990 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	685a      	ldr	r2, [r3, #4]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007122:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	689a      	ldr	r2, [r3, #8]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007132:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f042 0201 	orr.w	r2, r2, #1
 8007142:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f000 fcc5 	bl	8007ad4 <UART_CheckIdleState>
 800714a:	4603      	mov	r3, r0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3708      	adds	r7, #8
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b08a      	sub	sp, #40	; 0x28
 8007158:	af02      	add	r7, sp, #8
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	603b      	str	r3, [r7, #0]
 8007160:	4613      	mov	r3, r2
 8007162:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007168:	2b20      	cmp	r3, #32
 800716a:	f040 8082 	bne.w	8007272 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d002      	beq.n	800717a <HAL_UART_Transmit+0x26>
 8007174:	88fb      	ldrh	r3, [r7, #6]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e07a      	b.n	8007274 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8007184:	2b01      	cmp	r3, #1
 8007186:	d101      	bne.n	800718c <HAL_UART_Transmit+0x38>
 8007188:	2302      	movs	r3, #2
 800718a:	e073      	b.n	8007274 <HAL_UART_Transmit+0x120>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2200      	movs	r2, #0
 8007198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	2221      	movs	r2, #33	; 0x21
 80071a0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80071a2:	f7fc ff2d 	bl	8004000 <HAL_GetTick>
 80071a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	88fa      	ldrh	r2, [r7, #6]
 80071ac:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	88fa      	ldrh	r2, [r7, #6]
 80071b4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071c0:	d108      	bne.n	80071d4 <HAL_UART_Transmit+0x80>
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d104      	bne.n	80071d4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80071ca:	2300      	movs	r3, #0
 80071cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80071ce:	68bb      	ldr	r3, [r7, #8]
 80071d0:	61bb      	str	r3, [r7, #24]
 80071d2:	e003      	b.n	80071dc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80071d8:	2300      	movs	r3, #0
 80071da:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80071e4:	e02d      	b.n	8007242 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	9300      	str	r3, [sp, #0]
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	2200      	movs	r2, #0
 80071ee:	2180      	movs	r1, #128	; 0x80
 80071f0:	68f8      	ldr	r0, [r7, #12]
 80071f2:	f000 fcb8 	bl	8007b66 <UART_WaitOnFlagUntilTimeout>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d001      	beq.n	8007200 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80071fc:	2303      	movs	r3, #3
 80071fe:	e039      	b.n	8007274 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10b      	bne.n	800721e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007206:	69bb      	ldr	r3, [r7, #24]
 8007208:	881a      	ldrh	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007212:	b292      	uxth	r2, r2
 8007214:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	3302      	adds	r3, #2
 800721a:	61bb      	str	r3, [r7, #24]
 800721c:	e008      	b.n	8007230 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800721e:	69fb      	ldr	r3, [r7, #28]
 8007220:	781a      	ldrb	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	b292      	uxth	r2, r2
 8007228:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	3301      	adds	r3, #1
 800722e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007236:	b29b      	uxth	r3, r3
 8007238:	3b01      	subs	r3, #1
 800723a:	b29a      	uxth	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007248:	b29b      	uxth	r3, r3
 800724a:	2b00      	cmp	r3, #0
 800724c:	d1cb      	bne.n	80071e6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	2200      	movs	r2, #0
 8007256:	2140      	movs	r1, #64	; 0x40
 8007258:	68f8      	ldr	r0, [r7, #12]
 800725a:	f000 fc84 	bl	8007b66 <UART_WaitOnFlagUntilTimeout>
 800725e:	4603      	mov	r3, r0
 8007260:	2b00      	cmp	r3, #0
 8007262:	d001      	beq.n	8007268 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e005      	b.n	8007274 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2220      	movs	r2, #32
 800726c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800726e:	2300      	movs	r3, #0
 8007270:	e000      	b.n	8007274 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8007272:	2302      	movs	r3, #2
  }
}
 8007274:	4618      	mov	r0, r3
 8007276:	3720      	adds	r7, #32
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b08a      	sub	sp, #40	; 0x28
 8007280:	af02      	add	r7, sp, #8
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	603b      	str	r3, [r7, #0]
 8007288:	4613      	mov	r3, r2
 800728a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007290:	2b20      	cmp	r3, #32
 8007292:	f040 80bf 	bne.w	8007414 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d002      	beq.n	80072a2 <HAL_UART_Receive+0x26>
 800729c:	88fb      	ldrh	r3, [r7, #6]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d101      	bne.n	80072a6 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e0b7      	b.n	8007416 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d101      	bne.n	80072b4 <HAL_UART_Receive+0x38>
 80072b0:	2302      	movs	r3, #2
 80072b2:	e0b0      	b.n	8007416 <HAL_UART_Receive+0x19a>
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2200      	movs	r2, #0
 80072c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2222      	movs	r2, #34	; 0x22
 80072c8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072d0:	f7fc fe96 	bl	8004000 <HAL_GetTick>
 80072d4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	88fa      	ldrh	r2, [r7, #6]
 80072da:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	88fa      	ldrh	r2, [r7, #6]
 80072e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80072ee:	d10e      	bne.n	800730e <HAL_UART_Receive+0x92>
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	691b      	ldr	r3, [r3, #16]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d105      	bne.n	8007304 <HAL_UART_Receive+0x88>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f240 12ff 	movw	r2, #511	; 0x1ff
 80072fe:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007302:	e02d      	b.n	8007360 <HAL_UART_Receive+0xe4>
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	22ff      	movs	r2, #255	; 0xff
 8007308:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800730c:	e028      	b.n	8007360 <HAL_UART_Receive+0xe4>
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d10d      	bne.n	8007332 <HAL_UART_Receive+0xb6>
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d104      	bne.n	8007328 <HAL_UART_Receive+0xac>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	22ff      	movs	r2, #255	; 0xff
 8007322:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007326:	e01b      	b.n	8007360 <HAL_UART_Receive+0xe4>
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	227f      	movs	r2, #127	; 0x7f
 800732c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007330:	e016      	b.n	8007360 <HAL_UART_Receive+0xe4>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800733a:	d10d      	bne.n	8007358 <HAL_UART_Receive+0xdc>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	691b      	ldr	r3, [r3, #16]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d104      	bne.n	800734e <HAL_UART_Receive+0xd2>
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	227f      	movs	r2, #127	; 0x7f
 8007348:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800734c:	e008      	b.n	8007360 <HAL_UART_Receive+0xe4>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	223f      	movs	r2, #63	; 0x3f
 8007352:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007356:	e003      	b.n	8007360 <HAL_UART_Receive+0xe4>
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007366:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007370:	d108      	bne.n	8007384 <HAL_UART_Receive+0x108>
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d104      	bne.n	8007384 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800737a:	2300      	movs	r3, #0
 800737c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	61bb      	str	r3, [r7, #24]
 8007382:	e003      	b.n	800738c <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007388:	2300      	movs	r3, #0
 800738a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2200      	movs	r2, #0
 8007390:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8007394:	e033      	b.n	80073fe <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007396:	683b      	ldr	r3, [r7, #0]
 8007398:	9300      	str	r3, [sp, #0]
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	2200      	movs	r2, #0
 800739e:	2120      	movs	r1, #32
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	f000 fbe0 	bl	8007b66 <UART_WaitOnFlagUntilTimeout>
 80073a6:	4603      	mov	r3, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d001      	beq.n	80073b0 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e032      	b.n	8007416 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80073b0:	69fb      	ldr	r3, [r7, #28]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d10c      	bne.n	80073d0 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80073bc:	b29a      	uxth	r2, r3
 80073be:	8a7b      	ldrh	r3, [r7, #18]
 80073c0:	4013      	ands	r3, r2
 80073c2:	b29a      	uxth	r2, r3
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	3302      	adds	r3, #2
 80073cc:	61bb      	str	r3, [r7, #24]
 80073ce:	e00d      	b.n	80073ec <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	b2da      	uxtb	r2, r3
 80073da:	8a7b      	ldrh	r3, [r7, #18]
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	4013      	ands	r3, r2
 80073e0:	b2da      	uxtb	r2, r3
 80073e2:	69fb      	ldr	r3, [r7, #28]
 80073e4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	3301      	adds	r3, #1
 80073ea:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	3b01      	subs	r3, #1
 80073f6:	b29a      	uxth	r2, r3
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007404:	b29b      	uxth	r3, r3
 8007406:	2b00      	cmp	r3, #0
 8007408:	d1c5      	bne.n	8007396 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2220      	movs	r2, #32
 800740e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007410:	2300      	movs	r3, #0
 8007412:	e000      	b.n	8007416 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8007414:	2302      	movs	r3, #2
  }
}
 8007416:	4618      	mov	r0, r3
 8007418:	3720      	adds	r7, #32
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
	...

08007420 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007424:	b08a      	sub	sp, #40	; 0x28
 8007426:	af00      	add	r7, sp, #0
 8007428:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800742a:	2300      	movs	r3, #0
 800742c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	689a      	ldr	r2, [r3, #8]
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	691b      	ldr	r3, [r3, #16]
 8007438:	431a      	orrs	r2, r3
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	695b      	ldr	r3, [r3, #20]
 800743e:	431a      	orrs	r2, r3
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	69db      	ldr	r3, [r3, #28]
 8007444:	4313      	orrs	r3, r2
 8007446:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	4ba4      	ldr	r3, [pc, #656]	; (80076e0 <UART_SetConfig+0x2c0>)
 8007450:	4013      	ands	r3, r2
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	6812      	ldr	r2, [r2, #0]
 8007456:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007458:	430b      	orrs	r3, r1
 800745a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	68da      	ldr	r2, [r3, #12]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	430a      	orrs	r2, r1
 8007470:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	699b      	ldr	r3, [r3, #24]
 8007476:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a99      	ldr	r2, [pc, #612]	; (80076e4 <UART_SetConfig+0x2c4>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d004      	beq.n	800748c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6a1b      	ldr	r3, [r3, #32]
 8007486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007488:	4313      	orrs	r3, r2
 800748a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800749c:	430a      	orrs	r2, r1
 800749e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a90      	ldr	r2, [pc, #576]	; (80076e8 <UART_SetConfig+0x2c8>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d126      	bne.n	80074f8 <UART_SetConfig+0xd8>
 80074aa:	4b90      	ldr	r3, [pc, #576]	; (80076ec <UART_SetConfig+0x2cc>)
 80074ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b0:	f003 0303 	and.w	r3, r3, #3
 80074b4:	2b03      	cmp	r3, #3
 80074b6:	d81b      	bhi.n	80074f0 <UART_SetConfig+0xd0>
 80074b8:	a201      	add	r2, pc, #4	; (adr r2, 80074c0 <UART_SetConfig+0xa0>)
 80074ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074be:	bf00      	nop
 80074c0:	080074d1 	.word	0x080074d1
 80074c4:	080074e1 	.word	0x080074e1
 80074c8:	080074d9 	.word	0x080074d9
 80074cc:	080074e9 	.word	0x080074e9
 80074d0:	2301      	movs	r3, #1
 80074d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074d6:	e116      	b.n	8007706 <UART_SetConfig+0x2e6>
 80074d8:	2302      	movs	r3, #2
 80074da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074de:	e112      	b.n	8007706 <UART_SetConfig+0x2e6>
 80074e0:	2304      	movs	r3, #4
 80074e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074e6:	e10e      	b.n	8007706 <UART_SetConfig+0x2e6>
 80074e8:	2308      	movs	r3, #8
 80074ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074ee:	e10a      	b.n	8007706 <UART_SetConfig+0x2e6>
 80074f0:	2310      	movs	r3, #16
 80074f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80074f6:	e106      	b.n	8007706 <UART_SetConfig+0x2e6>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a7c      	ldr	r2, [pc, #496]	; (80076f0 <UART_SetConfig+0x2d0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d138      	bne.n	8007574 <UART_SetConfig+0x154>
 8007502:	4b7a      	ldr	r3, [pc, #488]	; (80076ec <UART_SetConfig+0x2cc>)
 8007504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007508:	f003 030c 	and.w	r3, r3, #12
 800750c:	2b0c      	cmp	r3, #12
 800750e:	d82d      	bhi.n	800756c <UART_SetConfig+0x14c>
 8007510:	a201      	add	r2, pc, #4	; (adr r2, 8007518 <UART_SetConfig+0xf8>)
 8007512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007516:	bf00      	nop
 8007518:	0800754d 	.word	0x0800754d
 800751c:	0800756d 	.word	0x0800756d
 8007520:	0800756d 	.word	0x0800756d
 8007524:	0800756d 	.word	0x0800756d
 8007528:	0800755d 	.word	0x0800755d
 800752c:	0800756d 	.word	0x0800756d
 8007530:	0800756d 	.word	0x0800756d
 8007534:	0800756d 	.word	0x0800756d
 8007538:	08007555 	.word	0x08007555
 800753c:	0800756d 	.word	0x0800756d
 8007540:	0800756d 	.word	0x0800756d
 8007544:	0800756d 	.word	0x0800756d
 8007548:	08007565 	.word	0x08007565
 800754c:	2300      	movs	r3, #0
 800754e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007552:	e0d8      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007554:	2302      	movs	r3, #2
 8007556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800755a:	e0d4      	b.n	8007706 <UART_SetConfig+0x2e6>
 800755c:	2304      	movs	r3, #4
 800755e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007562:	e0d0      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007564:	2308      	movs	r3, #8
 8007566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800756a:	e0cc      	b.n	8007706 <UART_SetConfig+0x2e6>
 800756c:	2310      	movs	r3, #16
 800756e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007572:	e0c8      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a5e      	ldr	r2, [pc, #376]	; (80076f4 <UART_SetConfig+0x2d4>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d125      	bne.n	80075ca <UART_SetConfig+0x1aa>
 800757e:	4b5b      	ldr	r3, [pc, #364]	; (80076ec <UART_SetConfig+0x2cc>)
 8007580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007584:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007588:	2b30      	cmp	r3, #48	; 0x30
 800758a:	d016      	beq.n	80075ba <UART_SetConfig+0x19a>
 800758c:	2b30      	cmp	r3, #48	; 0x30
 800758e:	d818      	bhi.n	80075c2 <UART_SetConfig+0x1a2>
 8007590:	2b20      	cmp	r3, #32
 8007592:	d00a      	beq.n	80075aa <UART_SetConfig+0x18a>
 8007594:	2b20      	cmp	r3, #32
 8007596:	d814      	bhi.n	80075c2 <UART_SetConfig+0x1a2>
 8007598:	2b00      	cmp	r3, #0
 800759a:	d002      	beq.n	80075a2 <UART_SetConfig+0x182>
 800759c:	2b10      	cmp	r3, #16
 800759e:	d008      	beq.n	80075b2 <UART_SetConfig+0x192>
 80075a0:	e00f      	b.n	80075c2 <UART_SetConfig+0x1a2>
 80075a2:	2300      	movs	r3, #0
 80075a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075a8:	e0ad      	b.n	8007706 <UART_SetConfig+0x2e6>
 80075aa:	2302      	movs	r3, #2
 80075ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075b0:	e0a9      	b.n	8007706 <UART_SetConfig+0x2e6>
 80075b2:	2304      	movs	r3, #4
 80075b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075b8:	e0a5      	b.n	8007706 <UART_SetConfig+0x2e6>
 80075ba:	2308      	movs	r3, #8
 80075bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075c0:	e0a1      	b.n	8007706 <UART_SetConfig+0x2e6>
 80075c2:	2310      	movs	r3, #16
 80075c4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075c8:	e09d      	b.n	8007706 <UART_SetConfig+0x2e6>
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a4a      	ldr	r2, [pc, #296]	; (80076f8 <UART_SetConfig+0x2d8>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d125      	bne.n	8007620 <UART_SetConfig+0x200>
 80075d4:	4b45      	ldr	r3, [pc, #276]	; (80076ec <UART_SetConfig+0x2cc>)
 80075d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075da:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80075de:	2bc0      	cmp	r3, #192	; 0xc0
 80075e0:	d016      	beq.n	8007610 <UART_SetConfig+0x1f0>
 80075e2:	2bc0      	cmp	r3, #192	; 0xc0
 80075e4:	d818      	bhi.n	8007618 <UART_SetConfig+0x1f8>
 80075e6:	2b80      	cmp	r3, #128	; 0x80
 80075e8:	d00a      	beq.n	8007600 <UART_SetConfig+0x1e0>
 80075ea:	2b80      	cmp	r3, #128	; 0x80
 80075ec:	d814      	bhi.n	8007618 <UART_SetConfig+0x1f8>
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d002      	beq.n	80075f8 <UART_SetConfig+0x1d8>
 80075f2:	2b40      	cmp	r3, #64	; 0x40
 80075f4:	d008      	beq.n	8007608 <UART_SetConfig+0x1e8>
 80075f6:	e00f      	b.n	8007618 <UART_SetConfig+0x1f8>
 80075f8:	2300      	movs	r3, #0
 80075fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80075fe:	e082      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007600:	2302      	movs	r3, #2
 8007602:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007606:	e07e      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007608:	2304      	movs	r3, #4
 800760a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800760e:	e07a      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007610:	2308      	movs	r3, #8
 8007612:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007616:	e076      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007618:	2310      	movs	r3, #16
 800761a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800761e:	e072      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a35      	ldr	r2, [pc, #212]	; (80076fc <UART_SetConfig+0x2dc>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d12a      	bne.n	8007680 <UART_SetConfig+0x260>
 800762a:	4b30      	ldr	r3, [pc, #192]	; (80076ec <UART_SetConfig+0x2cc>)
 800762c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007630:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007634:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007638:	d01a      	beq.n	8007670 <UART_SetConfig+0x250>
 800763a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800763e:	d81b      	bhi.n	8007678 <UART_SetConfig+0x258>
 8007640:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007644:	d00c      	beq.n	8007660 <UART_SetConfig+0x240>
 8007646:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800764a:	d815      	bhi.n	8007678 <UART_SetConfig+0x258>
 800764c:	2b00      	cmp	r3, #0
 800764e:	d003      	beq.n	8007658 <UART_SetConfig+0x238>
 8007650:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007654:	d008      	beq.n	8007668 <UART_SetConfig+0x248>
 8007656:	e00f      	b.n	8007678 <UART_SetConfig+0x258>
 8007658:	2300      	movs	r3, #0
 800765a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800765e:	e052      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007660:	2302      	movs	r3, #2
 8007662:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007666:	e04e      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007668:	2304      	movs	r3, #4
 800766a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800766e:	e04a      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007670:	2308      	movs	r3, #8
 8007672:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007676:	e046      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007678:	2310      	movs	r3, #16
 800767a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800767e:	e042      	b.n	8007706 <UART_SetConfig+0x2e6>
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	4a17      	ldr	r2, [pc, #92]	; (80076e4 <UART_SetConfig+0x2c4>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d13a      	bne.n	8007700 <UART_SetConfig+0x2e0>
 800768a:	4b18      	ldr	r3, [pc, #96]	; (80076ec <UART_SetConfig+0x2cc>)
 800768c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007690:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007694:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007698:	d01a      	beq.n	80076d0 <UART_SetConfig+0x2b0>
 800769a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800769e:	d81b      	bhi.n	80076d8 <UART_SetConfig+0x2b8>
 80076a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076a4:	d00c      	beq.n	80076c0 <UART_SetConfig+0x2a0>
 80076a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076aa:	d815      	bhi.n	80076d8 <UART_SetConfig+0x2b8>
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d003      	beq.n	80076b8 <UART_SetConfig+0x298>
 80076b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80076b4:	d008      	beq.n	80076c8 <UART_SetConfig+0x2a8>
 80076b6:	e00f      	b.n	80076d8 <UART_SetConfig+0x2b8>
 80076b8:	2300      	movs	r3, #0
 80076ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076be:	e022      	b.n	8007706 <UART_SetConfig+0x2e6>
 80076c0:	2302      	movs	r3, #2
 80076c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076c6:	e01e      	b.n	8007706 <UART_SetConfig+0x2e6>
 80076c8:	2304      	movs	r3, #4
 80076ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076ce:	e01a      	b.n	8007706 <UART_SetConfig+0x2e6>
 80076d0:	2308      	movs	r3, #8
 80076d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076d6:	e016      	b.n	8007706 <UART_SetConfig+0x2e6>
 80076d8:	2310      	movs	r3, #16
 80076da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80076de:	e012      	b.n	8007706 <UART_SetConfig+0x2e6>
 80076e0:	efff69f3 	.word	0xefff69f3
 80076e4:	40008000 	.word	0x40008000
 80076e8:	40013800 	.word	0x40013800
 80076ec:	40021000 	.word	0x40021000
 80076f0:	40004400 	.word	0x40004400
 80076f4:	40004800 	.word	0x40004800
 80076f8:	40004c00 	.word	0x40004c00
 80076fc:	40005000 	.word	0x40005000
 8007700:	2310      	movs	r3, #16
 8007702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a9f      	ldr	r2, [pc, #636]	; (8007988 <UART_SetConfig+0x568>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d17a      	bne.n	8007806 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007710:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007714:	2b08      	cmp	r3, #8
 8007716:	d824      	bhi.n	8007762 <UART_SetConfig+0x342>
 8007718:	a201      	add	r2, pc, #4	; (adr r2, 8007720 <UART_SetConfig+0x300>)
 800771a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771e:	bf00      	nop
 8007720:	08007745 	.word	0x08007745
 8007724:	08007763 	.word	0x08007763
 8007728:	0800774d 	.word	0x0800774d
 800772c:	08007763 	.word	0x08007763
 8007730:	08007753 	.word	0x08007753
 8007734:	08007763 	.word	0x08007763
 8007738:	08007763 	.word	0x08007763
 800773c:	08007763 	.word	0x08007763
 8007740:	0800775b 	.word	0x0800775b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007744:	f7fe fbca 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 8007748:	61f8      	str	r0, [r7, #28]
        break;
 800774a:	e010      	b.n	800776e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800774c:	4b8f      	ldr	r3, [pc, #572]	; (800798c <UART_SetConfig+0x56c>)
 800774e:	61fb      	str	r3, [r7, #28]
        break;
 8007750:	e00d      	b.n	800776e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007752:	f7fe fb2b 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 8007756:	61f8      	str	r0, [r7, #28]
        break;
 8007758:	e009      	b.n	800776e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800775a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800775e:	61fb      	str	r3, [r7, #28]
        break;
 8007760:	e005      	b.n	800776e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8007762:	2300      	movs	r3, #0
 8007764:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007766:	2301      	movs	r3, #1
 8007768:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800776c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	2b00      	cmp	r3, #0
 8007772:	f000 80fb 	beq.w	800796c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	685a      	ldr	r2, [r3, #4]
 800777a:	4613      	mov	r3, r2
 800777c:	005b      	lsls	r3, r3, #1
 800777e:	4413      	add	r3, r2
 8007780:	69fa      	ldr	r2, [r7, #28]
 8007782:	429a      	cmp	r2, r3
 8007784:	d305      	bcc.n	8007792 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800778c:	69fa      	ldr	r2, [r7, #28]
 800778e:	429a      	cmp	r2, r3
 8007790:	d903      	bls.n	800779a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007798:	e0e8      	b.n	800796c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	2200      	movs	r2, #0
 800779e:	461c      	mov	r4, r3
 80077a0:	4615      	mov	r5, r2
 80077a2:	f04f 0200 	mov.w	r2, #0
 80077a6:	f04f 0300 	mov.w	r3, #0
 80077aa:	022b      	lsls	r3, r5, #8
 80077ac:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80077b0:	0222      	lsls	r2, r4, #8
 80077b2:	68f9      	ldr	r1, [r7, #12]
 80077b4:	6849      	ldr	r1, [r1, #4]
 80077b6:	0849      	lsrs	r1, r1, #1
 80077b8:	2000      	movs	r0, #0
 80077ba:	4688      	mov	r8, r1
 80077bc:	4681      	mov	r9, r0
 80077be:	eb12 0a08 	adds.w	sl, r2, r8
 80077c2:	eb43 0b09 	adc.w	fp, r3, r9
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	2200      	movs	r2, #0
 80077cc:	603b      	str	r3, [r7, #0]
 80077ce:	607a      	str	r2, [r7, #4]
 80077d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077d4:	4650      	mov	r0, sl
 80077d6:	4659      	mov	r1, fp
 80077d8:	f7f8 ff8e 	bl	80006f8 <__aeabi_uldivmod>
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	4613      	mov	r3, r2
 80077e2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80077e4:	69bb      	ldr	r3, [r7, #24]
 80077e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077ea:	d308      	bcc.n	80077fe <UART_SetConfig+0x3de>
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077f2:	d204      	bcs.n	80077fe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	69ba      	ldr	r2, [r7, #24]
 80077fa:	60da      	str	r2, [r3, #12]
 80077fc:	e0b6      	b.n	800796c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80077fe:	2301      	movs	r3, #1
 8007800:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007804:	e0b2      	b.n	800796c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	69db      	ldr	r3, [r3, #28]
 800780a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800780e:	d15e      	bne.n	80078ce <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8007810:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007814:	2b08      	cmp	r3, #8
 8007816:	d828      	bhi.n	800786a <UART_SetConfig+0x44a>
 8007818:	a201      	add	r2, pc, #4	; (adr r2, 8007820 <UART_SetConfig+0x400>)
 800781a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800781e:	bf00      	nop
 8007820:	08007845 	.word	0x08007845
 8007824:	0800784d 	.word	0x0800784d
 8007828:	08007855 	.word	0x08007855
 800782c:	0800786b 	.word	0x0800786b
 8007830:	0800785b 	.word	0x0800785b
 8007834:	0800786b 	.word	0x0800786b
 8007838:	0800786b 	.word	0x0800786b
 800783c:	0800786b 	.word	0x0800786b
 8007840:	08007863 	.word	0x08007863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007844:	f7fe fb4a 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 8007848:	61f8      	str	r0, [r7, #28]
        break;
 800784a:	e014      	b.n	8007876 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800784c:	f7fe fb5c 	bl	8005f08 <HAL_RCC_GetPCLK2Freq>
 8007850:	61f8      	str	r0, [r7, #28]
        break;
 8007852:	e010      	b.n	8007876 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007854:	4b4d      	ldr	r3, [pc, #308]	; (800798c <UART_SetConfig+0x56c>)
 8007856:	61fb      	str	r3, [r7, #28]
        break;
 8007858:	e00d      	b.n	8007876 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800785a:	f7fe faa7 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 800785e:	61f8      	str	r0, [r7, #28]
        break;
 8007860:	e009      	b.n	8007876 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007862:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007866:	61fb      	str	r3, [r7, #28]
        break;
 8007868:	e005      	b.n	8007876 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800786a:	2300      	movs	r3, #0
 800786c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800786e:	2301      	movs	r3, #1
 8007870:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007874:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007876:	69fb      	ldr	r3, [r7, #28]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d077      	beq.n	800796c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800787c:	69fb      	ldr	r3, [r7, #28]
 800787e:	005a      	lsls	r2, r3, #1
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	085b      	lsrs	r3, r3, #1
 8007886:	441a      	add	r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007890:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	2b0f      	cmp	r3, #15
 8007896:	d916      	bls.n	80078c6 <UART_SetConfig+0x4a6>
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800789e:	d212      	bcs.n	80078c6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078a0:	69bb      	ldr	r3, [r7, #24]
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	f023 030f 	bic.w	r3, r3, #15
 80078a8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078aa:	69bb      	ldr	r3, [r7, #24]
 80078ac:	085b      	lsrs	r3, r3, #1
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	f003 0307 	and.w	r3, r3, #7
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	8afb      	ldrh	r3, [r7, #22]
 80078b8:	4313      	orrs	r3, r2
 80078ba:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	8afa      	ldrh	r2, [r7, #22]
 80078c2:	60da      	str	r2, [r3, #12]
 80078c4:	e052      	b.n	800796c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80078c6:	2301      	movs	r3, #1
 80078c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80078cc:	e04e      	b.n	800796c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80078d2:	2b08      	cmp	r3, #8
 80078d4:	d827      	bhi.n	8007926 <UART_SetConfig+0x506>
 80078d6:	a201      	add	r2, pc, #4	; (adr r2, 80078dc <UART_SetConfig+0x4bc>)
 80078d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078dc:	08007901 	.word	0x08007901
 80078e0:	08007909 	.word	0x08007909
 80078e4:	08007911 	.word	0x08007911
 80078e8:	08007927 	.word	0x08007927
 80078ec:	08007917 	.word	0x08007917
 80078f0:	08007927 	.word	0x08007927
 80078f4:	08007927 	.word	0x08007927
 80078f8:	08007927 	.word	0x08007927
 80078fc:	0800791f 	.word	0x0800791f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007900:	f7fe faec 	bl	8005edc <HAL_RCC_GetPCLK1Freq>
 8007904:	61f8      	str	r0, [r7, #28]
        break;
 8007906:	e014      	b.n	8007932 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007908:	f7fe fafe 	bl	8005f08 <HAL_RCC_GetPCLK2Freq>
 800790c:	61f8      	str	r0, [r7, #28]
        break;
 800790e:	e010      	b.n	8007932 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007910:	4b1e      	ldr	r3, [pc, #120]	; (800798c <UART_SetConfig+0x56c>)
 8007912:	61fb      	str	r3, [r7, #28]
        break;
 8007914:	e00d      	b.n	8007932 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007916:	f7fe fa49 	bl	8005dac <HAL_RCC_GetSysClockFreq>
 800791a:	61f8      	str	r0, [r7, #28]
        break;
 800791c:	e009      	b.n	8007932 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800791e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007922:	61fb      	str	r3, [r7, #28]
        break;
 8007924:	e005      	b.n	8007932 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007930:	bf00      	nop
    }

    if (pclk != 0U)
 8007932:	69fb      	ldr	r3, [r7, #28]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d019      	beq.n	800796c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	085a      	lsrs	r2, r3, #1
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	441a      	add	r2, r3
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	fbb2 f3f3 	udiv	r3, r2, r3
 800794a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800794c:	69bb      	ldr	r3, [r7, #24]
 800794e:	2b0f      	cmp	r3, #15
 8007950:	d909      	bls.n	8007966 <UART_SetConfig+0x546>
 8007952:	69bb      	ldr	r3, [r7, #24]
 8007954:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007958:	d205      	bcs.n	8007966 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	b29a      	uxth	r2, r3
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	60da      	str	r2, [r3, #12]
 8007964:	e002      	b.n	800796c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2200      	movs	r2, #0
 8007970:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2200      	movs	r2, #0
 8007976:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007978:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800797c:	4618      	mov	r0, r3
 800797e:	3728      	adds	r7, #40	; 0x28
 8007980:	46bd      	mov	sp, r7
 8007982:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007986:	bf00      	nop
 8007988:	40008000 	.word	0x40008000
 800798c:	00f42400 	.word	0x00f42400

08007990 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007990:	b480      	push	{r7}
 8007992:	b083      	sub	sp, #12
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800799c:	f003 0301 	and.w	r3, r3, #1
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00a      	beq.n	80079ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	685b      	ldr	r3, [r3, #4]
 80079aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	430a      	orrs	r2, r1
 80079b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079be:	f003 0302 	and.w	r3, r3, #2
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d00a      	beq.n	80079dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	430a      	orrs	r2, r1
 80079da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e0:	f003 0304 	and.w	r3, r3, #4
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d00a      	beq.n	80079fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	685b      	ldr	r3, [r3, #4]
 80079ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a02:	f003 0308 	and.w	r3, r3, #8
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00a      	beq.n	8007a20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	430a      	orrs	r2, r1
 8007a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00a      	beq.n	8007a42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	430a      	orrs	r2, r1
 8007a40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a46:	f003 0320 	and.w	r3, r3, #32
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00a      	beq.n	8007a64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	689b      	ldr	r3, [r3, #8]
 8007a54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	430a      	orrs	r2, r1
 8007a62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d01a      	beq.n	8007aa6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	685b      	ldr	r3, [r3, #4]
 8007a76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	430a      	orrs	r2, r1
 8007a84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a8e:	d10a      	bne.n	8007aa6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	430a      	orrs	r2, r1
 8007aa4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00a      	beq.n	8007ac8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	430a      	orrs	r2, r1
 8007ac6:	605a      	str	r2, [r3, #4]
  }
}
 8007ac8:	bf00      	nop
 8007aca:	370c      	adds	r7, #12
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr

08007ad4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b086      	sub	sp, #24
 8007ad8:	af02      	add	r7, sp, #8
 8007ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007ae4:	f7fc fa8c 	bl	8004000 <HAL_GetTick>
 8007ae8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f003 0308 	and.w	r3, r3, #8
 8007af4:	2b08      	cmp	r3, #8
 8007af6:	d10e      	bne.n	8007b16 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007af8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007afc:	9300      	str	r3, [sp, #0]
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007b06:	6878      	ldr	r0, [r7, #4]
 8007b08:	f000 f82d 	bl	8007b66 <UART_WaitOnFlagUntilTimeout>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d001      	beq.n	8007b16 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b12:	2303      	movs	r3, #3
 8007b14:	e023      	b.n	8007b5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f003 0304 	and.w	r3, r3, #4
 8007b20:	2b04      	cmp	r3, #4
 8007b22:	d10e      	bne.n	8007b42 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007b28:	9300      	str	r3, [sp, #0]
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007b32:	6878      	ldr	r0, [r7, #4]
 8007b34:	f000 f817 	bl	8007b66 <UART_WaitOnFlagUntilTimeout>
 8007b38:	4603      	mov	r3, r0
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d001      	beq.n	8007b42 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e00d      	b.n	8007b5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2220      	movs	r2, #32
 8007b46:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2220      	movs	r2, #32
 8007b4c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2200      	movs	r2, #0
 8007b58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b09c      	sub	sp, #112	; 0x70
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	60f8      	str	r0, [r7, #12]
 8007b6e:	60b9      	str	r1, [r7, #8]
 8007b70:	603b      	str	r3, [r7, #0]
 8007b72:	4613      	mov	r3, r2
 8007b74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b76:	e0a5      	b.n	8007cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b7e:	f000 80a1 	beq.w	8007cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b82:	f7fc fa3d 	bl	8004000 <HAL_GetTick>
 8007b86:	4602      	mov	r2, r0
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	1ad3      	subs	r3, r2, r3
 8007b8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d302      	bcc.n	8007b98 <UART_WaitOnFlagUntilTimeout+0x32>
 8007b92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d13e      	bne.n	8007c16 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ba0:	e853 3f00 	ldrex	r3, [r3]
 8007ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ba8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007bac:	667b      	str	r3, [r7, #100]	; 0x64
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007bb6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007bb8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007bbc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007bbe:	e841 2300 	strex	r3, r2, [r1]
 8007bc2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007bc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d1e6      	bne.n	8007b98 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	3308      	adds	r3, #8
 8007bd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007bd4:	e853 3f00 	ldrex	r3, [r3]
 8007bd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007bdc:	f023 0301 	bic.w	r3, r3, #1
 8007be0:	663b      	str	r3, [r7, #96]	; 0x60
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3308      	adds	r3, #8
 8007be8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007bea:	64ba      	str	r2, [r7, #72]	; 0x48
 8007bec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007bf0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007bf2:	e841 2300 	strex	r3, r2, [r1]
 8007bf6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007bf8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d1e5      	bne.n	8007bca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2220      	movs	r2, #32
 8007c02:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2220      	movs	r2, #32
 8007c08:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2200      	movs	r2, #0
 8007c0e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007c12:	2303      	movs	r3, #3
 8007c14:	e067      	b.n	8007ce6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	f003 0304 	and.w	r3, r3, #4
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d04f      	beq.n	8007cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	69db      	ldr	r3, [r3, #28]
 8007c2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c32:	d147      	bne.n	8007cc4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c3c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c46:	e853 3f00 	ldrex	r3, [r3]
 8007c4a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c4e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007c52:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	461a      	mov	r2, r3
 8007c5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8007c5e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007c62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c64:	e841 2300 	strex	r3, r2, [r1]
 8007c68:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1e6      	bne.n	8007c3e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	3308      	adds	r3, #8
 8007c76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	e853 3f00 	ldrex	r3, [r3]
 8007c7e:	613b      	str	r3, [r7, #16]
   return(result);
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	f023 0301 	bic.w	r3, r3, #1
 8007c86:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	3308      	adds	r3, #8
 8007c8e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007c90:	623a      	str	r2, [r7, #32]
 8007c92:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c94:	69f9      	ldr	r1, [r7, #28]
 8007c96:	6a3a      	ldr	r2, [r7, #32]
 8007c98:	e841 2300 	strex	r3, r2, [r1]
 8007c9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d1e5      	bne.n	8007c70 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2220      	movs	r2, #32
 8007cae:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8007cc0:	2303      	movs	r3, #3
 8007cc2:	e010      	b.n	8007ce6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	69da      	ldr	r2, [r3, #28]
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	4013      	ands	r3, r2
 8007cce:	68ba      	ldr	r2, [r7, #8]
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	bf0c      	ite	eq
 8007cd4:	2301      	moveq	r3, #1
 8007cd6:	2300      	movne	r3, #0
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	461a      	mov	r2, r3
 8007cdc:	79fb      	ldrb	r3, [r7, #7]
 8007cde:	429a      	cmp	r2, r3
 8007ce0:	f43f af4a 	beq.w	8007b78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3770      	adds	r7, #112	; 0x70
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b085      	sub	sp, #20
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007cfc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007d00:	2b84      	cmp	r3, #132	; 0x84
 8007d02:	d005      	beq.n	8007d10 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007d04:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	4413      	add	r3, r2
 8007d0c:	3303      	adds	r3, #3
 8007d0e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007d10:	68fb      	ldr	r3, [r7, #12]
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3714      	adds	r7, #20
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr

08007d1e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007d1e:	b480      	push	{r7}
 8007d20:	b083      	sub	sp, #12
 8007d22:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d24:	f3ef 8305 	mrs	r3, IPSR
 8007d28:	607b      	str	r3, [r7, #4]
  return(result);
 8007d2a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	bf14      	ite	ne
 8007d30:	2301      	movne	r3, #1
 8007d32:	2300      	moveq	r3, #0
 8007d34:	b2db      	uxtb	r3, r3
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	370c      	adds	r7, #12
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d40:	4770      	bx	lr

08007d42 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007d46:	f000 fc1d 	bl	8008584 <vTaskStartScheduler>
  
  return osOK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d52:	b089      	sub	sp, #36	; 0x24
 8007d54:	af04      	add	r7, sp, #16
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d020      	beq.n	8007da4 <osThreadCreate+0x54>
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d01c      	beq.n	8007da4 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	685c      	ldr	r4, [r3, #4]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681d      	ldr	r5, [r3, #0]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	691e      	ldr	r6, [r3, #16]
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f7ff ffb6 	bl	8007cee <makeFreeRtosPriority>
 8007d82:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	695b      	ldr	r3, [r3, #20]
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007d8c:	9202      	str	r2, [sp, #8]
 8007d8e:	9301      	str	r3, [sp, #4]
 8007d90:	9100      	str	r1, [sp, #0]
 8007d92:	683b      	ldr	r3, [r7, #0]
 8007d94:	4632      	mov	r2, r6
 8007d96:	4629      	mov	r1, r5
 8007d98:	4620      	mov	r0, r4
 8007d9a:	f000 f985 	bl	80080a8 <xTaskCreateStatic>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	60fb      	str	r3, [r7, #12]
 8007da2:	e01c      	b.n	8007dde <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685c      	ldr	r4, [r3, #4]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007db0:	b29e      	uxth	r6, r3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7ff ff98 	bl	8007cee <makeFreeRtosPriority>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	f107 030c 	add.w	r3, r7, #12
 8007dc4:	9301      	str	r3, [sp, #4]
 8007dc6:	9200      	str	r2, [sp, #0]
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	4632      	mov	r2, r6
 8007dcc:	4629      	mov	r1, r5
 8007dce:	4620      	mov	r0, r4
 8007dd0:	f000 f9c7 	bl	8008162 <xTaskCreate>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d001      	beq.n	8007dde <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	e000      	b.n	8007de0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007dde:	68fb      	ldr	r3, [r7, #12]
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3714      	adds	r7, #20
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007de8 <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b082      	sub	sp, #8
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 fb03 	bl	80083fc <vTaskDelete>
  return osOK;
 8007df6:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	3708      	adds	r7, #8
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}

08007e00 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b084      	sub	sp, #16
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d001      	beq.n	8007e16 <osDelay+0x16>
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	e000      	b.n	8007e18 <osDelay+0x18>
 8007e16:	2301      	movs	r3, #1
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f000 fb7f 	bl	800851c <vTaskDelay>
  
  return osOK;
 8007e1e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b086      	sub	sp, #24
 8007e2c:	af02      	add	r7, sp, #8
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )	
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007e32:	2300      	movs	r3, #0
 8007e34:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8007e36:	2300      	movs	r3, #0
 8007e38:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode())
 8007e3a:	f7ff ff70 	bl	8007d1e <inHandlerMode>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d01c      	beq.n	8007e7e <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8007e44:	6839      	ldr	r1, [r7, #0]
 8007e46:	f107 0208 	add.w	r2, r7, #8
 8007e4a:	f107 030c 	add.w	r3, r7, #12
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	4613      	mov	r3, r2
 8007e52:	2201      	movs	r2, #1
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 ffbb 	bl	8008dd0 <xTaskGenericNotifyFromISR>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d002      	beq.n	8007e66 <osSignalSet+0x3e>
      return 0x80000000;
 8007e60:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e64:	e019      	b.n	8007e9a <osSignalSet+0x72>
    
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d015      	beq.n	8007e98 <osSignalSet+0x70>
 8007e6c:	4b0d      	ldr	r3, [pc, #52]	; (8007ea4 <osSignalSet+0x7c>)
 8007e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e72:	601a      	str	r2, [r3, #0]
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	e00c      	b.n	8007e98 <osSignalSet+0x70>
  }  
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 8007e7e:	6839      	ldr	r1, [r7, #0]
 8007e80:	f107 0308 	add.w	r3, r7, #8
 8007e84:	2201      	movs	r2, #1
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 fee4 	bl	8008c54 <xTaskGenericNotify>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d002      	beq.n	8007e98 <osSignalSet+0x70>
    return 0x80000000;
 8007e92:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e96:	e000      	b.n	8007e9a <osSignalSet+0x72>
  
  return ulPreviousNotificationValue;
 8007e98:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */ 	
#endif
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3710      	adds	r7, #16
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bd80      	pop	{r7, pc}
 8007ea2:	bf00      	nop
 8007ea4:	e000ed04 	.word	0xe000ed04

08007ea8 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8007ea8:	b590      	push	{r4, r7, lr}
 8007eaa:	b089      	sub	sp, #36	; 0x24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )
	
  TickType_t ticks;

  ret.value.signals = 0;  
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ec2:	d103      	bne.n	8007ecc <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 8007ec4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ec8:	61fb      	str	r3, [r7, #28]
 8007eca:	e009      	b.n	8007ee0 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d006      	beq.n	8007ee0 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 8007ed6:	69fb      	ldr	r3, [r7, #28]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d101      	bne.n	8007ee0 <osSignalWait+0x38>
      ticks = 1;
 8007edc:	2301      	movs	r3, #1
 8007ede:	61fb      	str	r3, [r7, #28]
    }
  }  
  
  if (inHandlerMode())
 8007ee0:	f7ff ff1d 	bl	8007d1e <inHandlerMode>
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d002      	beq.n	8007ef0 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 8007eea:	2382      	movs	r3, #130	; 0x82
 8007eec:	613b      	str	r3, [r7, #16]
 8007eee:	e01b      	b.n	8007f28 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 8007ef0:	68b9      	ldr	r1, [r7, #8]
 8007ef2:	f107 0310 	add.w	r3, r7, #16
 8007ef6:	1d1a      	adds	r2, r3, #4
 8007ef8:	69fb      	ldr	r3, [r7, #28]
 8007efa:	2000      	movs	r0, #0
 8007efc:	f000 fe4a 	bl	8008b94 <xTaskNotifyWait>
 8007f00:	4603      	mov	r3, r0
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d008      	beq.n	8007f18 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 8007f06:	69fb      	ldr	r3, [r7, #28]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d102      	bne.n	8007f12 <osSignalWait+0x6a>
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	613b      	str	r3, [r7, #16]
 8007f10:	e00a      	b.n	8007f28 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 8007f12:	2340      	movs	r3, #64	; 0x40
 8007f14:	613b      	str	r3, [r7, #16]
 8007f16:	e007      	b.n	8007f28 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	da02      	bge.n	8007f24 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;     
 8007f1e:	2386      	movs	r3, #134	; 0x86
 8007f20:	613b      	str	r3, [r7, #16]
 8007f22:	e001      	b.n	8007f28 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8007f24:	2308      	movs	r3, #8
 8007f26:	613b      	str	r3, [r7, #16]
  (void) millisec;
	
  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif
  
  return ret;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	461c      	mov	r4, r3
 8007f2c:	f107 0310 	add.w	r3, r7, #16
 8007f30:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007f34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	3724      	adds	r7, #36	; 0x24
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd90      	pop	{r4, r7, pc}

08007f40 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f40:	b480      	push	{r7}
 8007f42:	b083      	sub	sp, #12
 8007f44:	af00      	add	r7, sp, #0
 8007f46:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f103 0208 	add.w	r2, r3, #8
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f58:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f103 0208 	add.w	r2, r3, #8
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f103 0208 	add.w	r2, r3, #8
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007f8e:	bf00      	nop
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr

08007f9a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b085      	sub	sp, #20
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	689a      	ldr	r2, [r3, #8]
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	683a      	ldr	r2, [r7, #0]
 8007fbe:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	683a      	ldr	r2, [r7, #0]
 8007fc4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	1c5a      	adds	r2, r3, #1
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	601a      	str	r2, [r3, #0]
}
 8007fd6:	bf00      	nop
 8007fd8:	3714      	adds	r7, #20
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b085      	sub	sp, #20
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
 8007fea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ff8:	d103      	bne.n	8008002 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	691b      	ldr	r3, [r3, #16]
 8007ffe:	60fb      	str	r3, [r7, #12]
 8008000:	e00c      	b.n	800801c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	3308      	adds	r3, #8
 8008006:	60fb      	str	r3, [r7, #12]
 8008008:	e002      	b.n	8008010 <vListInsert+0x2e>
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	60fb      	str	r3, [r7, #12]
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68ba      	ldr	r2, [r7, #8]
 8008018:	429a      	cmp	r2, r3
 800801a:	d2f6      	bcs.n	800800a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	685a      	ldr	r2, [r3, #4]
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	683a      	ldr	r2, [r7, #0]
 800802a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	68fa      	ldr	r2, [r7, #12]
 8008030:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	683a      	ldr	r2, [r7, #0]
 8008036:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	1c5a      	adds	r2, r3, #1
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	601a      	str	r2, [r3, #0]
}
 8008048:	bf00      	nop
 800804a:	3714      	adds	r7, #20
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008054:	b480      	push	{r7}
 8008056:	b085      	sub	sp, #20
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	6892      	ldr	r2, [r2, #8]
 800806a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	6852      	ldr	r2, [r2, #4]
 8008074:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	685b      	ldr	r3, [r3, #4]
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	429a      	cmp	r2, r3
 800807e:	d103      	bne.n	8008088 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689a      	ldr	r2, [r3, #8]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	1e5a      	subs	r2, r3, #1
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
}
 800809c:	4618      	mov	r0, r3
 800809e:	3714      	adds	r7, #20
 80080a0:	46bd      	mov	sp, r7
 80080a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a6:	4770      	bx	lr

080080a8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b08e      	sub	sp, #56	; 0x38
 80080ac:	af04      	add	r7, sp, #16
 80080ae:	60f8      	str	r0, [r7, #12]
 80080b0:	60b9      	str	r1, [r7, #8]
 80080b2:	607a      	str	r2, [r7, #4]
 80080b4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80080b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d10a      	bne.n	80080d2 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80080bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080c0:	f383 8811 	msr	BASEPRI, r3
 80080c4:	f3bf 8f6f 	isb	sy
 80080c8:	f3bf 8f4f 	dsb	sy
 80080cc:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80080ce:	bf00      	nop
 80080d0:	e7fe      	b.n	80080d0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80080d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d10a      	bne.n	80080ee <xTaskCreateStatic+0x46>
	__asm volatile
 80080d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080dc:	f383 8811 	msr	BASEPRI, r3
 80080e0:	f3bf 8f6f 	isb	sy
 80080e4:	f3bf 8f4f 	dsb	sy
 80080e8:	61fb      	str	r3, [r7, #28]
}
 80080ea:	bf00      	nop
 80080ec:	e7fe      	b.n	80080ec <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80080ee:	23b4      	movs	r3, #180	; 0xb4
 80080f0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	2bb4      	cmp	r3, #180	; 0xb4
 80080f6:	d00a      	beq.n	800810e <xTaskCreateStatic+0x66>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fc:	f383 8811 	msr	BASEPRI, r3
 8008100:	f3bf 8f6f 	isb	sy
 8008104:	f3bf 8f4f 	dsb	sy
 8008108:	61bb      	str	r3, [r7, #24]
}
 800810a:	bf00      	nop
 800810c:	e7fe      	b.n	800810c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800810e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008112:	2b00      	cmp	r3, #0
 8008114:	d01e      	beq.n	8008154 <xTaskCreateStatic+0xac>
 8008116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008118:	2b00      	cmp	r3, #0
 800811a:	d01b      	beq.n	8008154 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800811c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008122:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008124:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008128:	2202      	movs	r2, #2
 800812a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800812e:	2300      	movs	r3, #0
 8008130:	9303      	str	r3, [sp, #12]
 8008132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008134:	9302      	str	r3, [sp, #8]
 8008136:	f107 0314 	add.w	r3, r7, #20
 800813a:	9301      	str	r3, [sp, #4]
 800813c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813e:	9300      	str	r3, [sp, #0]
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	68b9      	ldr	r1, [r7, #8]
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f000 f850 	bl	80081ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800814c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800814e:	f000 f8eb 	bl	8008328 <prvAddNewTaskToReadyList>
 8008152:	e001      	b.n	8008158 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008154:	2300      	movs	r3, #0
 8008156:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008158:	697b      	ldr	r3, [r7, #20]
	}
 800815a:	4618      	mov	r0, r3
 800815c:	3728      	adds	r7, #40	; 0x28
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008162:	b580      	push	{r7, lr}
 8008164:	b08c      	sub	sp, #48	; 0x30
 8008166:	af04      	add	r7, sp, #16
 8008168:	60f8      	str	r0, [r7, #12]
 800816a:	60b9      	str	r1, [r7, #8]
 800816c:	603b      	str	r3, [r7, #0]
 800816e:	4613      	mov	r3, r2
 8008170:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008172:	88fb      	ldrh	r3, [r7, #6]
 8008174:	009b      	lsls	r3, r3, #2
 8008176:	4618      	mov	r0, r3
 8008178:	f001 f9c6 	bl	8009508 <pvPortMalloc>
 800817c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d00e      	beq.n	80081a2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008184:	20b4      	movs	r0, #180	; 0xb4
 8008186:	f001 f9bf 	bl	8009508 <pvPortMalloc>
 800818a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008192:	69fb      	ldr	r3, [r7, #28]
 8008194:	697a      	ldr	r2, [r7, #20]
 8008196:	631a      	str	r2, [r3, #48]	; 0x30
 8008198:	e005      	b.n	80081a6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800819a:	6978      	ldr	r0, [r7, #20]
 800819c:	f001 fa80 	bl	80096a0 <vPortFree>
 80081a0:	e001      	b.n	80081a6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80081a2:	2300      	movs	r3, #0
 80081a4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d017      	beq.n	80081dc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80081ac:	69fb      	ldr	r3, [r7, #28]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80081b4:	88fa      	ldrh	r2, [r7, #6]
 80081b6:	2300      	movs	r3, #0
 80081b8:	9303      	str	r3, [sp, #12]
 80081ba:	69fb      	ldr	r3, [r7, #28]
 80081bc:	9302      	str	r3, [sp, #8]
 80081be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081c0:	9301      	str	r3, [sp, #4]
 80081c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c4:	9300      	str	r3, [sp, #0]
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	68b9      	ldr	r1, [r7, #8]
 80081ca:	68f8      	ldr	r0, [r7, #12]
 80081cc:	f000 f80e 	bl	80081ec <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80081d0:	69f8      	ldr	r0, [r7, #28]
 80081d2:	f000 f8a9 	bl	8008328 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80081d6:	2301      	movs	r3, #1
 80081d8:	61bb      	str	r3, [r7, #24]
 80081da:	e002      	b.n	80081e2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80081dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80081e0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80081e2:	69bb      	ldr	r3, [r7, #24]
	}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3720      	adds	r7, #32
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b088      	sub	sp, #32
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	607a      	str	r2, [r7, #4]
 80081f8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80081fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008204:	3b01      	subs	r3, #1
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	4413      	add	r3, r2
 800820a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	f023 0307 	bic.w	r3, r3, #7
 8008212:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008214:	69bb      	ldr	r3, [r7, #24]
 8008216:	f003 0307 	and.w	r3, r3, #7
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00a      	beq.n	8008234 <prvInitialiseNewTask+0x48>
	__asm volatile
 800821e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008222:	f383 8811 	msr	BASEPRI, r3
 8008226:	f3bf 8f6f 	isb	sy
 800822a:	f3bf 8f4f 	dsb	sy
 800822e:	617b      	str	r3, [r7, #20]
}
 8008230:	bf00      	nop
 8008232:	e7fe      	b.n	8008232 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d01f      	beq.n	800827a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800823a:	2300      	movs	r3, #0
 800823c:	61fb      	str	r3, [r7, #28]
 800823e:	e012      	b.n	8008266 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008240:	68ba      	ldr	r2, [r7, #8]
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	4413      	add	r3, r2
 8008246:	7819      	ldrb	r1, [r3, #0]
 8008248:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	4413      	add	r3, r2
 800824e:	3334      	adds	r3, #52	; 0x34
 8008250:	460a      	mov	r2, r1
 8008252:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008254:	68ba      	ldr	r2, [r7, #8]
 8008256:	69fb      	ldr	r3, [r7, #28]
 8008258:	4413      	add	r3, r2
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d006      	beq.n	800826e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	3301      	adds	r3, #1
 8008264:	61fb      	str	r3, [r7, #28]
 8008266:	69fb      	ldr	r3, [r7, #28]
 8008268:	2b0f      	cmp	r3, #15
 800826a:	d9e9      	bls.n	8008240 <prvInitialiseNewTask+0x54>
 800826c:	e000      	b.n	8008270 <prvInitialiseNewTask+0x84>
			{
				break;
 800826e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008272:	2200      	movs	r2, #0
 8008274:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008278:	e003      	b.n	8008282 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800827a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800827c:	2200      	movs	r2, #0
 800827e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008284:	2b06      	cmp	r3, #6
 8008286:	d901      	bls.n	800828c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008288:	2306      	movs	r3, #6
 800828a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800828c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800828e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008290:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008294:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008296:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800829a:	2200      	movs	r2, #0
 800829c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800829e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a0:	3304      	adds	r3, #4
 80082a2:	4618      	mov	r0, r3
 80082a4:	f7ff fe6c 	bl	8007f80 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80082a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082aa:	3318      	adds	r3, #24
 80082ac:	4618      	mov	r0, r3
 80082ae:	f7ff fe67 	bl	8007f80 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80082b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082ba:	f1c3 0207 	rsb	r2, r3, #7
 80082be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80082c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082c6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80082c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ca:	2200      	movs	r2, #0
 80082cc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80082d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082d2:	2200      	movs	r2, #0
 80082d4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80082d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082da:	334c      	adds	r3, #76	; 0x4c
 80082dc:	2260      	movs	r2, #96	; 0x60
 80082de:	2100      	movs	r1, #0
 80082e0:	4618      	mov	r0, r3
 80082e2:	f001 fb35 	bl	8009950 <memset>
 80082e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082e8:	4a0c      	ldr	r2, [pc, #48]	; (800831c <prvInitialiseNewTask+0x130>)
 80082ea:	651a      	str	r2, [r3, #80]	; 0x50
 80082ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ee:	4a0c      	ldr	r2, [pc, #48]	; (8008320 <prvInitialiseNewTask+0x134>)
 80082f0:	655a      	str	r2, [r3, #84]	; 0x54
 80082f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082f4:	4a0b      	ldr	r2, [pc, #44]	; (8008324 <prvInitialiseNewTask+0x138>)
 80082f6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082f8:	683a      	ldr	r2, [r7, #0]
 80082fa:	68f9      	ldr	r1, [r7, #12]
 80082fc:	69b8      	ldr	r0, [r7, #24]
 80082fe:	f000 feb1 	bl	8009064 <pxPortInitialiseStack>
 8008302:	4602      	mov	r2, r0
 8008304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008306:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800830a:	2b00      	cmp	r3, #0
 800830c:	d002      	beq.n	8008314 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800830e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008310:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008312:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008314:	bf00      	nop
 8008316:	3720      	adds	r7, #32
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	0809b334 	.word	0x0809b334
 8008320:	0809b354 	.word	0x0809b354
 8008324:	0809b314 	.word	0x0809b314

08008328 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008330:	f000 ffc8 	bl	80092c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008334:	4b2a      	ldr	r3, [pc, #168]	; (80083e0 <prvAddNewTaskToReadyList+0xb8>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	3301      	adds	r3, #1
 800833a:	4a29      	ldr	r2, [pc, #164]	; (80083e0 <prvAddNewTaskToReadyList+0xb8>)
 800833c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800833e:	4b29      	ldr	r3, [pc, #164]	; (80083e4 <prvAddNewTaskToReadyList+0xbc>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d109      	bne.n	800835a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008346:	4a27      	ldr	r2, [pc, #156]	; (80083e4 <prvAddNewTaskToReadyList+0xbc>)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800834c:	4b24      	ldr	r3, [pc, #144]	; (80083e0 <prvAddNewTaskToReadyList+0xb8>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d110      	bne.n	8008376 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008354:	f000 fb5c 	bl	8008a10 <prvInitialiseTaskLists>
 8008358:	e00d      	b.n	8008376 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800835a:	4b23      	ldr	r3, [pc, #140]	; (80083e8 <prvAddNewTaskToReadyList+0xc0>)
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d109      	bne.n	8008376 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008362:	4b20      	ldr	r3, [pc, #128]	; (80083e4 <prvAddNewTaskToReadyList+0xbc>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800836c:	429a      	cmp	r2, r3
 800836e:	d802      	bhi.n	8008376 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008370:	4a1c      	ldr	r2, [pc, #112]	; (80083e4 <prvAddNewTaskToReadyList+0xbc>)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008376:	4b1d      	ldr	r3, [pc, #116]	; (80083ec <prvAddNewTaskToReadyList+0xc4>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	3301      	adds	r3, #1
 800837c:	4a1b      	ldr	r2, [pc, #108]	; (80083ec <prvAddNewTaskToReadyList+0xc4>)
 800837e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008384:	2201      	movs	r2, #1
 8008386:	409a      	lsls	r2, r3
 8008388:	4b19      	ldr	r3, [pc, #100]	; (80083f0 <prvAddNewTaskToReadyList+0xc8>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4313      	orrs	r3, r2
 800838e:	4a18      	ldr	r2, [pc, #96]	; (80083f0 <prvAddNewTaskToReadyList+0xc8>)
 8008390:	6013      	str	r3, [r2, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008396:	4613      	mov	r3, r2
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	009b      	lsls	r3, r3, #2
 800839e:	4a15      	ldr	r2, [pc, #84]	; (80083f4 <prvAddNewTaskToReadyList+0xcc>)
 80083a0:	441a      	add	r2, r3
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	3304      	adds	r3, #4
 80083a6:	4619      	mov	r1, r3
 80083a8:	4610      	mov	r0, r2
 80083aa:	f7ff fdf6 	bl	8007f9a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80083ae:	f000 ffb9 	bl	8009324 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80083b2:	4b0d      	ldr	r3, [pc, #52]	; (80083e8 <prvAddNewTaskToReadyList+0xc0>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d00e      	beq.n	80083d8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80083ba:	4b0a      	ldr	r3, [pc, #40]	; (80083e4 <prvAddNewTaskToReadyList+0xbc>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083c4:	429a      	cmp	r2, r3
 80083c6:	d207      	bcs.n	80083d8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80083c8:	4b0b      	ldr	r3, [pc, #44]	; (80083f8 <prvAddNewTaskToReadyList+0xd0>)
 80083ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ce:	601a      	str	r2, [r3, #0]
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083d8:	bf00      	nop
 80083da:	3708      	adds	r7, #8
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}
 80083e0:	20005034 	.word	0x20005034
 80083e4:	20004f34 	.word	0x20004f34
 80083e8:	20005040 	.word	0x20005040
 80083ec:	20005050 	.word	0x20005050
 80083f0:	2000503c 	.word	0x2000503c
 80083f4:	20004f38 	.word	0x20004f38
 80083f8:	e000ed04 	.word	0xe000ed04

080083fc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b084      	sub	sp, #16
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008404:	f000 ff5e 	bl	80092c4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d102      	bne.n	8008414 <vTaskDelete+0x18>
 800840e:	4b39      	ldr	r3, [pc, #228]	; (80084f4 <vTaskDelete+0xf8>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	e000      	b.n	8008416 <vTaskDelete+0x1a>
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	3304      	adds	r3, #4
 800841c:	4618      	mov	r0, r3
 800841e:	f7ff fe19 	bl	8008054 <uxListRemove>
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d115      	bne.n	8008454 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800842c:	4932      	ldr	r1, [pc, #200]	; (80084f8 <vTaskDelete+0xfc>)
 800842e:	4613      	mov	r3, r2
 8008430:	009b      	lsls	r3, r3, #2
 8008432:	4413      	add	r3, r2
 8008434:	009b      	lsls	r3, r3, #2
 8008436:	440b      	add	r3, r1
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10a      	bne.n	8008454 <vTaskDelete+0x58>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008442:	2201      	movs	r2, #1
 8008444:	fa02 f303 	lsl.w	r3, r2, r3
 8008448:	43da      	mvns	r2, r3
 800844a:	4b2c      	ldr	r3, [pc, #176]	; (80084fc <vTaskDelete+0x100>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	4013      	ands	r3, r2
 8008450:	4a2a      	ldr	r2, [pc, #168]	; (80084fc <vTaskDelete+0x100>)
 8008452:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008458:	2b00      	cmp	r3, #0
 800845a:	d004      	beq.n	8008466 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	3318      	adds	r3, #24
 8008460:	4618      	mov	r0, r3
 8008462:	f7ff fdf7 	bl	8008054 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8008466:	4b26      	ldr	r3, [pc, #152]	; (8008500 <vTaskDelete+0x104>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	3301      	adds	r3, #1
 800846c:	4a24      	ldr	r2, [pc, #144]	; (8008500 <vTaskDelete+0x104>)
 800846e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8008470:	4b20      	ldr	r3, [pc, #128]	; (80084f4 <vTaskDelete+0xf8>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	429a      	cmp	r2, r3
 8008478:	d10b      	bne.n	8008492 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	3304      	adds	r3, #4
 800847e:	4619      	mov	r1, r3
 8008480:	4820      	ldr	r0, [pc, #128]	; (8008504 <vTaskDelete+0x108>)
 8008482:	f7ff fd8a 	bl	8007f9a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8008486:	4b20      	ldr	r3, [pc, #128]	; (8008508 <vTaskDelete+0x10c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3301      	adds	r3, #1
 800848c:	4a1e      	ldr	r2, [pc, #120]	; (8008508 <vTaskDelete+0x10c>)
 800848e:	6013      	str	r3, [r2, #0]
 8008490:	e009      	b.n	80084a6 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8008492:	4b1e      	ldr	r3, [pc, #120]	; (800850c <vTaskDelete+0x110>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3b01      	subs	r3, #1
 8008498:	4a1c      	ldr	r2, [pc, #112]	; (800850c <vTaskDelete+0x110>)
 800849a:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800849c:	68f8      	ldr	r0, [r7, #12]
 800849e:	f000 fb25 	bl	8008aec <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80084a2:	f000 fb57 	bl	8008b54 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80084a6:	f000 ff3d 	bl	8009324 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80084aa:	4b19      	ldr	r3, [pc, #100]	; (8008510 <vTaskDelete+0x114>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d01b      	beq.n	80084ea <vTaskDelete+0xee>
		{
			if( pxTCB == pxCurrentTCB )
 80084b2:	4b10      	ldr	r3, [pc, #64]	; (80084f4 <vTaskDelete+0xf8>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d116      	bne.n	80084ea <vTaskDelete+0xee>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80084bc:	4b15      	ldr	r3, [pc, #84]	; (8008514 <vTaskDelete+0x118>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d00a      	beq.n	80084da <vTaskDelete+0xde>
	__asm volatile
 80084c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c8:	f383 8811 	msr	BASEPRI, r3
 80084cc:	f3bf 8f6f 	isb	sy
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	60bb      	str	r3, [r7, #8]
}
 80084d6:	bf00      	nop
 80084d8:	e7fe      	b.n	80084d8 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 80084da:	4b0f      	ldr	r3, [pc, #60]	; (8008518 <vTaskDelete+0x11c>)
 80084dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084e0:	601a      	str	r2, [r3, #0]
 80084e2:	f3bf 8f4f 	dsb	sy
 80084e6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80084ea:	bf00      	nop
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	20004f34 	.word	0x20004f34
 80084f8:	20004f38 	.word	0x20004f38
 80084fc:	2000503c 	.word	0x2000503c
 8008500:	20005050 	.word	0x20005050
 8008504:	20005008 	.word	0x20005008
 8008508:	2000501c 	.word	0x2000501c
 800850c:	20005034 	.word	0x20005034
 8008510:	20005040 	.word	0x20005040
 8008514:	2000505c 	.word	0x2000505c
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008524:	2300      	movs	r3, #0
 8008526:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d017      	beq.n	800855e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800852e:	4b13      	ldr	r3, [pc, #76]	; (800857c <vTaskDelay+0x60>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00a      	beq.n	800854c <vTaskDelay+0x30>
	__asm volatile
 8008536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853a:	f383 8811 	msr	BASEPRI, r3
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	60bb      	str	r3, [r7, #8]
}
 8008548:	bf00      	nop
 800854a:	e7fe      	b.n	800854a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800854c:	f000 f884 	bl	8008658 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008550:	2100      	movs	r1, #0
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f000 fd20 	bl	8008f98 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008558:	f000 f88c 	bl	8008674 <xTaskResumeAll>
 800855c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d107      	bne.n	8008574 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8008564:	4b06      	ldr	r3, [pc, #24]	; (8008580 <vTaskDelay+0x64>)
 8008566:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	f3bf 8f4f 	dsb	sy
 8008570:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008574:	bf00      	nop
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}
 800857c:	2000505c 	.word	0x2000505c
 8008580:	e000ed04 	.word	0xe000ed04

08008584 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b08a      	sub	sp, #40	; 0x28
 8008588:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800858a:	2300      	movs	r3, #0
 800858c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800858e:	2300      	movs	r3, #0
 8008590:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008592:	463a      	mov	r2, r7
 8008594:	1d39      	adds	r1, r7, #4
 8008596:	f107 0308 	add.w	r3, r7, #8
 800859a:	4618      	mov	r0, r3
 800859c:	f7fa f972 	bl	8002884 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80085a0:	6839      	ldr	r1, [r7, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	68ba      	ldr	r2, [r7, #8]
 80085a6:	9202      	str	r2, [sp, #8]
 80085a8:	9301      	str	r3, [sp, #4]
 80085aa:	2300      	movs	r3, #0
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	2300      	movs	r3, #0
 80085b0:	460a      	mov	r2, r1
 80085b2:	4921      	ldr	r1, [pc, #132]	; (8008638 <vTaskStartScheduler+0xb4>)
 80085b4:	4821      	ldr	r0, [pc, #132]	; (800863c <vTaskStartScheduler+0xb8>)
 80085b6:	f7ff fd77 	bl	80080a8 <xTaskCreateStatic>
 80085ba:	4603      	mov	r3, r0
 80085bc:	4a20      	ldr	r2, [pc, #128]	; (8008640 <vTaskStartScheduler+0xbc>)
 80085be:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80085c0:	4b1f      	ldr	r3, [pc, #124]	; (8008640 <vTaskStartScheduler+0xbc>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d002      	beq.n	80085ce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80085c8:	2301      	movs	r3, #1
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	e001      	b.n	80085d2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80085ce:	2300      	movs	r3, #0
 80085d0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d11b      	bne.n	8008610 <vTaskStartScheduler+0x8c>
	__asm volatile
 80085d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085dc:	f383 8811 	msr	BASEPRI, r3
 80085e0:	f3bf 8f6f 	isb	sy
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	613b      	str	r3, [r7, #16]
}
 80085ea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80085ec:	4b15      	ldr	r3, [pc, #84]	; (8008644 <vTaskStartScheduler+0xc0>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	334c      	adds	r3, #76	; 0x4c
 80085f2:	4a15      	ldr	r2, [pc, #84]	; (8008648 <vTaskStartScheduler+0xc4>)
 80085f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80085f6:	4b15      	ldr	r3, [pc, #84]	; (800864c <vTaskStartScheduler+0xc8>)
 80085f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80085fe:	4b14      	ldr	r3, [pc, #80]	; (8008650 <vTaskStartScheduler+0xcc>)
 8008600:	2201      	movs	r2, #1
 8008602:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008604:	4b13      	ldr	r3, [pc, #76]	; (8008654 <vTaskStartScheduler+0xd0>)
 8008606:	2200      	movs	r2, #0
 8008608:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800860a:	f000 fdb9 	bl	8009180 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800860e:	e00e      	b.n	800862e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008616:	d10a      	bne.n	800862e <vTaskStartScheduler+0xaa>
	__asm volatile
 8008618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800861c:	f383 8811 	msr	BASEPRI, r3
 8008620:	f3bf 8f6f 	isb	sy
 8008624:	f3bf 8f4f 	dsb	sy
 8008628:	60fb      	str	r3, [r7, #12]
}
 800862a:	bf00      	nop
 800862c:	e7fe      	b.n	800862c <vTaskStartScheduler+0xa8>
}
 800862e:	bf00      	nop
 8008630:	3718      	adds	r7, #24
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
 8008636:	bf00      	nop
 8008638:	0800a5d8 	.word	0x0800a5d8
 800863c:	080089e1 	.word	0x080089e1
 8008640:	20005058 	.word	0x20005058
 8008644:	20004f34 	.word	0x20004f34
 8008648:	20004034 	.word	0x20004034
 800864c:	20005054 	.word	0x20005054
 8008650:	20005040 	.word	0x20005040
 8008654:	20005038 	.word	0x20005038

08008658 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008658:	b480      	push	{r7}
 800865a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800865c:	4b04      	ldr	r3, [pc, #16]	; (8008670 <vTaskSuspendAll+0x18>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	3301      	adds	r3, #1
 8008662:	4a03      	ldr	r2, [pc, #12]	; (8008670 <vTaskSuspendAll+0x18>)
 8008664:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008666:	bf00      	nop
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	2000505c 	.word	0x2000505c

08008674 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800867a:	2300      	movs	r3, #0
 800867c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800867e:	2300      	movs	r3, #0
 8008680:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008682:	4b41      	ldr	r3, [pc, #260]	; (8008788 <xTaskResumeAll+0x114>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d10a      	bne.n	80086a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800868a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800868e:	f383 8811 	msr	BASEPRI, r3
 8008692:	f3bf 8f6f 	isb	sy
 8008696:	f3bf 8f4f 	dsb	sy
 800869a:	603b      	str	r3, [r7, #0]
}
 800869c:	bf00      	nop
 800869e:	e7fe      	b.n	800869e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80086a0:	f000 fe10 	bl	80092c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80086a4:	4b38      	ldr	r3, [pc, #224]	; (8008788 <xTaskResumeAll+0x114>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3b01      	subs	r3, #1
 80086aa:	4a37      	ldr	r2, [pc, #220]	; (8008788 <xTaskResumeAll+0x114>)
 80086ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086ae:	4b36      	ldr	r3, [pc, #216]	; (8008788 <xTaskResumeAll+0x114>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d161      	bne.n	800877a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80086b6:	4b35      	ldr	r3, [pc, #212]	; (800878c <xTaskResumeAll+0x118>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d05d      	beq.n	800877a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086be:	e02e      	b.n	800871e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086c0:	4b33      	ldr	r3, [pc, #204]	; (8008790 <xTaskResumeAll+0x11c>)
 80086c2:	68db      	ldr	r3, [r3, #12]
 80086c4:	68db      	ldr	r3, [r3, #12]
 80086c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	3318      	adds	r3, #24
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7ff fcc1 	bl	8008054 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	3304      	adds	r3, #4
 80086d6:	4618      	mov	r0, r3
 80086d8:	f7ff fcbc 	bl	8008054 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e0:	2201      	movs	r2, #1
 80086e2:	409a      	lsls	r2, r3
 80086e4:	4b2b      	ldr	r3, [pc, #172]	; (8008794 <xTaskResumeAll+0x120>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	4a2a      	ldr	r2, [pc, #168]	; (8008794 <xTaskResumeAll+0x120>)
 80086ec:	6013      	str	r3, [r2, #0]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086f2:	4613      	mov	r3, r2
 80086f4:	009b      	lsls	r3, r3, #2
 80086f6:	4413      	add	r3, r2
 80086f8:	009b      	lsls	r3, r3, #2
 80086fa:	4a27      	ldr	r2, [pc, #156]	; (8008798 <xTaskResumeAll+0x124>)
 80086fc:	441a      	add	r2, r3
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	3304      	adds	r3, #4
 8008702:	4619      	mov	r1, r3
 8008704:	4610      	mov	r0, r2
 8008706:	f7ff fc48 	bl	8007f9a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800870e:	4b23      	ldr	r3, [pc, #140]	; (800879c <xTaskResumeAll+0x128>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008714:	429a      	cmp	r2, r3
 8008716:	d302      	bcc.n	800871e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8008718:	4b21      	ldr	r3, [pc, #132]	; (80087a0 <xTaskResumeAll+0x12c>)
 800871a:	2201      	movs	r2, #1
 800871c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800871e:	4b1c      	ldr	r3, [pc, #112]	; (8008790 <xTaskResumeAll+0x11c>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d1cc      	bne.n	80086c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800872c:	f000 fa12 	bl	8008b54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008730:	4b1c      	ldr	r3, [pc, #112]	; (80087a4 <xTaskResumeAll+0x130>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d010      	beq.n	800875e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800873c:	f000 f836 	bl	80087ac <xTaskIncrementTick>
 8008740:	4603      	mov	r3, r0
 8008742:	2b00      	cmp	r3, #0
 8008744:	d002      	beq.n	800874c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008746:	4b16      	ldr	r3, [pc, #88]	; (80087a0 <xTaskResumeAll+0x12c>)
 8008748:	2201      	movs	r2, #1
 800874a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	3b01      	subs	r3, #1
 8008750:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d1f1      	bne.n	800873c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8008758:	4b12      	ldr	r3, [pc, #72]	; (80087a4 <xTaskResumeAll+0x130>)
 800875a:	2200      	movs	r2, #0
 800875c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800875e:	4b10      	ldr	r3, [pc, #64]	; (80087a0 <xTaskResumeAll+0x12c>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d009      	beq.n	800877a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008766:	2301      	movs	r3, #1
 8008768:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800876a:	4b0f      	ldr	r3, [pc, #60]	; (80087a8 <xTaskResumeAll+0x134>)
 800876c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008770:	601a      	str	r2, [r3, #0]
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800877a:	f000 fdd3 	bl	8009324 <vPortExitCritical>

	return xAlreadyYielded;
 800877e:	68bb      	ldr	r3, [r7, #8]
}
 8008780:	4618      	mov	r0, r3
 8008782:	3710      	adds	r7, #16
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	2000505c 	.word	0x2000505c
 800878c:	20005034 	.word	0x20005034
 8008790:	20004ff4 	.word	0x20004ff4
 8008794:	2000503c 	.word	0x2000503c
 8008798:	20004f38 	.word	0x20004f38
 800879c:	20004f34 	.word	0x20004f34
 80087a0:	20005048 	.word	0x20005048
 80087a4:	20005044 	.word	0x20005044
 80087a8:	e000ed04 	.word	0xe000ed04

080087ac <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b086      	sub	sp, #24
 80087b0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80087b2:	2300      	movs	r3, #0
 80087b4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087b6:	4b4e      	ldr	r3, [pc, #312]	; (80088f0 <xTaskIncrementTick+0x144>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	f040 808e 	bne.w	80088dc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80087c0:	4b4c      	ldr	r3, [pc, #304]	; (80088f4 <xTaskIncrementTick+0x148>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	3301      	adds	r3, #1
 80087c6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80087c8:	4a4a      	ldr	r2, [pc, #296]	; (80088f4 <xTaskIncrementTick+0x148>)
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d120      	bne.n	8008816 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80087d4:	4b48      	ldr	r3, [pc, #288]	; (80088f8 <xTaskIncrementTick+0x14c>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00a      	beq.n	80087f4 <xTaskIncrementTick+0x48>
	__asm volatile
 80087de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e2:	f383 8811 	msr	BASEPRI, r3
 80087e6:	f3bf 8f6f 	isb	sy
 80087ea:	f3bf 8f4f 	dsb	sy
 80087ee:	603b      	str	r3, [r7, #0]
}
 80087f0:	bf00      	nop
 80087f2:	e7fe      	b.n	80087f2 <xTaskIncrementTick+0x46>
 80087f4:	4b40      	ldr	r3, [pc, #256]	; (80088f8 <xTaskIncrementTick+0x14c>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	60fb      	str	r3, [r7, #12]
 80087fa:	4b40      	ldr	r3, [pc, #256]	; (80088fc <xTaskIncrementTick+0x150>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a3e      	ldr	r2, [pc, #248]	; (80088f8 <xTaskIncrementTick+0x14c>)
 8008800:	6013      	str	r3, [r2, #0]
 8008802:	4a3e      	ldr	r2, [pc, #248]	; (80088fc <xTaskIncrementTick+0x150>)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	6013      	str	r3, [r2, #0]
 8008808:	4b3d      	ldr	r3, [pc, #244]	; (8008900 <xTaskIncrementTick+0x154>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	3301      	adds	r3, #1
 800880e:	4a3c      	ldr	r2, [pc, #240]	; (8008900 <xTaskIncrementTick+0x154>)
 8008810:	6013      	str	r3, [r2, #0]
 8008812:	f000 f99f 	bl	8008b54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008816:	4b3b      	ldr	r3, [pc, #236]	; (8008904 <xTaskIncrementTick+0x158>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	429a      	cmp	r2, r3
 800881e:	d348      	bcc.n	80088b2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008820:	4b35      	ldr	r3, [pc, #212]	; (80088f8 <xTaskIncrementTick+0x14c>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d104      	bne.n	8008834 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800882a:	4b36      	ldr	r3, [pc, #216]	; (8008904 <xTaskIncrementTick+0x158>)
 800882c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008830:	601a      	str	r2, [r3, #0]
					break;
 8008832:	e03e      	b.n	80088b2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008834:	4b30      	ldr	r3, [pc, #192]	; (80088f8 <xTaskIncrementTick+0x14c>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	68db      	ldr	r3, [r3, #12]
 800883c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008844:	693a      	ldr	r2, [r7, #16]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	429a      	cmp	r2, r3
 800884a:	d203      	bcs.n	8008854 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800884c:	4a2d      	ldr	r2, [pc, #180]	; (8008904 <xTaskIncrementTick+0x158>)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008852:	e02e      	b.n	80088b2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	3304      	adds	r3, #4
 8008858:	4618      	mov	r0, r3
 800885a:	f7ff fbfb 	bl	8008054 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008862:	2b00      	cmp	r3, #0
 8008864:	d004      	beq.n	8008870 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	3318      	adds	r3, #24
 800886a:	4618      	mov	r0, r3
 800886c:	f7ff fbf2 	bl	8008054 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008874:	2201      	movs	r2, #1
 8008876:	409a      	lsls	r2, r3
 8008878:	4b23      	ldr	r3, [pc, #140]	; (8008908 <xTaskIncrementTick+0x15c>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4313      	orrs	r3, r2
 800887e:	4a22      	ldr	r2, [pc, #136]	; (8008908 <xTaskIncrementTick+0x15c>)
 8008880:	6013      	str	r3, [r2, #0]
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008886:	4613      	mov	r3, r2
 8008888:	009b      	lsls	r3, r3, #2
 800888a:	4413      	add	r3, r2
 800888c:	009b      	lsls	r3, r3, #2
 800888e:	4a1f      	ldr	r2, [pc, #124]	; (800890c <xTaskIncrementTick+0x160>)
 8008890:	441a      	add	r2, r3
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	3304      	adds	r3, #4
 8008896:	4619      	mov	r1, r3
 8008898:	4610      	mov	r0, r2
 800889a:	f7ff fb7e 	bl	8007f9a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088a2:	4b1b      	ldr	r3, [pc, #108]	; (8008910 <xTaskIncrementTick+0x164>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d3b9      	bcc.n	8008820 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80088ac:	2301      	movs	r3, #1
 80088ae:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088b0:	e7b6      	b.n	8008820 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80088b2:	4b17      	ldr	r3, [pc, #92]	; (8008910 <xTaskIncrementTick+0x164>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088b8:	4914      	ldr	r1, [pc, #80]	; (800890c <xTaskIncrementTick+0x160>)
 80088ba:	4613      	mov	r3, r2
 80088bc:	009b      	lsls	r3, r3, #2
 80088be:	4413      	add	r3, r2
 80088c0:	009b      	lsls	r3, r3, #2
 80088c2:	440b      	add	r3, r1
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d901      	bls.n	80088ce <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80088ca:	2301      	movs	r3, #1
 80088cc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80088ce:	4b11      	ldr	r3, [pc, #68]	; (8008914 <xTaskIncrementTick+0x168>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d007      	beq.n	80088e6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80088d6:	2301      	movs	r3, #1
 80088d8:	617b      	str	r3, [r7, #20]
 80088da:	e004      	b.n	80088e6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80088dc:	4b0e      	ldr	r3, [pc, #56]	; (8008918 <xTaskIncrementTick+0x16c>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	3301      	adds	r3, #1
 80088e2:	4a0d      	ldr	r2, [pc, #52]	; (8008918 <xTaskIncrementTick+0x16c>)
 80088e4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80088e6:	697b      	ldr	r3, [r7, #20]
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3718      	adds	r7, #24
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	2000505c 	.word	0x2000505c
 80088f4:	20005038 	.word	0x20005038
 80088f8:	20004fec 	.word	0x20004fec
 80088fc:	20004ff0 	.word	0x20004ff0
 8008900:	2000504c 	.word	0x2000504c
 8008904:	20005054 	.word	0x20005054
 8008908:	2000503c 	.word	0x2000503c
 800890c:	20004f38 	.word	0x20004f38
 8008910:	20004f34 	.word	0x20004f34
 8008914:	20005048 	.word	0x20005048
 8008918:	20005044 	.word	0x20005044

0800891c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008922:	4b29      	ldr	r3, [pc, #164]	; (80089c8 <vTaskSwitchContext+0xac>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d003      	beq.n	8008932 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800892a:	4b28      	ldr	r3, [pc, #160]	; (80089cc <vTaskSwitchContext+0xb0>)
 800892c:	2201      	movs	r2, #1
 800892e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008930:	e044      	b.n	80089bc <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8008932:	4b26      	ldr	r3, [pc, #152]	; (80089cc <vTaskSwitchContext+0xb0>)
 8008934:	2200      	movs	r2, #0
 8008936:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008938:	4b25      	ldr	r3, [pc, #148]	; (80089d0 <vTaskSwitchContext+0xb4>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	fab3 f383 	clz	r3, r3
 8008944:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008946:	7afb      	ldrb	r3, [r7, #11]
 8008948:	f1c3 031f 	rsb	r3, r3, #31
 800894c:	617b      	str	r3, [r7, #20]
 800894e:	4921      	ldr	r1, [pc, #132]	; (80089d4 <vTaskSwitchContext+0xb8>)
 8008950:	697a      	ldr	r2, [r7, #20]
 8008952:	4613      	mov	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4413      	add	r3, r2
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	440b      	add	r3, r1
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d10a      	bne.n	8008978 <vTaskSwitchContext+0x5c>
	__asm volatile
 8008962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008966:	f383 8811 	msr	BASEPRI, r3
 800896a:	f3bf 8f6f 	isb	sy
 800896e:	f3bf 8f4f 	dsb	sy
 8008972:	607b      	str	r3, [r7, #4]
}
 8008974:	bf00      	nop
 8008976:	e7fe      	b.n	8008976 <vTaskSwitchContext+0x5a>
 8008978:	697a      	ldr	r2, [r7, #20]
 800897a:	4613      	mov	r3, r2
 800897c:	009b      	lsls	r3, r3, #2
 800897e:	4413      	add	r3, r2
 8008980:	009b      	lsls	r3, r3, #2
 8008982:	4a14      	ldr	r2, [pc, #80]	; (80089d4 <vTaskSwitchContext+0xb8>)
 8008984:	4413      	add	r3, r2
 8008986:	613b      	str	r3, [r7, #16]
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	685b      	ldr	r3, [r3, #4]
 800898c:	685a      	ldr	r2, [r3, #4]
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	605a      	str	r2, [r3, #4]
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	685a      	ldr	r2, [r3, #4]
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	3308      	adds	r3, #8
 800899a:	429a      	cmp	r2, r3
 800899c:	d104      	bne.n	80089a8 <vTaskSwitchContext+0x8c>
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	685a      	ldr	r2, [r3, #4]
 80089a4:	693b      	ldr	r3, [r7, #16]
 80089a6:	605a      	str	r2, [r3, #4]
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	4a0a      	ldr	r2, [pc, #40]	; (80089d8 <vTaskSwitchContext+0xbc>)
 80089b0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80089b2:	4b09      	ldr	r3, [pc, #36]	; (80089d8 <vTaskSwitchContext+0xbc>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	334c      	adds	r3, #76	; 0x4c
 80089b8:	4a08      	ldr	r2, [pc, #32]	; (80089dc <vTaskSwitchContext+0xc0>)
 80089ba:	6013      	str	r3, [r2, #0]
}
 80089bc:	bf00      	nop
 80089be:	371c      	adds	r7, #28
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr
 80089c8:	2000505c 	.word	0x2000505c
 80089cc:	20005048 	.word	0x20005048
 80089d0:	2000503c 	.word	0x2000503c
 80089d4:	20004f38 	.word	0x20004f38
 80089d8:	20004f34 	.word	0x20004f34
 80089dc:	20004034 	.word	0x20004034

080089e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80089e8:	f000 f852 	bl	8008a90 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80089ec:	4b06      	ldr	r3, [pc, #24]	; (8008a08 <prvIdleTask+0x28>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d9f9      	bls.n	80089e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80089f4:	4b05      	ldr	r3, [pc, #20]	; (8008a0c <prvIdleTask+0x2c>)
 80089f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089fa:	601a      	str	r2, [r3, #0]
 80089fc:	f3bf 8f4f 	dsb	sy
 8008a00:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a04:	e7f0      	b.n	80089e8 <prvIdleTask+0x8>
 8008a06:	bf00      	nop
 8008a08:	20004f38 	.word	0x20004f38
 8008a0c:	e000ed04 	.word	0xe000ed04

08008a10 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a10:	b580      	push	{r7, lr}
 8008a12:	b082      	sub	sp, #8
 8008a14:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a16:	2300      	movs	r3, #0
 8008a18:	607b      	str	r3, [r7, #4]
 8008a1a:	e00c      	b.n	8008a36 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	009b      	lsls	r3, r3, #2
 8008a22:	4413      	add	r3, r2
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	4a12      	ldr	r2, [pc, #72]	; (8008a70 <prvInitialiseTaskLists+0x60>)
 8008a28:	4413      	add	r3, r2
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	f7ff fa88 	bl	8007f40 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	3301      	adds	r3, #1
 8008a34:	607b      	str	r3, [r7, #4]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2b06      	cmp	r3, #6
 8008a3a:	d9ef      	bls.n	8008a1c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a3c:	480d      	ldr	r0, [pc, #52]	; (8008a74 <prvInitialiseTaskLists+0x64>)
 8008a3e:	f7ff fa7f 	bl	8007f40 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a42:	480d      	ldr	r0, [pc, #52]	; (8008a78 <prvInitialiseTaskLists+0x68>)
 8008a44:	f7ff fa7c 	bl	8007f40 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a48:	480c      	ldr	r0, [pc, #48]	; (8008a7c <prvInitialiseTaskLists+0x6c>)
 8008a4a:	f7ff fa79 	bl	8007f40 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a4e:	480c      	ldr	r0, [pc, #48]	; (8008a80 <prvInitialiseTaskLists+0x70>)
 8008a50:	f7ff fa76 	bl	8007f40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a54:	480b      	ldr	r0, [pc, #44]	; (8008a84 <prvInitialiseTaskLists+0x74>)
 8008a56:	f7ff fa73 	bl	8007f40 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a5a:	4b0b      	ldr	r3, [pc, #44]	; (8008a88 <prvInitialiseTaskLists+0x78>)
 8008a5c:	4a05      	ldr	r2, [pc, #20]	; (8008a74 <prvInitialiseTaskLists+0x64>)
 8008a5e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a60:	4b0a      	ldr	r3, [pc, #40]	; (8008a8c <prvInitialiseTaskLists+0x7c>)
 8008a62:	4a05      	ldr	r2, [pc, #20]	; (8008a78 <prvInitialiseTaskLists+0x68>)
 8008a64:	601a      	str	r2, [r3, #0]
}
 8008a66:	bf00      	nop
 8008a68:	3708      	adds	r7, #8
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
 8008a6e:	bf00      	nop
 8008a70:	20004f38 	.word	0x20004f38
 8008a74:	20004fc4 	.word	0x20004fc4
 8008a78:	20004fd8 	.word	0x20004fd8
 8008a7c:	20004ff4 	.word	0x20004ff4
 8008a80:	20005008 	.word	0x20005008
 8008a84:	20005020 	.word	0x20005020
 8008a88:	20004fec 	.word	0x20004fec
 8008a8c:	20004ff0 	.word	0x20004ff0

08008a90 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b082      	sub	sp, #8
 8008a94:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a96:	e019      	b.n	8008acc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008a98:	f000 fc14 	bl	80092c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a9c:	4b10      	ldr	r3, [pc, #64]	; (8008ae0 <prvCheckTasksWaitingTermination+0x50>)
 8008a9e:	68db      	ldr	r3, [r3, #12]
 8008aa0:	68db      	ldr	r3, [r3, #12]
 8008aa2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	3304      	adds	r3, #4
 8008aa8:	4618      	mov	r0, r3
 8008aaa:	f7ff fad3 	bl	8008054 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008aae:	4b0d      	ldr	r3, [pc, #52]	; (8008ae4 <prvCheckTasksWaitingTermination+0x54>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	3b01      	subs	r3, #1
 8008ab4:	4a0b      	ldr	r2, [pc, #44]	; (8008ae4 <prvCheckTasksWaitingTermination+0x54>)
 8008ab6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008ab8:	4b0b      	ldr	r3, [pc, #44]	; (8008ae8 <prvCheckTasksWaitingTermination+0x58>)
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	3b01      	subs	r3, #1
 8008abe:	4a0a      	ldr	r2, [pc, #40]	; (8008ae8 <prvCheckTasksWaitingTermination+0x58>)
 8008ac0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008ac2:	f000 fc2f 	bl	8009324 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f000 f810 	bl	8008aec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008acc:	4b06      	ldr	r3, [pc, #24]	; (8008ae8 <prvCheckTasksWaitingTermination+0x58>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d1e1      	bne.n	8008a98 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ad4:	bf00      	nop
 8008ad6:	bf00      	nop
 8008ad8:	3708      	adds	r7, #8
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
 8008ade:	bf00      	nop
 8008ae0:	20005008 	.word	0x20005008
 8008ae4:	20005034 	.word	0x20005034
 8008ae8:	2000501c 	.word	0x2000501c

08008aec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b084      	sub	sp, #16
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	334c      	adds	r3, #76	; 0x4c
 8008af8:	4618      	mov	r0, r3
 8008afa:	f000 ffd3 	bl	8009aa4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d108      	bne.n	8008b1a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f000 fdc7 	bl	80096a0 <vPortFree>
				vPortFree( pxTCB );
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 fdc4 	bl	80096a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008b18:	e018      	b.n	8008b4c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d103      	bne.n	8008b2c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 fdbb 	bl	80096a0 <vPortFree>
	}
 8008b2a:	e00f      	b.n	8008b4c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008b32:	2b02      	cmp	r3, #2
 8008b34:	d00a      	beq.n	8008b4c <prvDeleteTCB+0x60>
	__asm volatile
 8008b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b3a:	f383 8811 	msr	BASEPRI, r3
 8008b3e:	f3bf 8f6f 	isb	sy
 8008b42:	f3bf 8f4f 	dsb	sy
 8008b46:	60fb      	str	r3, [r7, #12]
}
 8008b48:	bf00      	nop
 8008b4a:	e7fe      	b.n	8008b4a <prvDeleteTCB+0x5e>
	}
 8008b4c:	bf00      	nop
 8008b4e:	3710      	adds	r7, #16
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}

08008b54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b5a:	4b0c      	ldr	r3, [pc, #48]	; (8008b8c <prvResetNextTaskUnblockTime+0x38>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d104      	bne.n	8008b6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b64:	4b0a      	ldr	r3, [pc, #40]	; (8008b90 <prvResetNextTaskUnblockTime+0x3c>)
 8008b66:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008b6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008b6c:	e008      	b.n	8008b80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b6e:	4b07      	ldr	r3, [pc, #28]	; (8008b8c <prvResetNextTaskUnblockTime+0x38>)
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	68db      	ldr	r3, [r3, #12]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	685b      	ldr	r3, [r3, #4]
 8008b7c:	4a04      	ldr	r2, [pc, #16]	; (8008b90 <prvResetNextTaskUnblockTime+0x3c>)
 8008b7e:	6013      	str	r3, [r2, #0]
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr
 8008b8c:	20004fec 	.word	0x20004fec
 8008b90:	20005054 	.word	0x20005054

08008b94 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b086      	sub	sp, #24
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]
 8008ba0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8008ba2:	f000 fb8f 	bl	80092c4 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008ba6:	4b29      	ldr	r3, [pc, #164]	; (8008c4c <xTaskNotifyWait+0xb8>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	d01c      	beq.n	8008bee <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8008bb4:	4b25      	ldr	r3, [pc, #148]	; (8008c4c <xTaskNotifyWait+0xb8>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f8d3 10ac 	ldr.w	r1, [r3, #172]	; 0xac
 8008bbc:	68fa      	ldr	r2, [r7, #12]
 8008bbe:	43d2      	mvns	r2, r2
 8008bc0:	400a      	ands	r2, r1
 8008bc2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8008bc6:	4b21      	ldr	r3, [pc, #132]	; (8008c4c <xTaskNotifyWait+0xb8>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	2201      	movs	r2, #1
 8008bcc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

				if( xTicksToWait > ( TickType_t ) 0 )
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00b      	beq.n	8008bee <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008bd6:	2101      	movs	r1, #1
 8008bd8:	6838      	ldr	r0, [r7, #0]
 8008bda:	f000 f9dd 	bl	8008f98 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8008bde:	4b1c      	ldr	r3, [pc, #112]	; (8008c50 <xTaskNotifyWait+0xbc>)
 8008be0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008be4:	601a      	str	r2, [r3, #0]
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008bee:	f000 fb99 	bl	8009324 <vPortExitCritical>

		taskENTER_CRITICAL();
 8008bf2:	f000 fb67 	bl	80092c4 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d005      	beq.n	8008c08 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8008bfc:	4b13      	ldr	r3, [pc, #76]	; (8008c4c <xTaskNotifyWait+0xb8>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8008c08:	4b10      	ldr	r3, [pc, #64]	; (8008c4c <xTaskNotifyWait+0xb8>)
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d002      	beq.n	8008c1c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8008c16:	2300      	movs	r3, #0
 8008c18:	617b      	str	r3, [r7, #20]
 8008c1a:	e00a      	b.n	8008c32 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008c1c:	4b0b      	ldr	r3, [pc, #44]	; (8008c4c <xTaskNotifyWait+0xb8>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f8d3 10ac 	ldr.w	r1, [r3, #172]	; 0xac
 8008c24:	68ba      	ldr	r2, [r7, #8]
 8008c26:	43d2      	mvns	r2, r2
 8008c28:	400a      	ands	r2, r1
 8008c2a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
				xReturn = pdTRUE;
 8008c2e:	2301      	movs	r3, #1
 8008c30:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c32:	4b06      	ldr	r3, [pc, #24]	; (8008c4c <xTaskNotifyWait+0xb8>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
		}
		taskEXIT_CRITICAL();
 8008c3c:	f000 fb72 	bl	8009324 <vPortExitCritical>

		return xReturn;
 8008c40:	697b      	ldr	r3, [r7, #20]
	}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3718      	adds	r7, #24
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	20004f34 	.word	0x20004f34
 8008c50:	e000ed04 	.word	0xe000ed04

08008c54 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b08a      	sub	sp, #40	; 0x28
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	603b      	str	r3, [r7, #0]
 8008c60:	4613      	mov	r3, r2
 8008c62:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8008c64:	2301      	movs	r3, #1
 8008c66:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d10a      	bne.n	8008c84 <xTaskGenericNotify+0x30>
	__asm volatile
 8008c6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c72:	f383 8811 	msr	BASEPRI, r3
 8008c76:	f3bf 8f6f 	isb	sy
 8008c7a:	f3bf 8f4f 	dsb	sy
 8008c7e:	61bb      	str	r3, [r7, #24]
}
 8008c80:	bf00      	nop
 8008c82:	e7fe      	b.n	8008c82 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8008c88:	f000 fb1c 	bl	80092c4 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d004      	beq.n	8008c9c <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008c92:	6a3b      	ldr	r3, [r7, #32]
 8008c94:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8008ca2:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008ca4:	6a3b      	ldr	r3, [r7, #32]
 8008ca6:	2202      	movs	r2, #2
 8008ca8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

			switch( eAction )
 8008cac:	79fb      	ldrb	r3, [r7, #7]
 8008cae:	2b04      	cmp	r3, #4
 8008cb0:	d82d      	bhi.n	8008d0e <xTaskGenericNotify+0xba>
 8008cb2:	a201      	add	r2, pc, #4	; (adr r2, 8008cb8 <xTaskGenericNotify+0x64>)
 8008cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cb8:	08008d31 	.word	0x08008d31
 8008cbc:	08008ccd 	.word	0x08008ccd
 8008cc0:	08008cdf 	.word	0x08008cdf
 8008cc4:	08008cef 	.word	0x08008cef
 8008cc8:	08008cf9 	.word	0x08008cf9
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008ccc:	6a3b      	ldr	r3, [r7, #32]
 8008cce:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	431a      	orrs	r2, r3
 8008cd6:	6a3b      	ldr	r3, [r7, #32]
 8008cd8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8008cdc:	e02b      	b.n	8008d36 <xTaskGenericNotify+0xe2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008cde:	6a3b      	ldr	r3, [r7, #32]
 8008ce0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008ce4:	1c5a      	adds	r2, r3, #1
 8008ce6:	6a3b      	ldr	r3, [r7, #32]
 8008ce8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8008cec:	e023      	b.n	8008d36 <xTaskGenericNotify+0xe2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008cee:	6a3b      	ldr	r3, [r7, #32]
 8008cf0:	68ba      	ldr	r2, [r7, #8]
 8008cf2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8008cf6:	e01e      	b.n	8008d36 <xTaskGenericNotify+0xe2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008cf8:	7ffb      	ldrb	r3, [r7, #31]
 8008cfa:	2b02      	cmp	r3, #2
 8008cfc:	d004      	beq.n	8008d08 <xTaskGenericNotify+0xb4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008cfe:	6a3b      	ldr	r3, [r7, #32]
 8008d00:	68ba      	ldr	r2, [r7, #8]
 8008d02:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008d06:	e016      	b.n	8008d36 <xTaskGenericNotify+0xe2>
						xReturn = pdFAIL;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8008d0c:	e013      	b.n	8008d36 <xTaskGenericNotify+0xe2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008d0e:	6a3b      	ldr	r3, [r7, #32]
 8008d10:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008d14:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d18:	d00c      	beq.n	8008d34 <xTaskGenericNotify+0xe0>
	__asm volatile
 8008d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	617b      	str	r3, [r7, #20]
}
 8008d2c:	bf00      	nop
 8008d2e:	e7fe      	b.n	8008d2e <xTaskGenericNotify+0xda>
					break;
 8008d30:	bf00      	nop
 8008d32:	e000      	b.n	8008d36 <xTaskGenericNotify+0xe2>

					break;
 8008d34:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008d36:	7ffb      	ldrb	r3, [r7, #31]
 8008d38:	2b01      	cmp	r3, #1
 8008d3a:	d139      	bne.n	8008db0 <xTaskGenericNotify+0x15c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d3c:	6a3b      	ldr	r3, [r7, #32]
 8008d3e:	3304      	adds	r3, #4
 8008d40:	4618      	mov	r0, r3
 8008d42:	f7ff f987 	bl	8008054 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8008d46:	6a3b      	ldr	r3, [r7, #32]
 8008d48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	409a      	lsls	r2, r3
 8008d4e:	4b1c      	ldr	r3, [pc, #112]	; (8008dc0 <xTaskGenericNotify+0x16c>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4313      	orrs	r3, r2
 8008d54:	4a1a      	ldr	r2, [pc, #104]	; (8008dc0 <xTaskGenericNotify+0x16c>)
 8008d56:	6013      	str	r3, [r2, #0]
 8008d58:	6a3b      	ldr	r3, [r7, #32]
 8008d5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d5c:	4613      	mov	r3, r2
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	4413      	add	r3, r2
 8008d62:	009b      	lsls	r3, r3, #2
 8008d64:	4a17      	ldr	r2, [pc, #92]	; (8008dc4 <xTaskGenericNotify+0x170>)
 8008d66:	441a      	add	r2, r3
 8008d68:	6a3b      	ldr	r3, [r7, #32]
 8008d6a:	3304      	adds	r3, #4
 8008d6c:	4619      	mov	r1, r3
 8008d6e:	4610      	mov	r0, r2
 8008d70:	f7ff f913 	bl	8007f9a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008d74:	6a3b      	ldr	r3, [r7, #32]
 8008d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d00a      	beq.n	8008d92 <xTaskGenericNotify+0x13e>
	__asm volatile
 8008d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d80:	f383 8811 	msr	BASEPRI, r3
 8008d84:	f3bf 8f6f 	isb	sy
 8008d88:	f3bf 8f4f 	dsb	sy
 8008d8c:	613b      	str	r3, [r7, #16]
}
 8008d8e:	bf00      	nop
 8008d90:	e7fe      	b.n	8008d90 <xTaskGenericNotify+0x13c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d92:	6a3b      	ldr	r3, [r7, #32]
 8008d94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d96:	4b0c      	ldr	r3, [pc, #48]	; (8008dc8 <xTaskGenericNotify+0x174>)
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d9c:	429a      	cmp	r2, r3
 8008d9e:	d907      	bls.n	8008db0 <xTaskGenericNotify+0x15c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8008da0:	4b0a      	ldr	r3, [pc, #40]	; (8008dcc <xTaskGenericNotify+0x178>)
 8008da2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008da6:	601a      	str	r2, [r3, #0]
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8008db0:	f000 fab8 	bl	8009324 <vPortExitCritical>

		return xReturn;
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3728      	adds	r7, #40	; 0x28
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	bf00      	nop
 8008dc0:	2000503c 	.word	0x2000503c
 8008dc4:	20004f38 	.word	0x20004f38
 8008dc8:	20004f34 	.word	0x20004f34
 8008dcc:	e000ed04 	.word	0xe000ed04

08008dd0 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b08e      	sub	sp, #56	; 0x38
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	60f8      	str	r0, [r7, #12]
 8008dd8:	60b9      	str	r1, [r7, #8]
 8008dda:	603b      	str	r3, [r7, #0]
 8008ddc:	4613      	mov	r3, r2
 8008dde:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8008de0:	2301      	movs	r3, #1
 8008de2:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d10a      	bne.n	8008e00 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 8008dea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dee:	f383 8811 	msr	BASEPRI, r3
 8008df2:	f3bf 8f6f 	isb	sy
 8008df6:	f3bf 8f4f 	dsb	sy
 8008dfa:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008dfc:	bf00      	nop
 8008dfe:	e7fe      	b.n	8008dfe <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e00:	f000 fb42 	bl	8009488 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	633b      	str	r3, [r7, #48]	; 0x30

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008e08:	f3ef 8211 	mrs	r2, BASEPRI
 8008e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e10:	f383 8811 	msr	BASEPRI, r3
 8008e14:	f3bf 8f6f 	isb	sy
 8008e18:	f3bf 8f4f 	dsb	sy
 8008e1c:	623a      	str	r2, [r7, #32]
 8008e1e:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008e20:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008e22:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d004      	beq.n	8008e34 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e2c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e36:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8008e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e40:	2202      	movs	r2, #2
 8008e42:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0

			switch( eAction )
 8008e46:	79fb      	ldrb	r3, [r7, #7]
 8008e48:	2b04      	cmp	r3, #4
 8008e4a:	d82f      	bhi.n	8008eac <xTaskGenericNotifyFromISR+0xdc>
 8008e4c:	a201      	add	r2, pc, #4	; (adr r2, 8008e54 <xTaskGenericNotifyFromISR+0x84>)
 8008e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e52:	bf00      	nop
 8008e54:	08008ecf 	.word	0x08008ecf
 8008e58:	08008e69 	.word	0x08008e69
 8008e5c:	08008e7b 	.word	0x08008e7b
 8008e60:	08008e8b 	.word	0x08008e8b
 8008e64:	08008e95 	.word	0x08008e95
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8008e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e6a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	431a      	orrs	r2, r3
 8008e72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e74:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8008e78:	e02c      	b.n	8008ed4 <xTaskGenericNotifyFromISR+0x104>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8008e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e7c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008e80:	1c5a      	adds	r2, r3, #1
 8008e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e84:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8008e88:	e024      	b.n	8008ed4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8008e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					break;
 8008e92:	e01f      	b.n	8008ed4 <xTaskGenericNotifyFromISR+0x104>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008e94:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008e98:	2b02      	cmp	r3, #2
 8008e9a:	d004      	beq.n	8008ea6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8008e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e9e:	68ba      	ldr	r2, [r7, #8]
 8008ea0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8008ea4:	e016      	b.n	8008ed4 <xTaskGenericNotifyFromISR+0x104>
						xReturn = pdFAIL;
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8008eaa:	e013      	b.n	8008ed4 <xTaskGenericNotifyFromISR+0x104>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8008eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8008eb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008eb6:	d00c      	beq.n	8008ed2 <xTaskGenericNotifyFromISR+0x102>
	__asm volatile
 8008eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ebc:	f383 8811 	msr	BASEPRI, r3
 8008ec0:	f3bf 8f6f 	isb	sy
 8008ec4:	f3bf 8f4f 	dsb	sy
 8008ec8:	61bb      	str	r3, [r7, #24]
}
 8008eca:	bf00      	nop
 8008ecc:	e7fe      	b.n	8008ecc <xTaskGenericNotifyFromISR+0xfc>
					break;
 8008ece:	bf00      	nop
 8008ed0:	e000      	b.n	8008ed4 <xTaskGenericNotifyFromISR+0x104>
					break;
 8008ed2:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008ed4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d145      	bne.n	8008f68 <xTaskGenericNotifyFromISR+0x198>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d00a      	beq.n	8008efa <xTaskGenericNotifyFromISR+0x12a>
	__asm volatile
 8008ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ee8:	f383 8811 	msr	BASEPRI, r3
 8008eec:	f3bf 8f6f 	isb	sy
 8008ef0:	f3bf 8f4f 	dsb	sy
 8008ef4:	617b      	str	r3, [r7, #20]
}
 8008ef6:	bf00      	nop
 8008ef8:	e7fe      	b.n	8008ef8 <xTaskGenericNotifyFromISR+0x128>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008efa:	4b21      	ldr	r3, [pc, #132]	; (8008f80 <xTaskGenericNotifyFromISR+0x1b0>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d11c      	bne.n	8008f3c <xTaskGenericNotifyFromISR+0x16c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f04:	3304      	adds	r3, #4
 8008f06:	4618      	mov	r0, r3
 8008f08:	f7ff f8a4 	bl	8008054 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f10:	2201      	movs	r2, #1
 8008f12:	409a      	lsls	r2, r3
 8008f14:	4b1b      	ldr	r3, [pc, #108]	; (8008f84 <xTaskGenericNotifyFromISR+0x1b4>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	4313      	orrs	r3, r2
 8008f1a:	4a1a      	ldr	r2, [pc, #104]	; (8008f84 <xTaskGenericNotifyFromISR+0x1b4>)
 8008f1c:	6013      	str	r3, [r2, #0]
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f22:	4613      	mov	r3, r2
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	4413      	add	r3, r2
 8008f28:	009b      	lsls	r3, r3, #2
 8008f2a:	4a17      	ldr	r2, [pc, #92]	; (8008f88 <xTaskGenericNotifyFromISR+0x1b8>)
 8008f2c:	441a      	add	r2, r3
 8008f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f30:	3304      	adds	r3, #4
 8008f32:	4619      	mov	r1, r3
 8008f34:	4610      	mov	r0, r2
 8008f36:	f7ff f830 	bl	8007f9a <vListInsertEnd>
 8008f3a:	e005      	b.n	8008f48 <xTaskGenericNotifyFromISR+0x178>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f3e:	3318      	adds	r3, #24
 8008f40:	4619      	mov	r1, r3
 8008f42:	4812      	ldr	r0, [pc, #72]	; (8008f8c <xTaskGenericNotifyFromISR+0x1bc>)
 8008f44:	f7ff f829 	bl	8007f9a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f4c:	4b10      	ldr	r3, [pc, #64]	; (8008f90 <xTaskGenericNotifyFromISR+0x1c0>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d908      	bls.n	8008f68 <xTaskGenericNotifyFromISR+0x198>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8008f56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d002      	beq.n	8008f62 <xTaskGenericNotifyFromISR+0x192>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008f5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f5e:	2201      	movs	r2, #1
 8008f60:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8008f62:	4b0c      	ldr	r3, [pc, #48]	; (8008f94 <xTaskGenericNotifyFromISR+0x1c4>)
 8008f64:	2201      	movs	r2, #1
 8008f66:	601a      	str	r2, [r3, #0]
 8008f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f6a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f72:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8008f74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8008f76:	4618      	mov	r0, r3
 8008f78:	3738      	adds	r7, #56	; 0x38
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	bd80      	pop	{r7, pc}
 8008f7e:	bf00      	nop
 8008f80:	2000505c 	.word	0x2000505c
 8008f84:	2000503c 	.word	0x2000503c
 8008f88:	20004f38 	.word	0x20004f38
 8008f8c:	20004ff4 	.word	0x20004ff4
 8008f90:	20004f34 	.word	0x20004f34
 8008f94:	20005048 	.word	0x20005048

08008f98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008fa2:	4b29      	ldr	r3, [pc, #164]	; (8009048 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008fa8:	4b28      	ldr	r3, [pc, #160]	; (800904c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	3304      	adds	r3, #4
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f7ff f850 	bl	8008054 <uxListRemove>
 8008fb4:	4603      	mov	r3, r0
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10b      	bne.n	8008fd2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008fba:	4b24      	ldr	r3, [pc, #144]	; (800904c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fc0:	2201      	movs	r2, #1
 8008fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8008fc6:	43da      	mvns	r2, r3
 8008fc8:	4b21      	ldr	r3, [pc, #132]	; (8009050 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4013      	ands	r3, r2
 8008fce:	4a20      	ldr	r2, [pc, #128]	; (8009050 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008fd0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008fd8:	d10a      	bne.n	8008ff0 <prvAddCurrentTaskToDelayedList+0x58>
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d007      	beq.n	8008ff0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008fe0:	4b1a      	ldr	r3, [pc, #104]	; (800904c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	481a      	ldr	r0, [pc, #104]	; (8009054 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008fea:	f7fe ffd6 	bl	8007f9a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008fee:	e026      	b.n	800903e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008ff0:	68fa      	ldr	r2, [r7, #12]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	4413      	add	r3, r2
 8008ff6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008ff8:	4b14      	ldr	r3, [pc, #80]	; (800904c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68ba      	ldr	r2, [r7, #8]
 8008ffe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	429a      	cmp	r2, r3
 8009006:	d209      	bcs.n	800901c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009008:	4b13      	ldr	r3, [pc, #76]	; (8009058 <prvAddCurrentTaskToDelayedList+0xc0>)
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	4b0f      	ldr	r3, [pc, #60]	; (800904c <prvAddCurrentTaskToDelayedList+0xb4>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	3304      	adds	r3, #4
 8009012:	4619      	mov	r1, r3
 8009014:	4610      	mov	r0, r2
 8009016:	f7fe ffe4 	bl	8007fe2 <vListInsert>
}
 800901a:	e010      	b.n	800903e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800901c:	4b0f      	ldr	r3, [pc, #60]	; (800905c <prvAddCurrentTaskToDelayedList+0xc4>)
 800901e:	681a      	ldr	r2, [r3, #0]
 8009020:	4b0a      	ldr	r3, [pc, #40]	; (800904c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	3304      	adds	r3, #4
 8009026:	4619      	mov	r1, r3
 8009028:	4610      	mov	r0, r2
 800902a:	f7fe ffda 	bl	8007fe2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800902e:	4b0c      	ldr	r3, [pc, #48]	; (8009060 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	68ba      	ldr	r2, [r7, #8]
 8009034:	429a      	cmp	r2, r3
 8009036:	d202      	bcs.n	800903e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009038:	4a09      	ldr	r2, [pc, #36]	; (8009060 <prvAddCurrentTaskToDelayedList+0xc8>)
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	6013      	str	r3, [r2, #0]
}
 800903e:	bf00      	nop
 8009040:	3710      	adds	r7, #16
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}
 8009046:	bf00      	nop
 8009048:	20005038 	.word	0x20005038
 800904c:	20004f34 	.word	0x20004f34
 8009050:	2000503c 	.word	0x2000503c
 8009054:	20005020 	.word	0x20005020
 8009058:	20004ff0 	.word	0x20004ff0
 800905c:	20004fec 	.word	0x20004fec
 8009060:	20005054 	.word	0x20005054

08009064 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009064:	b480      	push	{r7}
 8009066:	b085      	sub	sp, #20
 8009068:	af00      	add	r7, sp, #0
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	3b04      	subs	r3, #4
 8009074:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800907c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	3b04      	subs	r3, #4
 8009082:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	f023 0201 	bic.w	r2, r3, #1
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	3b04      	subs	r3, #4
 8009092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009094:	4a0c      	ldr	r2, [pc, #48]	; (80090c8 <pxPortInitialiseStack+0x64>)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	3b14      	subs	r3, #20
 800909e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	3b04      	subs	r3, #4
 80090aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	f06f 0202 	mvn.w	r2, #2
 80090b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	3b20      	subs	r3, #32
 80090b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80090ba:	68fb      	ldr	r3, [r7, #12]
}
 80090bc:	4618      	mov	r0, r3
 80090be:	3714      	adds	r7, #20
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr
 80090c8:	080090cd 	.word	0x080090cd

080090cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80090cc:	b480      	push	{r7}
 80090ce:	b085      	sub	sp, #20
 80090d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80090d2:	2300      	movs	r3, #0
 80090d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80090d6:	4b12      	ldr	r3, [pc, #72]	; (8009120 <prvTaskExitError+0x54>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090de:	d00a      	beq.n	80090f6 <prvTaskExitError+0x2a>
	__asm volatile
 80090e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e4:	f383 8811 	msr	BASEPRI, r3
 80090e8:	f3bf 8f6f 	isb	sy
 80090ec:	f3bf 8f4f 	dsb	sy
 80090f0:	60fb      	str	r3, [r7, #12]
}
 80090f2:	bf00      	nop
 80090f4:	e7fe      	b.n	80090f4 <prvTaskExitError+0x28>
	__asm volatile
 80090f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090fa:	f383 8811 	msr	BASEPRI, r3
 80090fe:	f3bf 8f6f 	isb	sy
 8009102:	f3bf 8f4f 	dsb	sy
 8009106:	60bb      	str	r3, [r7, #8]
}
 8009108:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800910a:	bf00      	nop
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d0fc      	beq.n	800910c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009112:	bf00      	nop
 8009114:	bf00      	nop
 8009116:	3714      	adds	r7, #20
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr
 8009120:	20004030 	.word	0x20004030
	...

08009130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009130:	4b07      	ldr	r3, [pc, #28]	; (8009150 <pxCurrentTCBConst2>)
 8009132:	6819      	ldr	r1, [r3, #0]
 8009134:	6808      	ldr	r0, [r1, #0]
 8009136:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913a:	f380 8809 	msr	PSP, r0
 800913e:	f3bf 8f6f 	isb	sy
 8009142:	f04f 0000 	mov.w	r0, #0
 8009146:	f380 8811 	msr	BASEPRI, r0
 800914a:	4770      	bx	lr
 800914c:	f3af 8000 	nop.w

08009150 <pxCurrentTCBConst2>:
 8009150:	20004f34 	.word	0x20004f34
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009154:	bf00      	nop
 8009156:	bf00      	nop

08009158 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009158:	4808      	ldr	r0, [pc, #32]	; (800917c <prvPortStartFirstTask+0x24>)
 800915a:	6800      	ldr	r0, [r0, #0]
 800915c:	6800      	ldr	r0, [r0, #0]
 800915e:	f380 8808 	msr	MSP, r0
 8009162:	f04f 0000 	mov.w	r0, #0
 8009166:	f380 8814 	msr	CONTROL, r0
 800916a:	b662      	cpsie	i
 800916c:	b661      	cpsie	f
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	f3bf 8f6f 	isb	sy
 8009176:	df00      	svc	0
 8009178:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800917a:	bf00      	nop
 800917c:	e000ed08 	.word	0xe000ed08

08009180 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b086      	sub	sp, #24
 8009184:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009186:	4b46      	ldr	r3, [pc, #280]	; (80092a0 <xPortStartScheduler+0x120>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	4a46      	ldr	r2, [pc, #280]	; (80092a4 <xPortStartScheduler+0x124>)
 800918c:	4293      	cmp	r3, r2
 800918e:	d10a      	bne.n	80091a6 <xPortStartScheduler+0x26>
	__asm volatile
 8009190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009194:	f383 8811 	msr	BASEPRI, r3
 8009198:	f3bf 8f6f 	isb	sy
 800919c:	f3bf 8f4f 	dsb	sy
 80091a0:	613b      	str	r3, [r7, #16]
}
 80091a2:	bf00      	nop
 80091a4:	e7fe      	b.n	80091a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80091a6:	4b3e      	ldr	r3, [pc, #248]	; (80092a0 <xPortStartScheduler+0x120>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a3f      	ldr	r2, [pc, #252]	; (80092a8 <xPortStartScheduler+0x128>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d10a      	bne.n	80091c6 <xPortStartScheduler+0x46>
	__asm volatile
 80091b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b4:	f383 8811 	msr	BASEPRI, r3
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	60fb      	str	r3, [r7, #12]
}
 80091c2:	bf00      	nop
 80091c4:	e7fe      	b.n	80091c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80091c6:	4b39      	ldr	r3, [pc, #228]	; (80092ac <xPortStartScheduler+0x12c>)
 80091c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	781b      	ldrb	r3, [r3, #0]
 80091ce:	b2db      	uxtb	r3, r3
 80091d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	22ff      	movs	r2, #255	; 0xff
 80091d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80091d8:	697b      	ldr	r3, [r7, #20]
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80091e0:	78fb      	ldrb	r3, [r7, #3]
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80091e8:	b2da      	uxtb	r2, r3
 80091ea:	4b31      	ldr	r3, [pc, #196]	; (80092b0 <xPortStartScheduler+0x130>)
 80091ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80091ee:	4b31      	ldr	r3, [pc, #196]	; (80092b4 <xPortStartScheduler+0x134>)
 80091f0:	2207      	movs	r2, #7
 80091f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091f4:	e009      	b.n	800920a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80091f6:	4b2f      	ldr	r3, [pc, #188]	; (80092b4 <xPortStartScheduler+0x134>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	3b01      	subs	r3, #1
 80091fc:	4a2d      	ldr	r2, [pc, #180]	; (80092b4 <xPortStartScheduler+0x134>)
 80091fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009200:	78fb      	ldrb	r3, [r7, #3]
 8009202:	b2db      	uxtb	r3, r3
 8009204:	005b      	lsls	r3, r3, #1
 8009206:	b2db      	uxtb	r3, r3
 8009208:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	b2db      	uxtb	r3, r3
 800920e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009212:	2b80      	cmp	r3, #128	; 0x80
 8009214:	d0ef      	beq.n	80091f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009216:	4b27      	ldr	r3, [pc, #156]	; (80092b4 <xPortStartScheduler+0x134>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f1c3 0307 	rsb	r3, r3, #7
 800921e:	2b04      	cmp	r3, #4
 8009220:	d00a      	beq.n	8009238 <xPortStartScheduler+0xb8>
	__asm volatile
 8009222:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009226:	f383 8811 	msr	BASEPRI, r3
 800922a:	f3bf 8f6f 	isb	sy
 800922e:	f3bf 8f4f 	dsb	sy
 8009232:	60bb      	str	r3, [r7, #8]
}
 8009234:	bf00      	nop
 8009236:	e7fe      	b.n	8009236 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009238:	4b1e      	ldr	r3, [pc, #120]	; (80092b4 <xPortStartScheduler+0x134>)
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	021b      	lsls	r3, r3, #8
 800923e:	4a1d      	ldr	r2, [pc, #116]	; (80092b4 <xPortStartScheduler+0x134>)
 8009240:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009242:	4b1c      	ldr	r3, [pc, #112]	; (80092b4 <xPortStartScheduler+0x134>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800924a:	4a1a      	ldr	r2, [pc, #104]	; (80092b4 <xPortStartScheduler+0x134>)
 800924c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	b2da      	uxtb	r2, r3
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009256:	4b18      	ldr	r3, [pc, #96]	; (80092b8 <xPortStartScheduler+0x138>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a17      	ldr	r2, [pc, #92]	; (80092b8 <xPortStartScheduler+0x138>)
 800925c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009260:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009262:	4b15      	ldr	r3, [pc, #84]	; (80092b8 <xPortStartScheduler+0x138>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	4a14      	ldr	r2, [pc, #80]	; (80092b8 <xPortStartScheduler+0x138>)
 8009268:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800926c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800926e:	f000 f8dd 	bl	800942c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009272:	4b12      	ldr	r3, [pc, #72]	; (80092bc <xPortStartScheduler+0x13c>)
 8009274:	2200      	movs	r2, #0
 8009276:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009278:	f000 f8fc 	bl	8009474 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800927c:	4b10      	ldr	r3, [pc, #64]	; (80092c0 <xPortStartScheduler+0x140>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a0f      	ldr	r2, [pc, #60]	; (80092c0 <xPortStartScheduler+0x140>)
 8009282:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009286:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009288:	f7ff ff66 	bl	8009158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800928c:	f7ff fb46 	bl	800891c <vTaskSwitchContext>
	prvTaskExitError();
 8009290:	f7ff ff1c 	bl	80090cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009294:	2300      	movs	r3, #0
}
 8009296:	4618      	mov	r0, r3
 8009298:	3718      	adds	r7, #24
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}
 800929e:	bf00      	nop
 80092a0:	e000ed00 	.word	0xe000ed00
 80092a4:	410fc271 	.word	0x410fc271
 80092a8:	410fc270 	.word	0x410fc270
 80092ac:	e000e400 	.word	0xe000e400
 80092b0:	20005060 	.word	0x20005060
 80092b4:	20005064 	.word	0x20005064
 80092b8:	e000ed20 	.word	0xe000ed20
 80092bc:	20004030 	.word	0x20004030
 80092c0:	e000ef34 	.word	0xe000ef34

080092c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
	__asm volatile
 80092ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ce:	f383 8811 	msr	BASEPRI, r3
 80092d2:	f3bf 8f6f 	isb	sy
 80092d6:	f3bf 8f4f 	dsb	sy
 80092da:	607b      	str	r3, [r7, #4]
}
 80092dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80092de:	4b0f      	ldr	r3, [pc, #60]	; (800931c <vPortEnterCritical+0x58>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	3301      	adds	r3, #1
 80092e4:	4a0d      	ldr	r2, [pc, #52]	; (800931c <vPortEnterCritical+0x58>)
 80092e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80092e8:	4b0c      	ldr	r3, [pc, #48]	; (800931c <vPortEnterCritical+0x58>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d10f      	bne.n	8009310 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80092f0:	4b0b      	ldr	r3, [pc, #44]	; (8009320 <vPortEnterCritical+0x5c>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d00a      	beq.n	8009310 <vPortEnterCritical+0x4c>
	__asm volatile
 80092fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	603b      	str	r3, [r7, #0]
}
 800930c:	bf00      	nop
 800930e:	e7fe      	b.n	800930e <vPortEnterCritical+0x4a>
	}
}
 8009310:	bf00      	nop
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr
 800931c:	20004030 	.word	0x20004030
 8009320:	e000ed04 	.word	0xe000ed04

08009324 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009324:	b480      	push	{r7}
 8009326:	b083      	sub	sp, #12
 8009328:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800932a:	4b12      	ldr	r3, [pc, #72]	; (8009374 <vPortExitCritical+0x50>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d10a      	bne.n	8009348 <vPortExitCritical+0x24>
	__asm volatile
 8009332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009336:	f383 8811 	msr	BASEPRI, r3
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	607b      	str	r3, [r7, #4]
}
 8009344:	bf00      	nop
 8009346:	e7fe      	b.n	8009346 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009348:	4b0a      	ldr	r3, [pc, #40]	; (8009374 <vPortExitCritical+0x50>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	3b01      	subs	r3, #1
 800934e:	4a09      	ldr	r2, [pc, #36]	; (8009374 <vPortExitCritical+0x50>)
 8009350:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009352:	4b08      	ldr	r3, [pc, #32]	; (8009374 <vPortExitCritical+0x50>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d105      	bne.n	8009366 <vPortExitCritical+0x42>
 800935a:	2300      	movs	r3, #0
 800935c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	f383 8811 	msr	BASEPRI, r3
}
 8009364:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009366:	bf00      	nop
 8009368:	370c      	adds	r7, #12
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	20004030 	.word	0x20004030
	...

08009380 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009380:	f3ef 8009 	mrs	r0, PSP
 8009384:	f3bf 8f6f 	isb	sy
 8009388:	4b15      	ldr	r3, [pc, #84]	; (80093e0 <pxCurrentTCBConst>)
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	f01e 0f10 	tst.w	lr, #16
 8009390:	bf08      	it	eq
 8009392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939a:	6010      	str	r0, [r2, #0]
 800939c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80093a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80093a4:	f380 8811 	msr	BASEPRI, r0
 80093a8:	f3bf 8f4f 	dsb	sy
 80093ac:	f3bf 8f6f 	isb	sy
 80093b0:	f7ff fab4 	bl	800891c <vTaskSwitchContext>
 80093b4:	f04f 0000 	mov.w	r0, #0
 80093b8:	f380 8811 	msr	BASEPRI, r0
 80093bc:	bc09      	pop	{r0, r3}
 80093be:	6819      	ldr	r1, [r3, #0]
 80093c0:	6808      	ldr	r0, [r1, #0]
 80093c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c6:	f01e 0f10 	tst.w	lr, #16
 80093ca:	bf08      	it	eq
 80093cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80093d0:	f380 8809 	msr	PSP, r0
 80093d4:	f3bf 8f6f 	isb	sy
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop
 80093dc:	f3af 8000 	nop.w

080093e0 <pxCurrentTCBConst>:
 80093e0:	20004f34 	.word	0x20004f34
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80093e4:	bf00      	nop
 80093e6:	bf00      	nop

080093e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
	__asm volatile
 80093ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093f2:	f383 8811 	msr	BASEPRI, r3
 80093f6:	f3bf 8f6f 	isb	sy
 80093fa:	f3bf 8f4f 	dsb	sy
 80093fe:	607b      	str	r3, [r7, #4]
}
 8009400:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009402:	f7ff f9d3 	bl	80087ac <xTaskIncrementTick>
 8009406:	4603      	mov	r3, r0
 8009408:	2b00      	cmp	r3, #0
 800940a:	d003      	beq.n	8009414 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800940c:	4b06      	ldr	r3, [pc, #24]	; (8009428 <SysTick_Handler+0x40>)
 800940e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009412:	601a      	str	r2, [r3, #0]
 8009414:	2300      	movs	r3, #0
 8009416:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	f383 8811 	msr	BASEPRI, r3
}
 800941e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009420:	bf00      	nop
 8009422:	3708      	adds	r7, #8
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}
 8009428:	e000ed04 	.word	0xe000ed04

0800942c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800942c:	b480      	push	{r7}
 800942e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009430:	4b0b      	ldr	r3, [pc, #44]	; (8009460 <vPortSetupTimerInterrupt+0x34>)
 8009432:	2200      	movs	r2, #0
 8009434:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009436:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <vPortSetupTimerInterrupt+0x38>)
 8009438:	2200      	movs	r2, #0
 800943a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800943c:	4b0a      	ldr	r3, [pc, #40]	; (8009468 <vPortSetupTimerInterrupt+0x3c>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a0a      	ldr	r2, [pc, #40]	; (800946c <vPortSetupTimerInterrupt+0x40>)
 8009442:	fba2 2303 	umull	r2, r3, r2, r3
 8009446:	099b      	lsrs	r3, r3, #6
 8009448:	4a09      	ldr	r2, [pc, #36]	; (8009470 <vPortSetupTimerInterrupt+0x44>)
 800944a:	3b01      	subs	r3, #1
 800944c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800944e:	4b04      	ldr	r3, [pc, #16]	; (8009460 <vPortSetupTimerInterrupt+0x34>)
 8009450:	2207      	movs	r2, #7
 8009452:	601a      	str	r2, [r3, #0]
}
 8009454:	bf00      	nop
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr
 800945e:	bf00      	nop
 8009460:	e000e010 	.word	0xe000e010
 8009464:	e000e018 	.word	0xe000e018
 8009468:	20000004 	.word	0x20000004
 800946c:	10624dd3 	.word	0x10624dd3
 8009470:	e000e014 	.word	0xe000e014

08009474 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009474:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009484 <vPortEnableVFP+0x10>
 8009478:	6801      	ldr	r1, [r0, #0]
 800947a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800947e:	6001      	str	r1, [r0, #0]
 8009480:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009482:	bf00      	nop
 8009484:	e000ed88 	.word	0xe000ed88

08009488 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009488:	b480      	push	{r7}
 800948a:	b085      	sub	sp, #20
 800948c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800948e:	f3ef 8305 	mrs	r3, IPSR
 8009492:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2b0f      	cmp	r3, #15
 8009498:	d914      	bls.n	80094c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800949a:	4a17      	ldr	r2, [pc, #92]	; (80094f8 <vPortValidateInterruptPriority+0x70>)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	4413      	add	r3, r2
 80094a0:	781b      	ldrb	r3, [r3, #0]
 80094a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80094a4:	4b15      	ldr	r3, [pc, #84]	; (80094fc <vPortValidateInterruptPriority+0x74>)
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	7afa      	ldrb	r2, [r7, #11]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d20a      	bcs.n	80094c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80094ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094b2:	f383 8811 	msr	BASEPRI, r3
 80094b6:	f3bf 8f6f 	isb	sy
 80094ba:	f3bf 8f4f 	dsb	sy
 80094be:	607b      	str	r3, [r7, #4]
}
 80094c0:	bf00      	nop
 80094c2:	e7fe      	b.n	80094c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80094c4:	4b0e      	ldr	r3, [pc, #56]	; (8009500 <vPortValidateInterruptPriority+0x78>)
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80094cc:	4b0d      	ldr	r3, [pc, #52]	; (8009504 <vPortValidateInterruptPriority+0x7c>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	429a      	cmp	r2, r3
 80094d2:	d90a      	bls.n	80094ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80094d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094d8:	f383 8811 	msr	BASEPRI, r3
 80094dc:	f3bf 8f6f 	isb	sy
 80094e0:	f3bf 8f4f 	dsb	sy
 80094e4:	603b      	str	r3, [r7, #0]
}
 80094e6:	bf00      	nop
 80094e8:	e7fe      	b.n	80094e8 <vPortValidateInterruptPriority+0x60>
	}
 80094ea:	bf00      	nop
 80094ec:	3714      	adds	r7, #20
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr
 80094f6:	bf00      	nop
 80094f8:	e000e3f0 	.word	0xe000e3f0
 80094fc:	20005060 	.word	0x20005060
 8009500:	e000ed0c 	.word	0xe000ed0c
 8009504:	20005064 	.word	0x20005064

08009508 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b08a      	sub	sp, #40	; 0x28
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009510:	2300      	movs	r3, #0
 8009512:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009514:	f7ff f8a0 	bl	8008658 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009518:	4b5b      	ldr	r3, [pc, #364]	; (8009688 <pvPortMalloc+0x180>)
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d101      	bne.n	8009524 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009520:	f000 f920 	bl	8009764 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009524:	4b59      	ldr	r3, [pc, #356]	; (800968c <pvPortMalloc+0x184>)
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	4013      	ands	r3, r2
 800952c:	2b00      	cmp	r3, #0
 800952e:	f040 8093 	bne.w	8009658 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2b00      	cmp	r3, #0
 8009536:	d01d      	beq.n	8009574 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009538:	2208      	movs	r2, #8
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	4413      	add	r3, r2
 800953e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	f003 0307 	and.w	r3, r3, #7
 8009546:	2b00      	cmp	r3, #0
 8009548:	d014      	beq.n	8009574 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f023 0307 	bic.w	r3, r3, #7
 8009550:	3308      	adds	r3, #8
 8009552:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f003 0307 	and.w	r3, r3, #7
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <pvPortMalloc+0x6c>
	__asm volatile
 800955e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009562:	f383 8811 	msr	BASEPRI, r3
 8009566:	f3bf 8f6f 	isb	sy
 800956a:	f3bf 8f4f 	dsb	sy
 800956e:	617b      	str	r3, [r7, #20]
}
 8009570:	bf00      	nop
 8009572:	e7fe      	b.n	8009572 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d06e      	beq.n	8009658 <pvPortMalloc+0x150>
 800957a:	4b45      	ldr	r3, [pc, #276]	; (8009690 <pvPortMalloc+0x188>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	429a      	cmp	r2, r3
 8009582:	d869      	bhi.n	8009658 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009584:	4b43      	ldr	r3, [pc, #268]	; (8009694 <pvPortMalloc+0x18c>)
 8009586:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009588:	4b42      	ldr	r3, [pc, #264]	; (8009694 <pvPortMalloc+0x18c>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800958e:	e004      	b.n	800959a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009592:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800959a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d903      	bls.n	80095ac <pvPortMalloc+0xa4>
 80095a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d1f1      	bne.n	8009590 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80095ac:	4b36      	ldr	r3, [pc, #216]	; (8009688 <pvPortMalloc+0x180>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095b2:	429a      	cmp	r2, r3
 80095b4:	d050      	beq.n	8009658 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80095b6:	6a3b      	ldr	r3, [r7, #32]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2208      	movs	r2, #8
 80095bc:	4413      	add	r3, r2
 80095be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80095c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c2:	681a      	ldr	r2, [r3, #0]
 80095c4:	6a3b      	ldr	r3, [r7, #32]
 80095c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80095c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095ca:	685a      	ldr	r2, [r3, #4]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	1ad2      	subs	r2, r2, r3
 80095d0:	2308      	movs	r3, #8
 80095d2:	005b      	lsls	r3, r3, #1
 80095d4:	429a      	cmp	r2, r3
 80095d6:	d91f      	bls.n	8009618 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80095d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	4413      	add	r3, r2
 80095de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	f003 0307 	and.w	r3, r3, #7
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00a      	beq.n	8009600 <pvPortMalloc+0xf8>
	__asm volatile
 80095ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095ee:	f383 8811 	msr	BASEPRI, r3
 80095f2:	f3bf 8f6f 	isb	sy
 80095f6:	f3bf 8f4f 	dsb	sy
 80095fa:	613b      	str	r3, [r7, #16]
}
 80095fc:	bf00      	nop
 80095fe:	e7fe      	b.n	80095fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009602:	685a      	ldr	r2, [r3, #4]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	1ad2      	subs	r2, r2, r3
 8009608:	69bb      	ldr	r3, [r7, #24]
 800960a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800960c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960e:	687a      	ldr	r2, [r7, #4]
 8009610:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009612:	69b8      	ldr	r0, [r7, #24]
 8009614:	f000 f908 	bl	8009828 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009618:	4b1d      	ldr	r3, [pc, #116]	; (8009690 <pvPortMalloc+0x188>)
 800961a:	681a      	ldr	r2, [r3, #0]
 800961c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800961e:	685b      	ldr	r3, [r3, #4]
 8009620:	1ad3      	subs	r3, r2, r3
 8009622:	4a1b      	ldr	r2, [pc, #108]	; (8009690 <pvPortMalloc+0x188>)
 8009624:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009626:	4b1a      	ldr	r3, [pc, #104]	; (8009690 <pvPortMalloc+0x188>)
 8009628:	681a      	ldr	r2, [r3, #0]
 800962a:	4b1b      	ldr	r3, [pc, #108]	; (8009698 <pvPortMalloc+0x190>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	429a      	cmp	r2, r3
 8009630:	d203      	bcs.n	800963a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009632:	4b17      	ldr	r3, [pc, #92]	; (8009690 <pvPortMalloc+0x188>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	4a18      	ldr	r2, [pc, #96]	; (8009698 <pvPortMalloc+0x190>)
 8009638:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800963a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800963c:	685a      	ldr	r2, [r3, #4]
 800963e:	4b13      	ldr	r3, [pc, #76]	; (800968c <pvPortMalloc+0x184>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	431a      	orrs	r2, r3
 8009644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009646:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800964a:	2200      	movs	r2, #0
 800964c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800964e:	4b13      	ldr	r3, [pc, #76]	; (800969c <pvPortMalloc+0x194>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3301      	adds	r3, #1
 8009654:	4a11      	ldr	r2, [pc, #68]	; (800969c <pvPortMalloc+0x194>)
 8009656:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009658:	f7ff f80c 	bl	8008674 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	f003 0307 	and.w	r3, r3, #7
 8009662:	2b00      	cmp	r3, #0
 8009664:	d00a      	beq.n	800967c <pvPortMalloc+0x174>
	__asm volatile
 8009666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800966a:	f383 8811 	msr	BASEPRI, r3
 800966e:	f3bf 8f6f 	isb	sy
 8009672:	f3bf 8f4f 	dsb	sy
 8009676:	60fb      	str	r3, [r7, #12]
}
 8009678:	bf00      	nop
 800967a:	e7fe      	b.n	800967a <pvPortMalloc+0x172>
	return pvReturn;
 800967c:	69fb      	ldr	r3, [r7, #28]
}
 800967e:	4618      	mov	r0, r3
 8009680:	3728      	adds	r7, #40	; 0x28
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}
 8009686:	bf00      	nop
 8009688:	20009e90 	.word	0x20009e90
 800968c:	20009ea4 	.word	0x20009ea4
 8009690:	20009e94 	.word	0x20009e94
 8009694:	20009e88 	.word	0x20009e88
 8009698:	20009e98 	.word	0x20009e98
 800969c:	20009e9c 	.word	0x20009e9c

080096a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b086      	sub	sp, #24
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d04d      	beq.n	800974e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80096b2:	2308      	movs	r3, #8
 80096b4:	425b      	negs	r3, r3
 80096b6:	697a      	ldr	r2, [r7, #20]
 80096b8:	4413      	add	r3, r2
 80096ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80096c0:	693b      	ldr	r3, [r7, #16]
 80096c2:	685a      	ldr	r2, [r3, #4]
 80096c4:	4b24      	ldr	r3, [pc, #144]	; (8009758 <vPortFree+0xb8>)
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4013      	ands	r3, r2
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d10a      	bne.n	80096e4 <vPortFree+0x44>
	__asm volatile
 80096ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096d2:	f383 8811 	msr	BASEPRI, r3
 80096d6:	f3bf 8f6f 	isb	sy
 80096da:	f3bf 8f4f 	dsb	sy
 80096de:	60fb      	str	r3, [r7, #12]
}
 80096e0:	bf00      	nop
 80096e2:	e7fe      	b.n	80096e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00a      	beq.n	8009702 <vPortFree+0x62>
	__asm volatile
 80096ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	60bb      	str	r3, [r7, #8]
}
 80096fe:	bf00      	nop
 8009700:	e7fe      	b.n	8009700 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009702:	693b      	ldr	r3, [r7, #16]
 8009704:	685a      	ldr	r2, [r3, #4]
 8009706:	4b14      	ldr	r3, [pc, #80]	; (8009758 <vPortFree+0xb8>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4013      	ands	r3, r2
 800970c:	2b00      	cmp	r3, #0
 800970e:	d01e      	beq.n	800974e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d11a      	bne.n	800974e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009718:	693b      	ldr	r3, [r7, #16]
 800971a:	685a      	ldr	r2, [r3, #4]
 800971c:	4b0e      	ldr	r3, [pc, #56]	; (8009758 <vPortFree+0xb8>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	43db      	mvns	r3, r3
 8009722:	401a      	ands	r2, r3
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009728:	f7fe ff96 	bl	8008658 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	685a      	ldr	r2, [r3, #4]
 8009730:	4b0a      	ldr	r3, [pc, #40]	; (800975c <vPortFree+0xbc>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4413      	add	r3, r2
 8009736:	4a09      	ldr	r2, [pc, #36]	; (800975c <vPortFree+0xbc>)
 8009738:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800973a:	6938      	ldr	r0, [r7, #16]
 800973c:	f000 f874 	bl	8009828 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009740:	4b07      	ldr	r3, [pc, #28]	; (8009760 <vPortFree+0xc0>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	3301      	adds	r3, #1
 8009746:	4a06      	ldr	r2, [pc, #24]	; (8009760 <vPortFree+0xc0>)
 8009748:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800974a:	f7fe ff93 	bl	8008674 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800974e:	bf00      	nop
 8009750:	3718      	adds	r7, #24
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	20009ea4 	.word	0x20009ea4
 800975c:	20009e94 	.word	0x20009e94
 8009760:	20009ea0 	.word	0x20009ea0

08009764 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800976a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800976e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009770:	4b27      	ldr	r3, [pc, #156]	; (8009810 <prvHeapInit+0xac>)
 8009772:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f003 0307 	and.w	r3, r3, #7
 800977a:	2b00      	cmp	r3, #0
 800977c:	d00c      	beq.n	8009798 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	3307      	adds	r3, #7
 8009782:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f023 0307 	bic.w	r3, r3, #7
 800978a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800978c:	68ba      	ldr	r2, [r7, #8]
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	1ad3      	subs	r3, r2, r3
 8009792:	4a1f      	ldr	r2, [pc, #124]	; (8009810 <prvHeapInit+0xac>)
 8009794:	4413      	add	r3, r2
 8009796:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800979c:	4a1d      	ldr	r2, [pc, #116]	; (8009814 <prvHeapInit+0xb0>)
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80097a2:	4b1c      	ldr	r3, [pc, #112]	; (8009814 <prvHeapInit+0xb0>)
 80097a4:	2200      	movs	r2, #0
 80097a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	4413      	add	r3, r2
 80097ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80097b0:	2208      	movs	r2, #8
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	1a9b      	subs	r3, r3, r2
 80097b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f023 0307 	bic.w	r3, r3, #7
 80097be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	4a15      	ldr	r2, [pc, #84]	; (8009818 <prvHeapInit+0xb4>)
 80097c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80097c6:	4b14      	ldr	r3, [pc, #80]	; (8009818 <prvHeapInit+0xb4>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2200      	movs	r2, #0
 80097cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80097ce:	4b12      	ldr	r3, [pc, #72]	; (8009818 <prvHeapInit+0xb4>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	2200      	movs	r2, #0
 80097d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	68fa      	ldr	r2, [r7, #12]
 80097de:	1ad2      	subs	r2, r2, r3
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80097e4:	4b0c      	ldr	r3, [pc, #48]	; (8009818 <prvHeapInit+0xb4>)
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	4a0a      	ldr	r2, [pc, #40]	; (800981c <prvHeapInit+0xb8>)
 80097f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	685b      	ldr	r3, [r3, #4]
 80097f8:	4a09      	ldr	r2, [pc, #36]	; (8009820 <prvHeapInit+0xbc>)
 80097fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80097fc:	4b09      	ldr	r3, [pc, #36]	; (8009824 <prvHeapInit+0xc0>)
 80097fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009802:	601a      	str	r2, [r3, #0]
}
 8009804:	bf00      	nop
 8009806:	3714      	adds	r7, #20
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr
 8009810:	20005068 	.word	0x20005068
 8009814:	20009e88 	.word	0x20009e88
 8009818:	20009e90 	.word	0x20009e90
 800981c:	20009e98 	.word	0x20009e98
 8009820:	20009e94 	.word	0x20009e94
 8009824:	20009ea4 	.word	0x20009ea4

08009828 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009828:	b480      	push	{r7}
 800982a:	b085      	sub	sp, #20
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009830:	4b28      	ldr	r3, [pc, #160]	; (80098d4 <prvInsertBlockIntoFreeList+0xac>)
 8009832:	60fb      	str	r3, [r7, #12]
 8009834:	e002      	b.n	800983c <prvInsertBlockIntoFreeList+0x14>
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	60fb      	str	r3, [r7, #12]
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	429a      	cmp	r2, r3
 8009844:	d8f7      	bhi.n	8009836 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	68ba      	ldr	r2, [r7, #8]
 8009850:	4413      	add	r3, r2
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	429a      	cmp	r2, r3
 8009856:	d108      	bne.n	800986a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	685a      	ldr	r2, [r3, #4]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	441a      	add	r2, r3
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	68ba      	ldr	r2, [r7, #8]
 8009874:	441a      	add	r2, r3
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	429a      	cmp	r2, r3
 800987c:	d118      	bne.n	80098b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	681a      	ldr	r2, [r3, #0]
 8009882:	4b15      	ldr	r3, [pc, #84]	; (80098d8 <prvInsertBlockIntoFreeList+0xb0>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	429a      	cmp	r2, r3
 8009888:	d00d      	beq.n	80098a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	685a      	ldr	r2, [r3, #4]
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	441a      	add	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	681a      	ldr	r2, [r3, #0]
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	601a      	str	r2, [r3, #0]
 80098a4:	e008      	b.n	80098b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80098a6:	4b0c      	ldr	r3, [pc, #48]	; (80098d8 <prvInsertBlockIntoFreeList+0xb0>)
 80098a8:	681a      	ldr	r2, [r3, #0]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	e003      	b.n	80098b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	681a      	ldr	r2, [r3, #0]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	429a      	cmp	r2, r3
 80098be:	d002      	beq.n	80098c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098c6:	bf00      	nop
 80098c8:	3714      	adds	r7, #20
 80098ca:	46bd      	mov	sp, r7
 80098cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d0:	4770      	bx	lr
 80098d2:	bf00      	nop
 80098d4:	20009e88 	.word	0x20009e88
 80098d8:	20009e90 	.word	0x20009e90

080098dc <__errno>:
 80098dc:	4b01      	ldr	r3, [pc, #4]	; (80098e4 <__errno+0x8>)
 80098de:	6818      	ldr	r0, [r3, #0]
 80098e0:	4770      	bx	lr
 80098e2:	bf00      	nop
 80098e4:	20004034 	.word	0x20004034

080098e8 <__libc_init_array>:
 80098e8:	b570      	push	{r4, r5, r6, lr}
 80098ea:	4d0d      	ldr	r5, [pc, #52]	; (8009920 <__libc_init_array+0x38>)
 80098ec:	4c0d      	ldr	r4, [pc, #52]	; (8009924 <__libc_init_array+0x3c>)
 80098ee:	1b64      	subs	r4, r4, r5
 80098f0:	10a4      	asrs	r4, r4, #2
 80098f2:	2600      	movs	r6, #0
 80098f4:	42a6      	cmp	r6, r4
 80098f6:	d109      	bne.n	800990c <__libc_init_array+0x24>
 80098f8:	4d0b      	ldr	r5, [pc, #44]	; (8009928 <__libc_init_array+0x40>)
 80098fa:	4c0c      	ldr	r4, [pc, #48]	; (800992c <__libc_init_array+0x44>)
 80098fc:	f000 fcf8 	bl	800a2f0 <_init>
 8009900:	1b64      	subs	r4, r4, r5
 8009902:	10a4      	asrs	r4, r4, #2
 8009904:	2600      	movs	r6, #0
 8009906:	42a6      	cmp	r6, r4
 8009908:	d105      	bne.n	8009916 <__libc_init_array+0x2e>
 800990a:	bd70      	pop	{r4, r5, r6, pc}
 800990c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009910:	4798      	blx	r3
 8009912:	3601      	adds	r6, #1
 8009914:	e7ee      	b.n	80098f4 <__libc_init_array+0xc>
 8009916:	f855 3b04 	ldr.w	r3, [r5], #4
 800991a:	4798      	blx	r3
 800991c:	3601      	adds	r6, #1
 800991e:	e7f2      	b.n	8009906 <__libc_init_array+0x1e>
 8009920:	0809b3b0 	.word	0x0809b3b0
 8009924:	0809b3b0 	.word	0x0809b3b0
 8009928:	0809b3b0 	.word	0x0809b3b0
 800992c:	0809b3b4 	.word	0x0809b3b4

08009930 <__retarget_lock_acquire_recursive>:
 8009930:	4770      	bx	lr

08009932 <__retarget_lock_release_recursive>:
 8009932:	4770      	bx	lr

08009934 <memcpy>:
 8009934:	440a      	add	r2, r1
 8009936:	4291      	cmp	r1, r2
 8009938:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800993c:	d100      	bne.n	8009940 <memcpy+0xc>
 800993e:	4770      	bx	lr
 8009940:	b510      	push	{r4, lr}
 8009942:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009946:	f803 4f01 	strb.w	r4, [r3, #1]!
 800994a:	4291      	cmp	r1, r2
 800994c:	d1f9      	bne.n	8009942 <memcpy+0xe>
 800994e:	bd10      	pop	{r4, pc}

08009950 <memset>:
 8009950:	4402      	add	r2, r0
 8009952:	4603      	mov	r3, r0
 8009954:	4293      	cmp	r3, r2
 8009956:	d100      	bne.n	800995a <memset+0xa>
 8009958:	4770      	bx	lr
 800995a:	f803 1b01 	strb.w	r1, [r3], #1
 800995e:	e7f9      	b.n	8009954 <memset+0x4>

08009960 <sbrk_aligned>:
 8009960:	b570      	push	{r4, r5, r6, lr}
 8009962:	4e0e      	ldr	r6, [pc, #56]	; (800999c <sbrk_aligned+0x3c>)
 8009964:	460c      	mov	r4, r1
 8009966:	6831      	ldr	r1, [r6, #0]
 8009968:	4605      	mov	r5, r0
 800996a:	b911      	cbnz	r1, 8009972 <sbrk_aligned+0x12>
 800996c:	f000 f8f6 	bl	8009b5c <_sbrk_r>
 8009970:	6030      	str	r0, [r6, #0]
 8009972:	4621      	mov	r1, r4
 8009974:	4628      	mov	r0, r5
 8009976:	f000 f8f1 	bl	8009b5c <_sbrk_r>
 800997a:	1c43      	adds	r3, r0, #1
 800997c:	d00a      	beq.n	8009994 <sbrk_aligned+0x34>
 800997e:	1cc4      	adds	r4, r0, #3
 8009980:	f024 0403 	bic.w	r4, r4, #3
 8009984:	42a0      	cmp	r0, r4
 8009986:	d007      	beq.n	8009998 <sbrk_aligned+0x38>
 8009988:	1a21      	subs	r1, r4, r0
 800998a:	4628      	mov	r0, r5
 800998c:	f000 f8e6 	bl	8009b5c <_sbrk_r>
 8009990:	3001      	adds	r0, #1
 8009992:	d101      	bne.n	8009998 <sbrk_aligned+0x38>
 8009994:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009998:	4620      	mov	r0, r4
 800999a:	bd70      	pop	{r4, r5, r6, pc}
 800999c:	20009eb0 	.word	0x20009eb0

080099a0 <_malloc_r>:
 80099a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099a4:	1ccd      	adds	r5, r1, #3
 80099a6:	f025 0503 	bic.w	r5, r5, #3
 80099aa:	3508      	adds	r5, #8
 80099ac:	2d0c      	cmp	r5, #12
 80099ae:	bf38      	it	cc
 80099b0:	250c      	movcc	r5, #12
 80099b2:	2d00      	cmp	r5, #0
 80099b4:	4607      	mov	r7, r0
 80099b6:	db01      	blt.n	80099bc <_malloc_r+0x1c>
 80099b8:	42a9      	cmp	r1, r5
 80099ba:	d905      	bls.n	80099c8 <_malloc_r+0x28>
 80099bc:	230c      	movs	r3, #12
 80099be:	603b      	str	r3, [r7, #0]
 80099c0:	2600      	movs	r6, #0
 80099c2:	4630      	mov	r0, r6
 80099c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099c8:	4e2e      	ldr	r6, [pc, #184]	; (8009a84 <_malloc_r+0xe4>)
 80099ca:	f000 f8f7 	bl	8009bbc <__malloc_lock>
 80099ce:	6833      	ldr	r3, [r6, #0]
 80099d0:	461c      	mov	r4, r3
 80099d2:	bb34      	cbnz	r4, 8009a22 <_malloc_r+0x82>
 80099d4:	4629      	mov	r1, r5
 80099d6:	4638      	mov	r0, r7
 80099d8:	f7ff ffc2 	bl	8009960 <sbrk_aligned>
 80099dc:	1c43      	adds	r3, r0, #1
 80099de:	4604      	mov	r4, r0
 80099e0:	d14d      	bne.n	8009a7e <_malloc_r+0xde>
 80099e2:	6834      	ldr	r4, [r6, #0]
 80099e4:	4626      	mov	r6, r4
 80099e6:	2e00      	cmp	r6, #0
 80099e8:	d140      	bne.n	8009a6c <_malloc_r+0xcc>
 80099ea:	6823      	ldr	r3, [r4, #0]
 80099ec:	4631      	mov	r1, r6
 80099ee:	4638      	mov	r0, r7
 80099f0:	eb04 0803 	add.w	r8, r4, r3
 80099f4:	f000 f8b2 	bl	8009b5c <_sbrk_r>
 80099f8:	4580      	cmp	r8, r0
 80099fa:	d13a      	bne.n	8009a72 <_malloc_r+0xd2>
 80099fc:	6821      	ldr	r1, [r4, #0]
 80099fe:	3503      	adds	r5, #3
 8009a00:	1a6d      	subs	r5, r5, r1
 8009a02:	f025 0503 	bic.w	r5, r5, #3
 8009a06:	3508      	adds	r5, #8
 8009a08:	2d0c      	cmp	r5, #12
 8009a0a:	bf38      	it	cc
 8009a0c:	250c      	movcc	r5, #12
 8009a0e:	4629      	mov	r1, r5
 8009a10:	4638      	mov	r0, r7
 8009a12:	f7ff ffa5 	bl	8009960 <sbrk_aligned>
 8009a16:	3001      	adds	r0, #1
 8009a18:	d02b      	beq.n	8009a72 <_malloc_r+0xd2>
 8009a1a:	6823      	ldr	r3, [r4, #0]
 8009a1c:	442b      	add	r3, r5
 8009a1e:	6023      	str	r3, [r4, #0]
 8009a20:	e00e      	b.n	8009a40 <_malloc_r+0xa0>
 8009a22:	6822      	ldr	r2, [r4, #0]
 8009a24:	1b52      	subs	r2, r2, r5
 8009a26:	d41e      	bmi.n	8009a66 <_malloc_r+0xc6>
 8009a28:	2a0b      	cmp	r2, #11
 8009a2a:	d916      	bls.n	8009a5a <_malloc_r+0xba>
 8009a2c:	1961      	adds	r1, r4, r5
 8009a2e:	42a3      	cmp	r3, r4
 8009a30:	6025      	str	r5, [r4, #0]
 8009a32:	bf18      	it	ne
 8009a34:	6059      	strne	r1, [r3, #4]
 8009a36:	6863      	ldr	r3, [r4, #4]
 8009a38:	bf08      	it	eq
 8009a3a:	6031      	streq	r1, [r6, #0]
 8009a3c:	5162      	str	r2, [r4, r5]
 8009a3e:	604b      	str	r3, [r1, #4]
 8009a40:	4638      	mov	r0, r7
 8009a42:	f104 060b 	add.w	r6, r4, #11
 8009a46:	f000 f8bf 	bl	8009bc8 <__malloc_unlock>
 8009a4a:	f026 0607 	bic.w	r6, r6, #7
 8009a4e:	1d23      	adds	r3, r4, #4
 8009a50:	1af2      	subs	r2, r6, r3
 8009a52:	d0b6      	beq.n	80099c2 <_malloc_r+0x22>
 8009a54:	1b9b      	subs	r3, r3, r6
 8009a56:	50a3      	str	r3, [r4, r2]
 8009a58:	e7b3      	b.n	80099c2 <_malloc_r+0x22>
 8009a5a:	6862      	ldr	r2, [r4, #4]
 8009a5c:	42a3      	cmp	r3, r4
 8009a5e:	bf0c      	ite	eq
 8009a60:	6032      	streq	r2, [r6, #0]
 8009a62:	605a      	strne	r2, [r3, #4]
 8009a64:	e7ec      	b.n	8009a40 <_malloc_r+0xa0>
 8009a66:	4623      	mov	r3, r4
 8009a68:	6864      	ldr	r4, [r4, #4]
 8009a6a:	e7b2      	b.n	80099d2 <_malloc_r+0x32>
 8009a6c:	4634      	mov	r4, r6
 8009a6e:	6876      	ldr	r6, [r6, #4]
 8009a70:	e7b9      	b.n	80099e6 <_malloc_r+0x46>
 8009a72:	230c      	movs	r3, #12
 8009a74:	603b      	str	r3, [r7, #0]
 8009a76:	4638      	mov	r0, r7
 8009a78:	f000 f8a6 	bl	8009bc8 <__malloc_unlock>
 8009a7c:	e7a1      	b.n	80099c2 <_malloc_r+0x22>
 8009a7e:	6025      	str	r5, [r4, #0]
 8009a80:	e7de      	b.n	8009a40 <_malloc_r+0xa0>
 8009a82:	bf00      	nop
 8009a84:	20009eac 	.word	0x20009eac

08009a88 <cleanup_glue>:
 8009a88:	b538      	push	{r3, r4, r5, lr}
 8009a8a:	460c      	mov	r4, r1
 8009a8c:	6809      	ldr	r1, [r1, #0]
 8009a8e:	4605      	mov	r5, r0
 8009a90:	b109      	cbz	r1, 8009a96 <cleanup_glue+0xe>
 8009a92:	f7ff fff9 	bl	8009a88 <cleanup_glue>
 8009a96:	4621      	mov	r1, r4
 8009a98:	4628      	mov	r0, r5
 8009a9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a9e:	f000 b899 	b.w	8009bd4 <_free_r>
	...

08009aa4 <_reclaim_reent>:
 8009aa4:	4b2c      	ldr	r3, [pc, #176]	; (8009b58 <_reclaim_reent+0xb4>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4283      	cmp	r3, r0
 8009aaa:	b570      	push	{r4, r5, r6, lr}
 8009aac:	4604      	mov	r4, r0
 8009aae:	d051      	beq.n	8009b54 <_reclaim_reent+0xb0>
 8009ab0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009ab2:	b143      	cbz	r3, 8009ac6 <_reclaim_reent+0x22>
 8009ab4:	68db      	ldr	r3, [r3, #12]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d14a      	bne.n	8009b50 <_reclaim_reent+0xac>
 8009aba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009abc:	6819      	ldr	r1, [r3, #0]
 8009abe:	b111      	cbz	r1, 8009ac6 <_reclaim_reent+0x22>
 8009ac0:	4620      	mov	r0, r4
 8009ac2:	f000 f887 	bl	8009bd4 <_free_r>
 8009ac6:	6961      	ldr	r1, [r4, #20]
 8009ac8:	b111      	cbz	r1, 8009ad0 <_reclaim_reent+0x2c>
 8009aca:	4620      	mov	r0, r4
 8009acc:	f000 f882 	bl	8009bd4 <_free_r>
 8009ad0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009ad2:	b111      	cbz	r1, 8009ada <_reclaim_reent+0x36>
 8009ad4:	4620      	mov	r0, r4
 8009ad6:	f000 f87d 	bl	8009bd4 <_free_r>
 8009ada:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009adc:	b111      	cbz	r1, 8009ae4 <_reclaim_reent+0x40>
 8009ade:	4620      	mov	r0, r4
 8009ae0:	f000 f878 	bl	8009bd4 <_free_r>
 8009ae4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009ae6:	b111      	cbz	r1, 8009aee <_reclaim_reent+0x4a>
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f000 f873 	bl	8009bd4 <_free_r>
 8009aee:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009af0:	b111      	cbz	r1, 8009af8 <_reclaim_reent+0x54>
 8009af2:	4620      	mov	r0, r4
 8009af4:	f000 f86e 	bl	8009bd4 <_free_r>
 8009af8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009afa:	b111      	cbz	r1, 8009b02 <_reclaim_reent+0x5e>
 8009afc:	4620      	mov	r0, r4
 8009afe:	f000 f869 	bl	8009bd4 <_free_r>
 8009b02:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009b04:	b111      	cbz	r1, 8009b0c <_reclaim_reent+0x68>
 8009b06:	4620      	mov	r0, r4
 8009b08:	f000 f864 	bl	8009bd4 <_free_r>
 8009b0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b0e:	b111      	cbz	r1, 8009b16 <_reclaim_reent+0x72>
 8009b10:	4620      	mov	r0, r4
 8009b12:	f000 f85f 	bl	8009bd4 <_free_r>
 8009b16:	69a3      	ldr	r3, [r4, #24]
 8009b18:	b1e3      	cbz	r3, 8009b54 <_reclaim_reent+0xb0>
 8009b1a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	4798      	blx	r3
 8009b20:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009b22:	b1b9      	cbz	r1, 8009b54 <_reclaim_reent+0xb0>
 8009b24:	4620      	mov	r0, r4
 8009b26:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009b2a:	f7ff bfad 	b.w	8009a88 <cleanup_glue>
 8009b2e:	5949      	ldr	r1, [r1, r5]
 8009b30:	b941      	cbnz	r1, 8009b44 <_reclaim_reent+0xa0>
 8009b32:	3504      	adds	r5, #4
 8009b34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009b36:	2d80      	cmp	r5, #128	; 0x80
 8009b38:	68d9      	ldr	r1, [r3, #12]
 8009b3a:	d1f8      	bne.n	8009b2e <_reclaim_reent+0x8a>
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f000 f849 	bl	8009bd4 <_free_r>
 8009b42:	e7ba      	b.n	8009aba <_reclaim_reent+0x16>
 8009b44:	680e      	ldr	r6, [r1, #0]
 8009b46:	4620      	mov	r0, r4
 8009b48:	f000 f844 	bl	8009bd4 <_free_r>
 8009b4c:	4631      	mov	r1, r6
 8009b4e:	e7ef      	b.n	8009b30 <_reclaim_reent+0x8c>
 8009b50:	2500      	movs	r5, #0
 8009b52:	e7ef      	b.n	8009b34 <_reclaim_reent+0x90>
 8009b54:	bd70      	pop	{r4, r5, r6, pc}
 8009b56:	bf00      	nop
 8009b58:	20004034 	.word	0x20004034

08009b5c <_sbrk_r>:
 8009b5c:	b538      	push	{r3, r4, r5, lr}
 8009b5e:	4d06      	ldr	r5, [pc, #24]	; (8009b78 <_sbrk_r+0x1c>)
 8009b60:	2300      	movs	r3, #0
 8009b62:	4604      	mov	r4, r0
 8009b64:	4608      	mov	r0, r1
 8009b66:	602b      	str	r3, [r5, #0]
 8009b68:	f7f9 fb5e 	bl	8003228 <_sbrk>
 8009b6c:	1c43      	adds	r3, r0, #1
 8009b6e:	d102      	bne.n	8009b76 <_sbrk_r+0x1a>
 8009b70:	682b      	ldr	r3, [r5, #0]
 8009b72:	b103      	cbz	r3, 8009b76 <_sbrk_r+0x1a>
 8009b74:	6023      	str	r3, [r4, #0]
 8009b76:	bd38      	pop	{r3, r4, r5, pc}
 8009b78:	20009eb4 	.word	0x20009eb4

08009b7c <siprintf>:
 8009b7c:	b40e      	push	{r1, r2, r3}
 8009b7e:	b500      	push	{lr}
 8009b80:	b09c      	sub	sp, #112	; 0x70
 8009b82:	ab1d      	add	r3, sp, #116	; 0x74
 8009b84:	9002      	str	r0, [sp, #8]
 8009b86:	9006      	str	r0, [sp, #24]
 8009b88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009b8c:	4809      	ldr	r0, [pc, #36]	; (8009bb4 <siprintf+0x38>)
 8009b8e:	9107      	str	r1, [sp, #28]
 8009b90:	9104      	str	r1, [sp, #16]
 8009b92:	4909      	ldr	r1, [pc, #36]	; (8009bb8 <siprintf+0x3c>)
 8009b94:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b98:	9105      	str	r1, [sp, #20]
 8009b9a:	6800      	ldr	r0, [r0, #0]
 8009b9c:	9301      	str	r3, [sp, #4]
 8009b9e:	a902      	add	r1, sp, #8
 8009ba0:	f000 f8c0 	bl	8009d24 <_svfiprintf_r>
 8009ba4:	9b02      	ldr	r3, [sp, #8]
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	701a      	strb	r2, [r3, #0]
 8009baa:	b01c      	add	sp, #112	; 0x70
 8009bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bb0:	b003      	add	sp, #12
 8009bb2:	4770      	bx	lr
 8009bb4:	20004034 	.word	0x20004034
 8009bb8:	ffff0208 	.word	0xffff0208

08009bbc <__malloc_lock>:
 8009bbc:	4801      	ldr	r0, [pc, #4]	; (8009bc4 <__malloc_lock+0x8>)
 8009bbe:	f7ff beb7 	b.w	8009930 <__retarget_lock_acquire_recursive>
 8009bc2:	bf00      	nop
 8009bc4:	20009ea8 	.word	0x20009ea8

08009bc8 <__malloc_unlock>:
 8009bc8:	4801      	ldr	r0, [pc, #4]	; (8009bd0 <__malloc_unlock+0x8>)
 8009bca:	f7ff beb2 	b.w	8009932 <__retarget_lock_release_recursive>
 8009bce:	bf00      	nop
 8009bd0:	20009ea8 	.word	0x20009ea8

08009bd4 <_free_r>:
 8009bd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009bd6:	2900      	cmp	r1, #0
 8009bd8:	d044      	beq.n	8009c64 <_free_r+0x90>
 8009bda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009bde:	9001      	str	r0, [sp, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	f1a1 0404 	sub.w	r4, r1, #4
 8009be6:	bfb8      	it	lt
 8009be8:	18e4      	addlt	r4, r4, r3
 8009bea:	f7ff ffe7 	bl	8009bbc <__malloc_lock>
 8009bee:	4a1e      	ldr	r2, [pc, #120]	; (8009c68 <_free_r+0x94>)
 8009bf0:	9801      	ldr	r0, [sp, #4]
 8009bf2:	6813      	ldr	r3, [r2, #0]
 8009bf4:	b933      	cbnz	r3, 8009c04 <_free_r+0x30>
 8009bf6:	6063      	str	r3, [r4, #4]
 8009bf8:	6014      	str	r4, [r2, #0]
 8009bfa:	b003      	add	sp, #12
 8009bfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c00:	f7ff bfe2 	b.w	8009bc8 <__malloc_unlock>
 8009c04:	42a3      	cmp	r3, r4
 8009c06:	d908      	bls.n	8009c1a <_free_r+0x46>
 8009c08:	6825      	ldr	r5, [r4, #0]
 8009c0a:	1961      	adds	r1, r4, r5
 8009c0c:	428b      	cmp	r3, r1
 8009c0e:	bf01      	itttt	eq
 8009c10:	6819      	ldreq	r1, [r3, #0]
 8009c12:	685b      	ldreq	r3, [r3, #4]
 8009c14:	1949      	addeq	r1, r1, r5
 8009c16:	6021      	streq	r1, [r4, #0]
 8009c18:	e7ed      	b.n	8009bf6 <_free_r+0x22>
 8009c1a:	461a      	mov	r2, r3
 8009c1c:	685b      	ldr	r3, [r3, #4]
 8009c1e:	b10b      	cbz	r3, 8009c24 <_free_r+0x50>
 8009c20:	42a3      	cmp	r3, r4
 8009c22:	d9fa      	bls.n	8009c1a <_free_r+0x46>
 8009c24:	6811      	ldr	r1, [r2, #0]
 8009c26:	1855      	adds	r5, r2, r1
 8009c28:	42a5      	cmp	r5, r4
 8009c2a:	d10b      	bne.n	8009c44 <_free_r+0x70>
 8009c2c:	6824      	ldr	r4, [r4, #0]
 8009c2e:	4421      	add	r1, r4
 8009c30:	1854      	adds	r4, r2, r1
 8009c32:	42a3      	cmp	r3, r4
 8009c34:	6011      	str	r1, [r2, #0]
 8009c36:	d1e0      	bne.n	8009bfa <_free_r+0x26>
 8009c38:	681c      	ldr	r4, [r3, #0]
 8009c3a:	685b      	ldr	r3, [r3, #4]
 8009c3c:	6053      	str	r3, [r2, #4]
 8009c3e:	4421      	add	r1, r4
 8009c40:	6011      	str	r1, [r2, #0]
 8009c42:	e7da      	b.n	8009bfa <_free_r+0x26>
 8009c44:	d902      	bls.n	8009c4c <_free_r+0x78>
 8009c46:	230c      	movs	r3, #12
 8009c48:	6003      	str	r3, [r0, #0]
 8009c4a:	e7d6      	b.n	8009bfa <_free_r+0x26>
 8009c4c:	6825      	ldr	r5, [r4, #0]
 8009c4e:	1961      	adds	r1, r4, r5
 8009c50:	428b      	cmp	r3, r1
 8009c52:	bf04      	itt	eq
 8009c54:	6819      	ldreq	r1, [r3, #0]
 8009c56:	685b      	ldreq	r3, [r3, #4]
 8009c58:	6063      	str	r3, [r4, #4]
 8009c5a:	bf04      	itt	eq
 8009c5c:	1949      	addeq	r1, r1, r5
 8009c5e:	6021      	streq	r1, [r4, #0]
 8009c60:	6054      	str	r4, [r2, #4]
 8009c62:	e7ca      	b.n	8009bfa <_free_r+0x26>
 8009c64:	b003      	add	sp, #12
 8009c66:	bd30      	pop	{r4, r5, pc}
 8009c68:	20009eac 	.word	0x20009eac

08009c6c <__ssputs_r>:
 8009c6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c70:	688e      	ldr	r6, [r1, #8]
 8009c72:	429e      	cmp	r6, r3
 8009c74:	4682      	mov	sl, r0
 8009c76:	460c      	mov	r4, r1
 8009c78:	4690      	mov	r8, r2
 8009c7a:	461f      	mov	r7, r3
 8009c7c:	d838      	bhi.n	8009cf0 <__ssputs_r+0x84>
 8009c7e:	898a      	ldrh	r2, [r1, #12]
 8009c80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c84:	d032      	beq.n	8009cec <__ssputs_r+0x80>
 8009c86:	6825      	ldr	r5, [r4, #0]
 8009c88:	6909      	ldr	r1, [r1, #16]
 8009c8a:	eba5 0901 	sub.w	r9, r5, r1
 8009c8e:	6965      	ldr	r5, [r4, #20]
 8009c90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c98:	3301      	adds	r3, #1
 8009c9a:	444b      	add	r3, r9
 8009c9c:	106d      	asrs	r5, r5, #1
 8009c9e:	429d      	cmp	r5, r3
 8009ca0:	bf38      	it	cc
 8009ca2:	461d      	movcc	r5, r3
 8009ca4:	0553      	lsls	r3, r2, #21
 8009ca6:	d531      	bpl.n	8009d0c <__ssputs_r+0xa0>
 8009ca8:	4629      	mov	r1, r5
 8009caa:	f7ff fe79 	bl	80099a0 <_malloc_r>
 8009cae:	4606      	mov	r6, r0
 8009cb0:	b950      	cbnz	r0, 8009cc8 <__ssputs_r+0x5c>
 8009cb2:	230c      	movs	r3, #12
 8009cb4:	f8ca 3000 	str.w	r3, [sl]
 8009cb8:	89a3      	ldrh	r3, [r4, #12]
 8009cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cbe:	81a3      	strh	r3, [r4, #12]
 8009cc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc8:	6921      	ldr	r1, [r4, #16]
 8009cca:	464a      	mov	r2, r9
 8009ccc:	f7ff fe32 	bl	8009934 <memcpy>
 8009cd0:	89a3      	ldrh	r3, [r4, #12]
 8009cd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cda:	81a3      	strh	r3, [r4, #12]
 8009cdc:	6126      	str	r6, [r4, #16]
 8009cde:	6165      	str	r5, [r4, #20]
 8009ce0:	444e      	add	r6, r9
 8009ce2:	eba5 0509 	sub.w	r5, r5, r9
 8009ce6:	6026      	str	r6, [r4, #0]
 8009ce8:	60a5      	str	r5, [r4, #8]
 8009cea:	463e      	mov	r6, r7
 8009cec:	42be      	cmp	r6, r7
 8009cee:	d900      	bls.n	8009cf2 <__ssputs_r+0x86>
 8009cf0:	463e      	mov	r6, r7
 8009cf2:	6820      	ldr	r0, [r4, #0]
 8009cf4:	4632      	mov	r2, r6
 8009cf6:	4641      	mov	r1, r8
 8009cf8:	f000 faa8 	bl	800a24c <memmove>
 8009cfc:	68a3      	ldr	r3, [r4, #8]
 8009cfe:	1b9b      	subs	r3, r3, r6
 8009d00:	60a3      	str	r3, [r4, #8]
 8009d02:	6823      	ldr	r3, [r4, #0]
 8009d04:	4433      	add	r3, r6
 8009d06:	6023      	str	r3, [r4, #0]
 8009d08:	2000      	movs	r0, #0
 8009d0a:	e7db      	b.n	8009cc4 <__ssputs_r+0x58>
 8009d0c:	462a      	mov	r2, r5
 8009d0e:	f000 fab7 	bl	800a280 <_realloc_r>
 8009d12:	4606      	mov	r6, r0
 8009d14:	2800      	cmp	r0, #0
 8009d16:	d1e1      	bne.n	8009cdc <__ssputs_r+0x70>
 8009d18:	6921      	ldr	r1, [r4, #16]
 8009d1a:	4650      	mov	r0, sl
 8009d1c:	f7ff ff5a 	bl	8009bd4 <_free_r>
 8009d20:	e7c7      	b.n	8009cb2 <__ssputs_r+0x46>
	...

08009d24 <_svfiprintf_r>:
 8009d24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d28:	4698      	mov	r8, r3
 8009d2a:	898b      	ldrh	r3, [r1, #12]
 8009d2c:	061b      	lsls	r3, r3, #24
 8009d2e:	b09d      	sub	sp, #116	; 0x74
 8009d30:	4607      	mov	r7, r0
 8009d32:	460d      	mov	r5, r1
 8009d34:	4614      	mov	r4, r2
 8009d36:	d50e      	bpl.n	8009d56 <_svfiprintf_r+0x32>
 8009d38:	690b      	ldr	r3, [r1, #16]
 8009d3a:	b963      	cbnz	r3, 8009d56 <_svfiprintf_r+0x32>
 8009d3c:	2140      	movs	r1, #64	; 0x40
 8009d3e:	f7ff fe2f 	bl	80099a0 <_malloc_r>
 8009d42:	6028      	str	r0, [r5, #0]
 8009d44:	6128      	str	r0, [r5, #16]
 8009d46:	b920      	cbnz	r0, 8009d52 <_svfiprintf_r+0x2e>
 8009d48:	230c      	movs	r3, #12
 8009d4a:	603b      	str	r3, [r7, #0]
 8009d4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d50:	e0d1      	b.n	8009ef6 <_svfiprintf_r+0x1d2>
 8009d52:	2340      	movs	r3, #64	; 0x40
 8009d54:	616b      	str	r3, [r5, #20]
 8009d56:	2300      	movs	r3, #0
 8009d58:	9309      	str	r3, [sp, #36]	; 0x24
 8009d5a:	2320      	movs	r3, #32
 8009d5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d60:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d64:	2330      	movs	r3, #48	; 0x30
 8009d66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009f10 <_svfiprintf_r+0x1ec>
 8009d6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d6e:	f04f 0901 	mov.w	r9, #1
 8009d72:	4623      	mov	r3, r4
 8009d74:	469a      	mov	sl, r3
 8009d76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d7a:	b10a      	cbz	r2, 8009d80 <_svfiprintf_r+0x5c>
 8009d7c:	2a25      	cmp	r2, #37	; 0x25
 8009d7e:	d1f9      	bne.n	8009d74 <_svfiprintf_r+0x50>
 8009d80:	ebba 0b04 	subs.w	fp, sl, r4
 8009d84:	d00b      	beq.n	8009d9e <_svfiprintf_r+0x7a>
 8009d86:	465b      	mov	r3, fp
 8009d88:	4622      	mov	r2, r4
 8009d8a:	4629      	mov	r1, r5
 8009d8c:	4638      	mov	r0, r7
 8009d8e:	f7ff ff6d 	bl	8009c6c <__ssputs_r>
 8009d92:	3001      	adds	r0, #1
 8009d94:	f000 80aa 	beq.w	8009eec <_svfiprintf_r+0x1c8>
 8009d98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d9a:	445a      	add	r2, fp
 8009d9c:	9209      	str	r2, [sp, #36]	; 0x24
 8009d9e:	f89a 3000 	ldrb.w	r3, [sl]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	f000 80a2 	beq.w	8009eec <_svfiprintf_r+0x1c8>
 8009da8:	2300      	movs	r3, #0
 8009daa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009dae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009db2:	f10a 0a01 	add.w	sl, sl, #1
 8009db6:	9304      	str	r3, [sp, #16]
 8009db8:	9307      	str	r3, [sp, #28]
 8009dba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009dbe:	931a      	str	r3, [sp, #104]	; 0x68
 8009dc0:	4654      	mov	r4, sl
 8009dc2:	2205      	movs	r2, #5
 8009dc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dc8:	4851      	ldr	r0, [pc, #324]	; (8009f10 <_svfiprintf_r+0x1ec>)
 8009dca:	f7f6 fa01 	bl	80001d0 <memchr>
 8009dce:	9a04      	ldr	r2, [sp, #16]
 8009dd0:	b9d8      	cbnz	r0, 8009e0a <_svfiprintf_r+0xe6>
 8009dd2:	06d0      	lsls	r0, r2, #27
 8009dd4:	bf44      	itt	mi
 8009dd6:	2320      	movmi	r3, #32
 8009dd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ddc:	0711      	lsls	r1, r2, #28
 8009dde:	bf44      	itt	mi
 8009de0:	232b      	movmi	r3, #43	; 0x2b
 8009de2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009de6:	f89a 3000 	ldrb.w	r3, [sl]
 8009dea:	2b2a      	cmp	r3, #42	; 0x2a
 8009dec:	d015      	beq.n	8009e1a <_svfiprintf_r+0xf6>
 8009dee:	9a07      	ldr	r2, [sp, #28]
 8009df0:	4654      	mov	r4, sl
 8009df2:	2000      	movs	r0, #0
 8009df4:	f04f 0c0a 	mov.w	ip, #10
 8009df8:	4621      	mov	r1, r4
 8009dfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009dfe:	3b30      	subs	r3, #48	; 0x30
 8009e00:	2b09      	cmp	r3, #9
 8009e02:	d94e      	bls.n	8009ea2 <_svfiprintf_r+0x17e>
 8009e04:	b1b0      	cbz	r0, 8009e34 <_svfiprintf_r+0x110>
 8009e06:	9207      	str	r2, [sp, #28]
 8009e08:	e014      	b.n	8009e34 <_svfiprintf_r+0x110>
 8009e0a:	eba0 0308 	sub.w	r3, r0, r8
 8009e0e:	fa09 f303 	lsl.w	r3, r9, r3
 8009e12:	4313      	orrs	r3, r2
 8009e14:	9304      	str	r3, [sp, #16]
 8009e16:	46a2      	mov	sl, r4
 8009e18:	e7d2      	b.n	8009dc0 <_svfiprintf_r+0x9c>
 8009e1a:	9b03      	ldr	r3, [sp, #12]
 8009e1c:	1d19      	adds	r1, r3, #4
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	9103      	str	r1, [sp, #12]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	bfbb      	ittet	lt
 8009e26:	425b      	neglt	r3, r3
 8009e28:	f042 0202 	orrlt.w	r2, r2, #2
 8009e2c:	9307      	strge	r3, [sp, #28]
 8009e2e:	9307      	strlt	r3, [sp, #28]
 8009e30:	bfb8      	it	lt
 8009e32:	9204      	strlt	r2, [sp, #16]
 8009e34:	7823      	ldrb	r3, [r4, #0]
 8009e36:	2b2e      	cmp	r3, #46	; 0x2e
 8009e38:	d10c      	bne.n	8009e54 <_svfiprintf_r+0x130>
 8009e3a:	7863      	ldrb	r3, [r4, #1]
 8009e3c:	2b2a      	cmp	r3, #42	; 0x2a
 8009e3e:	d135      	bne.n	8009eac <_svfiprintf_r+0x188>
 8009e40:	9b03      	ldr	r3, [sp, #12]
 8009e42:	1d1a      	adds	r2, r3, #4
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	9203      	str	r2, [sp, #12]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	bfb8      	it	lt
 8009e4c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009e50:	3402      	adds	r4, #2
 8009e52:	9305      	str	r3, [sp, #20]
 8009e54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009f20 <_svfiprintf_r+0x1fc>
 8009e58:	7821      	ldrb	r1, [r4, #0]
 8009e5a:	2203      	movs	r2, #3
 8009e5c:	4650      	mov	r0, sl
 8009e5e:	f7f6 f9b7 	bl	80001d0 <memchr>
 8009e62:	b140      	cbz	r0, 8009e76 <_svfiprintf_r+0x152>
 8009e64:	2340      	movs	r3, #64	; 0x40
 8009e66:	eba0 000a 	sub.w	r0, r0, sl
 8009e6a:	fa03 f000 	lsl.w	r0, r3, r0
 8009e6e:	9b04      	ldr	r3, [sp, #16]
 8009e70:	4303      	orrs	r3, r0
 8009e72:	3401      	adds	r4, #1
 8009e74:	9304      	str	r3, [sp, #16]
 8009e76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e7a:	4826      	ldr	r0, [pc, #152]	; (8009f14 <_svfiprintf_r+0x1f0>)
 8009e7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e80:	2206      	movs	r2, #6
 8009e82:	f7f6 f9a5 	bl	80001d0 <memchr>
 8009e86:	2800      	cmp	r0, #0
 8009e88:	d038      	beq.n	8009efc <_svfiprintf_r+0x1d8>
 8009e8a:	4b23      	ldr	r3, [pc, #140]	; (8009f18 <_svfiprintf_r+0x1f4>)
 8009e8c:	bb1b      	cbnz	r3, 8009ed6 <_svfiprintf_r+0x1b2>
 8009e8e:	9b03      	ldr	r3, [sp, #12]
 8009e90:	3307      	adds	r3, #7
 8009e92:	f023 0307 	bic.w	r3, r3, #7
 8009e96:	3308      	adds	r3, #8
 8009e98:	9303      	str	r3, [sp, #12]
 8009e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e9c:	4433      	add	r3, r6
 8009e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8009ea0:	e767      	b.n	8009d72 <_svfiprintf_r+0x4e>
 8009ea2:	fb0c 3202 	mla	r2, ip, r2, r3
 8009ea6:	460c      	mov	r4, r1
 8009ea8:	2001      	movs	r0, #1
 8009eaa:	e7a5      	b.n	8009df8 <_svfiprintf_r+0xd4>
 8009eac:	2300      	movs	r3, #0
 8009eae:	3401      	adds	r4, #1
 8009eb0:	9305      	str	r3, [sp, #20]
 8009eb2:	4619      	mov	r1, r3
 8009eb4:	f04f 0c0a 	mov.w	ip, #10
 8009eb8:	4620      	mov	r0, r4
 8009eba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ebe:	3a30      	subs	r2, #48	; 0x30
 8009ec0:	2a09      	cmp	r2, #9
 8009ec2:	d903      	bls.n	8009ecc <_svfiprintf_r+0x1a8>
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d0c5      	beq.n	8009e54 <_svfiprintf_r+0x130>
 8009ec8:	9105      	str	r1, [sp, #20]
 8009eca:	e7c3      	b.n	8009e54 <_svfiprintf_r+0x130>
 8009ecc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ed0:	4604      	mov	r4, r0
 8009ed2:	2301      	movs	r3, #1
 8009ed4:	e7f0      	b.n	8009eb8 <_svfiprintf_r+0x194>
 8009ed6:	ab03      	add	r3, sp, #12
 8009ed8:	9300      	str	r3, [sp, #0]
 8009eda:	462a      	mov	r2, r5
 8009edc:	4b0f      	ldr	r3, [pc, #60]	; (8009f1c <_svfiprintf_r+0x1f8>)
 8009ede:	a904      	add	r1, sp, #16
 8009ee0:	4638      	mov	r0, r7
 8009ee2:	f3af 8000 	nop.w
 8009ee6:	1c42      	adds	r2, r0, #1
 8009ee8:	4606      	mov	r6, r0
 8009eea:	d1d6      	bne.n	8009e9a <_svfiprintf_r+0x176>
 8009eec:	89ab      	ldrh	r3, [r5, #12]
 8009eee:	065b      	lsls	r3, r3, #25
 8009ef0:	f53f af2c 	bmi.w	8009d4c <_svfiprintf_r+0x28>
 8009ef4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ef6:	b01d      	add	sp, #116	; 0x74
 8009ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009efc:	ab03      	add	r3, sp, #12
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	462a      	mov	r2, r5
 8009f02:	4b06      	ldr	r3, [pc, #24]	; (8009f1c <_svfiprintf_r+0x1f8>)
 8009f04:	a904      	add	r1, sp, #16
 8009f06:	4638      	mov	r0, r7
 8009f08:	f000 f87a 	bl	800a000 <_printf_i>
 8009f0c:	e7eb      	b.n	8009ee6 <_svfiprintf_r+0x1c2>
 8009f0e:	bf00      	nop
 8009f10:	0809b374 	.word	0x0809b374
 8009f14:	0809b37e 	.word	0x0809b37e
 8009f18:	00000000 	.word	0x00000000
 8009f1c:	08009c6d 	.word	0x08009c6d
 8009f20:	0809b37a 	.word	0x0809b37a

08009f24 <_printf_common>:
 8009f24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f28:	4616      	mov	r6, r2
 8009f2a:	4699      	mov	r9, r3
 8009f2c:	688a      	ldr	r2, [r1, #8]
 8009f2e:	690b      	ldr	r3, [r1, #16]
 8009f30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f34:	4293      	cmp	r3, r2
 8009f36:	bfb8      	it	lt
 8009f38:	4613      	movlt	r3, r2
 8009f3a:	6033      	str	r3, [r6, #0]
 8009f3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f40:	4607      	mov	r7, r0
 8009f42:	460c      	mov	r4, r1
 8009f44:	b10a      	cbz	r2, 8009f4a <_printf_common+0x26>
 8009f46:	3301      	adds	r3, #1
 8009f48:	6033      	str	r3, [r6, #0]
 8009f4a:	6823      	ldr	r3, [r4, #0]
 8009f4c:	0699      	lsls	r1, r3, #26
 8009f4e:	bf42      	ittt	mi
 8009f50:	6833      	ldrmi	r3, [r6, #0]
 8009f52:	3302      	addmi	r3, #2
 8009f54:	6033      	strmi	r3, [r6, #0]
 8009f56:	6825      	ldr	r5, [r4, #0]
 8009f58:	f015 0506 	ands.w	r5, r5, #6
 8009f5c:	d106      	bne.n	8009f6c <_printf_common+0x48>
 8009f5e:	f104 0a19 	add.w	sl, r4, #25
 8009f62:	68e3      	ldr	r3, [r4, #12]
 8009f64:	6832      	ldr	r2, [r6, #0]
 8009f66:	1a9b      	subs	r3, r3, r2
 8009f68:	42ab      	cmp	r3, r5
 8009f6a:	dc26      	bgt.n	8009fba <_printf_common+0x96>
 8009f6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009f70:	1e13      	subs	r3, r2, #0
 8009f72:	6822      	ldr	r2, [r4, #0]
 8009f74:	bf18      	it	ne
 8009f76:	2301      	movne	r3, #1
 8009f78:	0692      	lsls	r2, r2, #26
 8009f7a:	d42b      	bmi.n	8009fd4 <_printf_common+0xb0>
 8009f7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009f80:	4649      	mov	r1, r9
 8009f82:	4638      	mov	r0, r7
 8009f84:	47c0      	blx	r8
 8009f86:	3001      	adds	r0, #1
 8009f88:	d01e      	beq.n	8009fc8 <_printf_common+0xa4>
 8009f8a:	6823      	ldr	r3, [r4, #0]
 8009f8c:	68e5      	ldr	r5, [r4, #12]
 8009f8e:	6832      	ldr	r2, [r6, #0]
 8009f90:	f003 0306 	and.w	r3, r3, #6
 8009f94:	2b04      	cmp	r3, #4
 8009f96:	bf08      	it	eq
 8009f98:	1aad      	subeq	r5, r5, r2
 8009f9a:	68a3      	ldr	r3, [r4, #8]
 8009f9c:	6922      	ldr	r2, [r4, #16]
 8009f9e:	bf0c      	ite	eq
 8009fa0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009fa4:	2500      	movne	r5, #0
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	bfc4      	itt	gt
 8009faa:	1a9b      	subgt	r3, r3, r2
 8009fac:	18ed      	addgt	r5, r5, r3
 8009fae:	2600      	movs	r6, #0
 8009fb0:	341a      	adds	r4, #26
 8009fb2:	42b5      	cmp	r5, r6
 8009fb4:	d11a      	bne.n	8009fec <_printf_common+0xc8>
 8009fb6:	2000      	movs	r0, #0
 8009fb8:	e008      	b.n	8009fcc <_printf_common+0xa8>
 8009fba:	2301      	movs	r3, #1
 8009fbc:	4652      	mov	r2, sl
 8009fbe:	4649      	mov	r1, r9
 8009fc0:	4638      	mov	r0, r7
 8009fc2:	47c0      	blx	r8
 8009fc4:	3001      	adds	r0, #1
 8009fc6:	d103      	bne.n	8009fd0 <_printf_common+0xac>
 8009fc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fd0:	3501      	adds	r5, #1
 8009fd2:	e7c6      	b.n	8009f62 <_printf_common+0x3e>
 8009fd4:	18e1      	adds	r1, r4, r3
 8009fd6:	1c5a      	adds	r2, r3, #1
 8009fd8:	2030      	movs	r0, #48	; 0x30
 8009fda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009fde:	4422      	add	r2, r4
 8009fe0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009fe4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009fe8:	3302      	adds	r3, #2
 8009fea:	e7c7      	b.n	8009f7c <_printf_common+0x58>
 8009fec:	2301      	movs	r3, #1
 8009fee:	4622      	mov	r2, r4
 8009ff0:	4649      	mov	r1, r9
 8009ff2:	4638      	mov	r0, r7
 8009ff4:	47c0      	blx	r8
 8009ff6:	3001      	adds	r0, #1
 8009ff8:	d0e6      	beq.n	8009fc8 <_printf_common+0xa4>
 8009ffa:	3601      	adds	r6, #1
 8009ffc:	e7d9      	b.n	8009fb2 <_printf_common+0x8e>
	...

0800a000 <_printf_i>:
 800a000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a004:	7e0f      	ldrb	r7, [r1, #24]
 800a006:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a008:	2f78      	cmp	r7, #120	; 0x78
 800a00a:	4691      	mov	r9, r2
 800a00c:	4680      	mov	r8, r0
 800a00e:	460c      	mov	r4, r1
 800a010:	469a      	mov	sl, r3
 800a012:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a016:	d807      	bhi.n	800a028 <_printf_i+0x28>
 800a018:	2f62      	cmp	r7, #98	; 0x62
 800a01a:	d80a      	bhi.n	800a032 <_printf_i+0x32>
 800a01c:	2f00      	cmp	r7, #0
 800a01e:	f000 80d8 	beq.w	800a1d2 <_printf_i+0x1d2>
 800a022:	2f58      	cmp	r7, #88	; 0x58
 800a024:	f000 80a3 	beq.w	800a16e <_printf_i+0x16e>
 800a028:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a02c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a030:	e03a      	b.n	800a0a8 <_printf_i+0xa8>
 800a032:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a036:	2b15      	cmp	r3, #21
 800a038:	d8f6      	bhi.n	800a028 <_printf_i+0x28>
 800a03a:	a101      	add	r1, pc, #4	; (adr r1, 800a040 <_printf_i+0x40>)
 800a03c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a040:	0800a099 	.word	0x0800a099
 800a044:	0800a0ad 	.word	0x0800a0ad
 800a048:	0800a029 	.word	0x0800a029
 800a04c:	0800a029 	.word	0x0800a029
 800a050:	0800a029 	.word	0x0800a029
 800a054:	0800a029 	.word	0x0800a029
 800a058:	0800a0ad 	.word	0x0800a0ad
 800a05c:	0800a029 	.word	0x0800a029
 800a060:	0800a029 	.word	0x0800a029
 800a064:	0800a029 	.word	0x0800a029
 800a068:	0800a029 	.word	0x0800a029
 800a06c:	0800a1b9 	.word	0x0800a1b9
 800a070:	0800a0dd 	.word	0x0800a0dd
 800a074:	0800a19b 	.word	0x0800a19b
 800a078:	0800a029 	.word	0x0800a029
 800a07c:	0800a029 	.word	0x0800a029
 800a080:	0800a1db 	.word	0x0800a1db
 800a084:	0800a029 	.word	0x0800a029
 800a088:	0800a0dd 	.word	0x0800a0dd
 800a08c:	0800a029 	.word	0x0800a029
 800a090:	0800a029 	.word	0x0800a029
 800a094:	0800a1a3 	.word	0x0800a1a3
 800a098:	682b      	ldr	r3, [r5, #0]
 800a09a:	1d1a      	adds	r2, r3, #4
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	602a      	str	r2, [r5, #0]
 800a0a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	e0a3      	b.n	800a1f4 <_printf_i+0x1f4>
 800a0ac:	6820      	ldr	r0, [r4, #0]
 800a0ae:	6829      	ldr	r1, [r5, #0]
 800a0b0:	0606      	lsls	r6, r0, #24
 800a0b2:	f101 0304 	add.w	r3, r1, #4
 800a0b6:	d50a      	bpl.n	800a0ce <_printf_i+0xce>
 800a0b8:	680e      	ldr	r6, [r1, #0]
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	2e00      	cmp	r6, #0
 800a0be:	da03      	bge.n	800a0c8 <_printf_i+0xc8>
 800a0c0:	232d      	movs	r3, #45	; 0x2d
 800a0c2:	4276      	negs	r6, r6
 800a0c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a0c8:	485e      	ldr	r0, [pc, #376]	; (800a244 <_printf_i+0x244>)
 800a0ca:	230a      	movs	r3, #10
 800a0cc:	e019      	b.n	800a102 <_printf_i+0x102>
 800a0ce:	680e      	ldr	r6, [r1, #0]
 800a0d0:	602b      	str	r3, [r5, #0]
 800a0d2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a0d6:	bf18      	it	ne
 800a0d8:	b236      	sxthne	r6, r6
 800a0da:	e7ef      	b.n	800a0bc <_printf_i+0xbc>
 800a0dc:	682b      	ldr	r3, [r5, #0]
 800a0de:	6820      	ldr	r0, [r4, #0]
 800a0e0:	1d19      	adds	r1, r3, #4
 800a0e2:	6029      	str	r1, [r5, #0]
 800a0e4:	0601      	lsls	r1, r0, #24
 800a0e6:	d501      	bpl.n	800a0ec <_printf_i+0xec>
 800a0e8:	681e      	ldr	r6, [r3, #0]
 800a0ea:	e002      	b.n	800a0f2 <_printf_i+0xf2>
 800a0ec:	0646      	lsls	r6, r0, #25
 800a0ee:	d5fb      	bpl.n	800a0e8 <_printf_i+0xe8>
 800a0f0:	881e      	ldrh	r6, [r3, #0]
 800a0f2:	4854      	ldr	r0, [pc, #336]	; (800a244 <_printf_i+0x244>)
 800a0f4:	2f6f      	cmp	r7, #111	; 0x6f
 800a0f6:	bf0c      	ite	eq
 800a0f8:	2308      	moveq	r3, #8
 800a0fa:	230a      	movne	r3, #10
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a102:	6865      	ldr	r5, [r4, #4]
 800a104:	60a5      	str	r5, [r4, #8]
 800a106:	2d00      	cmp	r5, #0
 800a108:	bfa2      	ittt	ge
 800a10a:	6821      	ldrge	r1, [r4, #0]
 800a10c:	f021 0104 	bicge.w	r1, r1, #4
 800a110:	6021      	strge	r1, [r4, #0]
 800a112:	b90e      	cbnz	r6, 800a118 <_printf_i+0x118>
 800a114:	2d00      	cmp	r5, #0
 800a116:	d04d      	beq.n	800a1b4 <_printf_i+0x1b4>
 800a118:	4615      	mov	r5, r2
 800a11a:	fbb6 f1f3 	udiv	r1, r6, r3
 800a11e:	fb03 6711 	mls	r7, r3, r1, r6
 800a122:	5dc7      	ldrb	r7, [r0, r7]
 800a124:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a128:	4637      	mov	r7, r6
 800a12a:	42bb      	cmp	r3, r7
 800a12c:	460e      	mov	r6, r1
 800a12e:	d9f4      	bls.n	800a11a <_printf_i+0x11a>
 800a130:	2b08      	cmp	r3, #8
 800a132:	d10b      	bne.n	800a14c <_printf_i+0x14c>
 800a134:	6823      	ldr	r3, [r4, #0]
 800a136:	07de      	lsls	r6, r3, #31
 800a138:	d508      	bpl.n	800a14c <_printf_i+0x14c>
 800a13a:	6923      	ldr	r3, [r4, #16]
 800a13c:	6861      	ldr	r1, [r4, #4]
 800a13e:	4299      	cmp	r1, r3
 800a140:	bfde      	ittt	le
 800a142:	2330      	movle	r3, #48	; 0x30
 800a144:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a148:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a14c:	1b52      	subs	r2, r2, r5
 800a14e:	6122      	str	r2, [r4, #16]
 800a150:	f8cd a000 	str.w	sl, [sp]
 800a154:	464b      	mov	r3, r9
 800a156:	aa03      	add	r2, sp, #12
 800a158:	4621      	mov	r1, r4
 800a15a:	4640      	mov	r0, r8
 800a15c:	f7ff fee2 	bl	8009f24 <_printf_common>
 800a160:	3001      	adds	r0, #1
 800a162:	d14c      	bne.n	800a1fe <_printf_i+0x1fe>
 800a164:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a168:	b004      	add	sp, #16
 800a16a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a16e:	4835      	ldr	r0, [pc, #212]	; (800a244 <_printf_i+0x244>)
 800a170:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a174:	6829      	ldr	r1, [r5, #0]
 800a176:	6823      	ldr	r3, [r4, #0]
 800a178:	f851 6b04 	ldr.w	r6, [r1], #4
 800a17c:	6029      	str	r1, [r5, #0]
 800a17e:	061d      	lsls	r5, r3, #24
 800a180:	d514      	bpl.n	800a1ac <_printf_i+0x1ac>
 800a182:	07df      	lsls	r7, r3, #31
 800a184:	bf44      	itt	mi
 800a186:	f043 0320 	orrmi.w	r3, r3, #32
 800a18a:	6023      	strmi	r3, [r4, #0]
 800a18c:	b91e      	cbnz	r6, 800a196 <_printf_i+0x196>
 800a18e:	6823      	ldr	r3, [r4, #0]
 800a190:	f023 0320 	bic.w	r3, r3, #32
 800a194:	6023      	str	r3, [r4, #0]
 800a196:	2310      	movs	r3, #16
 800a198:	e7b0      	b.n	800a0fc <_printf_i+0xfc>
 800a19a:	6823      	ldr	r3, [r4, #0]
 800a19c:	f043 0320 	orr.w	r3, r3, #32
 800a1a0:	6023      	str	r3, [r4, #0]
 800a1a2:	2378      	movs	r3, #120	; 0x78
 800a1a4:	4828      	ldr	r0, [pc, #160]	; (800a248 <_printf_i+0x248>)
 800a1a6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a1aa:	e7e3      	b.n	800a174 <_printf_i+0x174>
 800a1ac:	0659      	lsls	r1, r3, #25
 800a1ae:	bf48      	it	mi
 800a1b0:	b2b6      	uxthmi	r6, r6
 800a1b2:	e7e6      	b.n	800a182 <_printf_i+0x182>
 800a1b4:	4615      	mov	r5, r2
 800a1b6:	e7bb      	b.n	800a130 <_printf_i+0x130>
 800a1b8:	682b      	ldr	r3, [r5, #0]
 800a1ba:	6826      	ldr	r6, [r4, #0]
 800a1bc:	6961      	ldr	r1, [r4, #20]
 800a1be:	1d18      	adds	r0, r3, #4
 800a1c0:	6028      	str	r0, [r5, #0]
 800a1c2:	0635      	lsls	r5, r6, #24
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	d501      	bpl.n	800a1cc <_printf_i+0x1cc>
 800a1c8:	6019      	str	r1, [r3, #0]
 800a1ca:	e002      	b.n	800a1d2 <_printf_i+0x1d2>
 800a1cc:	0670      	lsls	r0, r6, #25
 800a1ce:	d5fb      	bpl.n	800a1c8 <_printf_i+0x1c8>
 800a1d0:	8019      	strh	r1, [r3, #0]
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	6123      	str	r3, [r4, #16]
 800a1d6:	4615      	mov	r5, r2
 800a1d8:	e7ba      	b.n	800a150 <_printf_i+0x150>
 800a1da:	682b      	ldr	r3, [r5, #0]
 800a1dc:	1d1a      	adds	r2, r3, #4
 800a1de:	602a      	str	r2, [r5, #0]
 800a1e0:	681d      	ldr	r5, [r3, #0]
 800a1e2:	6862      	ldr	r2, [r4, #4]
 800a1e4:	2100      	movs	r1, #0
 800a1e6:	4628      	mov	r0, r5
 800a1e8:	f7f5 fff2 	bl	80001d0 <memchr>
 800a1ec:	b108      	cbz	r0, 800a1f2 <_printf_i+0x1f2>
 800a1ee:	1b40      	subs	r0, r0, r5
 800a1f0:	6060      	str	r0, [r4, #4]
 800a1f2:	6863      	ldr	r3, [r4, #4]
 800a1f4:	6123      	str	r3, [r4, #16]
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1fc:	e7a8      	b.n	800a150 <_printf_i+0x150>
 800a1fe:	6923      	ldr	r3, [r4, #16]
 800a200:	462a      	mov	r2, r5
 800a202:	4649      	mov	r1, r9
 800a204:	4640      	mov	r0, r8
 800a206:	47d0      	blx	sl
 800a208:	3001      	adds	r0, #1
 800a20a:	d0ab      	beq.n	800a164 <_printf_i+0x164>
 800a20c:	6823      	ldr	r3, [r4, #0]
 800a20e:	079b      	lsls	r3, r3, #30
 800a210:	d413      	bmi.n	800a23a <_printf_i+0x23a>
 800a212:	68e0      	ldr	r0, [r4, #12]
 800a214:	9b03      	ldr	r3, [sp, #12]
 800a216:	4298      	cmp	r0, r3
 800a218:	bfb8      	it	lt
 800a21a:	4618      	movlt	r0, r3
 800a21c:	e7a4      	b.n	800a168 <_printf_i+0x168>
 800a21e:	2301      	movs	r3, #1
 800a220:	4632      	mov	r2, r6
 800a222:	4649      	mov	r1, r9
 800a224:	4640      	mov	r0, r8
 800a226:	47d0      	blx	sl
 800a228:	3001      	adds	r0, #1
 800a22a:	d09b      	beq.n	800a164 <_printf_i+0x164>
 800a22c:	3501      	adds	r5, #1
 800a22e:	68e3      	ldr	r3, [r4, #12]
 800a230:	9903      	ldr	r1, [sp, #12]
 800a232:	1a5b      	subs	r3, r3, r1
 800a234:	42ab      	cmp	r3, r5
 800a236:	dcf2      	bgt.n	800a21e <_printf_i+0x21e>
 800a238:	e7eb      	b.n	800a212 <_printf_i+0x212>
 800a23a:	2500      	movs	r5, #0
 800a23c:	f104 0619 	add.w	r6, r4, #25
 800a240:	e7f5      	b.n	800a22e <_printf_i+0x22e>
 800a242:	bf00      	nop
 800a244:	0809b385 	.word	0x0809b385
 800a248:	0809b396 	.word	0x0809b396

0800a24c <memmove>:
 800a24c:	4288      	cmp	r0, r1
 800a24e:	b510      	push	{r4, lr}
 800a250:	eb01 0402 	add.w	r4, r1, r2
 800a254:	d902      	bls.n	800a25c <memmove+0x10>
 800a256:	4284      	cmp	r4, r0
 800a258:	4623      	mov	r3, r4
 800a25a:	d807      	bhi.n	800a26c <memmove+0x20>
 800a25c:	1e43      	subs	r3, r0, #1
 800a25e:	42a1      	cmp	r1, r4
 800a260:	d008      	beq.n	800a274 <memmove+0x28>
 800a262:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a266:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a26a:	e7f8      	b.n	800a25e <memmove+0x12>
 800a26c:	4402      	add	r2, r0
 800a26e:	4601      	mov	r1, r0
 800a270:	428a      	cmp	r2, r1
 800a272:	d100      	bne.n	800a276 <memmove+0x2a>
 800a274:	bd10      	pop	{r4, pc}
 800a276:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a27a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a27e:	e7f7      	b.n	800a270 <memmove+0x24>

0800a280 <_realloc_r>:
 800a280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a284:	4680      	mov	r8, r0
 800a286:	4614      	mov	r4, r2
 800a288:	460e      	mov	r6, r1
 800a28a:	b921      	cbnz	r1, 800a296 <_realloc_r+0x16>
 800a28c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a290:	4611      	mov	r1, r2
 800a292:	f7ff bb85 	b.w	80099a0 <_malloc_r>
 800a296:	b92a      	cbnz	r2, 800a2a4 <_realloc_r+0x24>
 800a298:	f7ff fc9c 	bl	8009bd4 <_free_r>
 800a29c:	4625      	mov	r5, r4
 800a29e:	4628      	mov	r0, r5
 800a2a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2a4:	f000 f81b 	bl	800a2de <_malloc_usable_size_r>
 800a2a8:	4284      	cmp	r4, r0
 800a2aa:	4607      	mov	r7, r0
 800a2ac:	d802      	bhi.n	800a2b4 <_realloc_r+0x34>
 800a2ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a2b2:	d812      	bhi.n	800a2da <_realloc_r+0x5a>
 800a2b4:	4621      	mov	r1, r4
 800a2b6:	4640      	mov	r0, r8
 800a2b8:	f7ff fb72 	bl	80099a0 <_malloc_r>
 800a2bc:	4605      	mov	r5, r0
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	d0ed      	beq.n	800a29e <_realloc_r+0x1e>
 800a2c2:	42bc      	cmp	r4, r7
 800a2c4:	4622      	mov	r2, r4
 800a2c6:	4631      	mov	r1, r6
 800a2c8:	bf28      	it	cs
 800a2ca:	463a      	movcs	r2, r7
 800a2cc:	f7ff fb32 	bl	8009934 <memcpy>
 800a2d0:	4631      	mov	r1, r6
 800a2d2:	4640      	mov	r0, r8
 800a2d4:	f7ff fc7e 	bl	8009bd4 <_free_r>
 800a2d8:	e7e1      	b.n	800a29e <_realloc_r+0x1e>
 800a2da:	4635      	mov	r5, r6
 800a2dc:	e7df      	b.n	800a29e <_realloc_r+0x1e>

0800a2de <_malloc_usable_size_r>:
 800a2de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2e2:	1f18      	subs	r0, r3, #4
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	bfbc      	itt	lt
 800a2e8:	580b      	ldrlt	r3, [r1, r0]
 800a2ea:	18c0      	addlt	r0, r0, r3
 800a2ec:	4770      	bx	lr
	...

0800a2f0 <_init>:
 800a2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2f2:	bf00      	nop
 800a2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2f6:	bc08      	pop	{r3}
 800a2f8:	469e      	mov	lr, r3
 800a2fa:	4770      	bx	lr

0800a2fc <_fini>:
 800a2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2fe:	bf00      	nop
 800a300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a302:	bc08      	pop	{r3}
 800a304:	469e      	mov	lr, r3
 800a306:	4770      	bx	lr
