`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.11-s087_1
// Generated on: Oct  3 2022 12:17:12 CEST (Oct  3 2022 10:17:12 UTC)

module fir_Add_3U_4_4(in1, out1);
  input [2:0] in1;
  output [2:0] out1;
  wire [2:0] in1;
  wire [2:0] out1;
  wire inc_add_21_2_1_n_0;
  CKND1BWP g3(.I (in1[0]), .ZN (out1[0]));
  MOAI22D0BWP inc_add_21_2_1_g19(.A1 (in1[2]), .A2
       (inc_add_21_2_1_n_0), .B1 (in1[2]), .B2 (inc_add_21_2_1_n_0),
       .ZN (out1[2]));
  XOR2D1BWP inc_add_21_2_1_g20(.A1 (in1[1]), .A2 (in1[0]), .Z
       (out1[1]));
  CKND2D1BWP inc_add_21_2_1_g21(.A1 (in1[1]), .A2 (in1[0]), .ZN
       (inc_add_21_2_1_n_0));
endmodule



