# -*- coding: utf-8 -*-
"""
Created on Wed May 29 16:29:04 2024

@author: elx22yz
"""


'''
Example 
'''

import numpy as np
import lib_para
import IfElse_Arrays
lib_para.Address_counter = -1
from Template import dt


#Functions:

#Original:
from Addition_Gen import Addition_V
from Subtraction_Gen import Subtraction_V
from Multiplication_Gen import Multiplication_V
from Division_Gen import Division_V
from Logarithm_Gen import Logarithm_V
from Power_Gen import Power_V
from Sqrt_Gen import Sqrt_V
from SinCosTan_Gen import SinCosTan_V
from Value_Gen import Value_V

#IF/ELSE
from If_Gen import If_V
from Else_Gen import Else_V
from End_IfElse_Gen import End_IfElse_V


#Function in IF
from Addition_IF_Gen import Addition_IF_V
from Subtraction_IF_Gen import Subtraction_IF_V
from Multiplication_IF_Gen import Multiplication_IF_V
from Division_IF_Gen import Division_IF_V
from Logarithm_IF_Gen import Logarithm_IF_V
from Power_IF_Gen import Power_IF_V
from Sqrt_IF_Gen import Sqrt_IF_V
from SinCosTan_IF_Gen import SinCosTan_IF_V
from Value_IF_Gen import Value_IF_V




#Function in ELSE
from Addition_Else_Gen import Addition_Else_V
from Subtraction_Else_Gen import Subtraction_Else_V
from Multiplication_Else_Gen import Multiplication_Else_V
from Division_Else_Gen import Division_Else_V
from Logarithm_Else_Gen import Logarithm_Else_V
from Power_Else_Gen import Power_Else_V
from Sqrt_Else_Gen import Sqrt_Else_V
from SinCosTan_Else_Gen import SinCosTan_Else_V
from Value_Else_Gen import Value_Else_V










from number_to_hex_Input import number_to_hex
from array_define_Gen import array_define
from output_define import output_define
from input_define import input_define
from array_define_content import array_define_content








# Put your code here





























# Code cannnot exceed here

from Verilog_Generation import PyToVer
PyToVer("top")
