// Seed: 4135812462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_16 = 1;
  assign id_16 = 1 ? ~id_14[1] : 1'b0;
  wire id_17;
  assign id_9 = id_10;
  tri1 id_18;
  tri  id_19;
  assign id_12 = id_19 == id_18;
  wire id_20;
  uwire id_21 = id_18;
  supply0 id_22 = id_13[""];
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_19,
      id_15,
      id_21,
      id_22,
      id_12,
      id_18,
      id_20
  );
  wire id_23 = id_11;
  assign id_16 = id_10;
  tri  id_24 = 1;
  wire id_25;
  assign id_19 = id_22;
  wire id_26;
  assign id_12 = 1;
endmodule
