Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Apr  1 18:21:17 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                88          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  1           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           
DPIR-1     Warning           Asynchronous driver check                                  64          
LUTAR-1    Warning           LUT drives async reset alert                               35          
TIMING-16  Warning           Large setup violation                                      15          
TIMING-20  Warning           Non-clocked latch                                          55          
XDCB-5     Warning           Runtime inefficient way to find pin objects                1           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/U0/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__0/O[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/x_start0_carry__1/O[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/CO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/position_ball_0/U0/y_start0_carry/O[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: blockdesign_i/score_counter_0/U0/game_reset_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.803      -99.726                     15                 1376        0.053        0.000                      0                 1376       -0.808       -3.370                       9                  1065  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
ext_clk                               {0.000 40.000}       80.000          12.500          
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1       -1.637       -1.637                      1                  940        0.122        0.000                      0                  940        1.367        0.000                       0                   782  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
ext_clk                                                                                                                                                                                20.000        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0            4.591        0.000                      0                  394        0.053        0.000                      0                  394        4.500        0.000                       0                   253  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                       20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_blockdesign_clk_wiz_0      clk_hdmi_blockdesign_clk_wiz_0_0_1       -7.803      -98.089                     14                   14        0.135        0.000                      0                   14  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              0.739        0.000                      0                   38        0.067        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        5.094        0.000                      0                    4        0.430        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.637ns,  Total Violation       -1.637ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.087ns (37.287%)  route 5.192ns (62.713%))
  Logic Levels:           11  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 8.517 - 6.734 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.917     1.917    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X88Y106        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDRE (Prop_fdre_C_Q)         0.456     2.373 r  blockdesign_i/paint_paddle_r/U0/pxl_y_o_reg[7]/Q
                         net (fo=11, routed)          0.899     3.272    blockdesign_i/paint_centerline_0/U0/pxl_y_i[7]
    SLICE_X88Y106        LUT3 (Prop_lut3_I0_O)        0.124     3.396 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_8/O
                         net (fo=3, routed)           0.689     4.085    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__0_i_8_n_0
    SLICE_X88Y106        LUT5 (Prop_lut5_I1_O)        0.124     4.209 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_4/O
                         net (fo=2, routed)           0.762     4.971    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_4_n_0
    SLICE_X89Y107        LUT6 (Prop_lut6_I0_O)        0.124     5.095 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     5.095    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_i_8_n_0
    SLICE_X89Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.627 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.627    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__1_n_0
    SLICE_X89Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.849 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__2/O[0]
                         net (fo=2, routed)           1.043     6.892    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__1_carry__2_n_7
    SLICE_X90Y107        LUT2 (Prop_lut2_I0_O)        0.299     7.191 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_i_2/O
                         net (fo=1, routed)           0.000     7.191    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_i_2_n_0
    SLICE_X90Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.421 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry/O[1]
                         net (fo=1, routed)           0.689     8.110    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__29_carry_n_6
    SLICE_X91Y104        LUT2 (Prop_lut2_I1_O)        0.306     8.416 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.416    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_i_2_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.663 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0/O[0]
                         net (fo=1, routed)           0.959     9.622    blockdesign_i/paint_centerline_0/U0/pxl_value_o2__35_carry__0_n_7
    SLICE_X93Y106        LUT6 (Prop_lut6_I3_O)        0.299     9.921 f  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2/O
                         net (fo=1, routed)           0.151    10.072    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_2_n_0
    SLICE_X93Y106        LUT4 (Prop_lut4_I3_O)        0.124    10.196 r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    10.196    blockdesign_i/paint_centerline_0/U0/pxl_value_o_i_1_n_0
    SLICE_X93Y106        FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.783     8.517    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X93Y106        FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.649    
                         clock uncertainty           -0.121     8.528    
    SLICE_X93Y106        FDRE (Setup_fdre_C_D)        0.031     8.559    blockdesign_i/paint_centerline_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.559    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.737ns  (logic 1.664ns (29.004%)  route 4.073ns (70.996%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 8.593 - 6.734 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.979     1.979    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X98Y108        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y108        FDRE (Prop_fdre_C_Q)         0.518     2.497 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_o_reg[2]/Q
                         net (fo=5, routed)           1.520     4.017    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_i[2]
    SLICE_X98Y113        LUT3 (Prop_lut3_I0_O)        0.124     4.141 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.141    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X98Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.674 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.674    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry_n_0
    SLICE_X98Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.831 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.553     7.384    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o4_carry__0_n_2
    SLICE_X109Y107       LUT6 (Prop_lut6_I3_O)        0.332     7.716 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.716    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y107       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.859     8.593    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X109Y107       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.725    
                         clock uncertainty           -0.121     8.604    
    SLICE_X109Y107       FDRE (Setup_fdre_C_D)        0.031     8.635    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 1.370ns (24.274%)  route 4.274ns (75.726%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 8.517 - 6.734 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.980     1.980    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X99Y106        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y106        FDRE (Prop_fdre_C_Q)         0.456     2.436 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_o_reg[8]/Q
                         net (fo=5, routed)           1.950     4.386    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_i[8]
    SLICE_X96Y104        LUT4 (Prop_lut4_I0_O)        0.124     4.510 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.510    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0_i_4_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     4.968 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.324     7.292    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0_n_2
    SLICE_X95Y109        LUT6 (Prop_lut6_I3_O)        0.332     7.624 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.624    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X95Y109        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.783     8.517    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X95Y109        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.649    
                         clock uncertainty           -0.121     8.528    
    SLICE_X95Y109        FDRE (Setup_fdre_C_D)        0.032     8.560    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.560    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.598ns (29.049%)  route 3.903ns (70.951%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 8.593 - 6.734 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.978     1.978    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X105Y109       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109       FDRE (Prop_fdre_C_Q)         0.456     2.434 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_x_o_reg[0]/Q
                         net (fo=5, routed)           1.288     3.722    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_x_i[0]
    SLICE_X111Y107       LUT3 (Prop_lut3_I0_O)        0.124     3.846 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry_i_8/O
                         net (fo=1, routed)           0.000     3.846    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry_i_8_n_0
    SLICE_X111Y107       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.378 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.378    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry_n_0
    SLICE_X111Y108       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.535 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.615     7.150    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o4_carry__0_n_2
    SLICE_X112Y112       LUT6 (Prop_lut6_I3_O)        0.329     7.479 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.479    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.859     8.593    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X112Y112       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.725    
                         clock uncertainty           -0.121     8.604    
    SLICE_X112Y112       FDRE (Setup_fdre_C_D)        0.079     8.683    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 1.616ns (30.569%)  route 3.670ns (69.431%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 8.515 - 6.734 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.056     2.056    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X107Y110       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.456     2.512 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           1.108     3.620    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_x_i[3]
    SLICE_X110Y110       LUT4 (Prop_lut4_I2_O)        0.124     3.744 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     3.744    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.294 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.294    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.451 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.562     7.013    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o4_carry__0_n_2
    SLICE_X105Y113       LUT6 (Prop_lut6_I3_O)        0.329     7.342 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.342    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.781     8.515    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/clk
    SLICE_X105Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.647    
                         clock uncertainty           -0.121     8.526    
    SLICE_X105Y113       FDRE (Setup_fdre_C_D)        0.032     8.558    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.558    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.328ns  (logic 1.602ns (30.070%)  route 3.726ns (69.930%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 8.511 - 6.734 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.979     1.979    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X97Y106        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.456     2.435 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           1.502     3.937    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_x_i[3]
    SLICE_X96Y113        LUT3 (Prop_lut3_I1_O)        0.124     4.061 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     4.061    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X96Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.594 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.594    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry_n_0
    SLICE_X96Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.751 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.224     6.975    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_n_2
    SLICE_X101Y117       LUT6 (Prop_lut6_I3_O)        0.332     7.307 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.307    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X101Y117       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.777     8.511    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X101Y117       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.643    
                         clock uncertainty           -0.121     8.522    
    SLICE_X101Y117       FDRE (Setup_fdre_C_D)        0.031     8.553    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_y_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.598ns (30.143%)  route 3.703ns (69.857%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 8.597 - 6.734 ) 
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.058     2.058    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X107Y106       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_y_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.456     2.514 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_y_o_reg[1]/Q
                         net (fo=5, routed)           1.252     3.766    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_i[1]
    SLICE_X111Y109       LUT2 (Prop_lut2_I1_O)        0.124     3.890 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_i_8/O
                         net (fo=1, routed)           0.000     3.890    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_i_8_n_0
    SLICE_X111Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.422 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.422    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry_n_0
    SLICE_X111Y110       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.579 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           2.452     7.030    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o2_carry__0_n_2
    SLICE_X110Y106       LUT6 (Prop_lut6_I1_O)        0.329     7.359 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.359    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X110Y106       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.863     8.597    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X110Y106       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.729    
                         clock uncertainty           -0.121     8.608    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)        0.031     8.639    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.664ns (31.516%)  route 3.616ns (68.484%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 8.520 - 6.734 ) 
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.979     1.979    blockdesign_i/paint_centerline_0/U0/clk
    SLICE_X94Y105        FDRE                                         r  blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y105        FDRE (Prop_fdre_C_Q)         0.518     2.497 r  blockdesign_i/paint_centerline_0/U0/pxl_x_o_reg[3]/Q
                         net (fo=5, routed)           1.272     3.769    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_x_i[3]
    SLICE_X96Y108        LUT3 (Prop_lut3_I1_O)        0.124     3.893 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry_i_7/O
                         net (fo=1, routed)           0.000     3.893    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry_i_7_n_0
    SLICE_X96Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.426 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.426    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry_n_0
    SLICE_X96Y109        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.583 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.344     6.927    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4_carry__0_n_2
    SLICE_X96Y102        LUT6 (Prop_lut6_I3_O)        0.332     7.259 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.259    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X96Y102        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.786     8.520    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X96Y102        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.169     8.689    
                         clock uncertainty           -0.121     8.568    
    SLICE_X96Y102        FDRE (Setup_fdre_C_D)        0.081     8.649    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.401ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 1.678ns (32.193%)  route 3.534ns (67.807%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 8.588 - 6.734 ) 
    Source Clock Delay      (SCD):    2.056ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.056     2.056    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X108Y109       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y109       FDRE (Prop_fdre_C_Q)         0.518     2.574 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_y_o_reg[3]/Q
                         net (fo=5, routed)           1.961     4.535    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_y_i[3]
    SLICE_X105Y111       LUT4 (Prop_lut4_I2_O)        0.124     4.659 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.659    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o2_carry_i_7_n_0
    SLICE_X105Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.209 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.209    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o2_carry_n_0
    SLICE_X105Y112       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.366 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           1.574     6.939    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o2_carry__0_n_2
    SLICE_X107Y115       LUT6 (Prop_lut6_I1_O)        0.329     7.268 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.268    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X107Y115       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.854     8.588    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X107Y115       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.173     8.761    
                         clock uncertainty           -0.121     8.640    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.029     8.669    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  1.401    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.644ns (31.813%)  route 3.524ns (68.187%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 8.520 - 6.734 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.980     1.980    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X98Y103        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y103        FDRE (Prop_fdre_C_Q)         0.518     2.498 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_x_o_reg[0]/Q
                         net (fo=5, routed)           1.164     3.662    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_x_i[0]
    SLICE_X100Y106       LUT3 (Prop_lut3_I0_O)        0.124     3.786 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry_i_8/O
                         net (fo=1, routed)           0.000     3.786    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry_i_8_n_0
    SLICE_X100Y106       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.299 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     4.299    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry_n_0
    SLICE_X100Y107       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.456 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           2.360     6.816    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o4_carry__0_n_2
    SLICE_X105Y104       LUT6 (Prop_lut6_I3_O)        0.332     7.148 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     7.148    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.786     8.520    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X105Y104       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.132     8.652    
                         clock uncertainty           -0.121     8.531    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031     8.562    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.562    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  1.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.837    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X113Y48        FDRE (Hold_fdre_C_D)         0.075     0.716    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.710     0.710    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.141     0.851 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.907    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.983     0.983    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.273     0.710    
    SLICE_X113Y127       FDPE (Hold_fdpe_C_D)         0.075     0.785    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.680     0.680    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X103Y126       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y126       FDRE (Prop_fdre_C_Q)         0.141     0.821 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[12]/Q
                         net (fo=6, routed)           0.077     0.898    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X102Y126       LUT6 (Prop_lut6_I2_O)        0.045     0.943 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.943    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X102Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.951     0.951    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X102Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.258     0.693    
    SLICE_X102Y126       FDRE (Hold_fdre_C_D)         0.121     0.814    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/video_buffer_0/U0/HSync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    0.707ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.707     0.707    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X110Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y125       FDRE (Prop_fdre_C_Q)         0.141     0.848 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/hsync_o_reg/Q
                         net (fo=1, routed)           0.065     0.913    blockdesign_i/video_buffer_0/U0/HSync_i
    SLICE_X110Y125       FDRE                                         r  blockdesign_i/video_buffer_0/U0/HSync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.980     0.980    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X110Y125       FDRE                                         r  blockdesign_i/video_buffer_0/U0/HSync_o_reg/C
                         clock pessimism             -0.273     0.707    
    SLICE_X110Y125       FDRE (Hold_fdre_C_D)         0.075     0.782    blockdesign_i/video_buffer_0/U0/HSync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/vsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.682%)  route 0.058ns (29.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.706     0.706    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X107Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y125       FDRE (Prop_fdre_C_Q)         0.141     0.847 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/vsync_o_reg/Q
                         net (fo=1, routed)           0.058     0.906    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/vsync_i
    SLICE_X106Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/vsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.977     0.977    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/clk
    SLICE_X106Y125       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/vsync_o_reg/C
                         clock pessimism             -0.258     0.719    
    SLICE_X106Y125       FDRE (Hold_fdre_C_D)         0.046     0.765    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/vsync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.035%)  route 0.100ns (34.965%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.100     0.953    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X112Y130       LUT2 (Prop_lut2_I0_O)        0.045     0.998 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.998    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[6]_i_1__0_n_0
    SLICE_X112Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.986     0.986    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.260     0.726    
    SLICE_X112Y130       FDSE (Hold_fdse_C_D)         0.121     0.847    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.164     0.805 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.860    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.641    
    SLICE_X112Y48        FDPE (Hold_fdpe_C_D)         0.060     0.701    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.680ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.680     0.680    blockdesign_i/video_buffer_0/U0/pixel_clk
    SLICE_X103Y126       FDRE                                         r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y126       FDRE (Prop_fdre_C_Q)         0.141     0.821 r  blockdesign_i/video_buffer_0/U0/Vdata_o_reg[10]/Q
                         net (fo=6, routed)           0.110     0.931    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X102Y126       LUT6 (Prop_lut6_I4_O)        0.045     0.976 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.976    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/sum_bits[2]
    SLICE_X102Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.951     0.951    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X102Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                         clock pessimism             -0.258     0.693    
    SLICE_X102Y126       FDRE (Hold_fdre_C_D)         0.120     0.813    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.240%)  route 0.113ns (37.760%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.679     0.679    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X103Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y125       FDRE (Prop_fdre_C_Q)         0.141     0.820 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.113     0.933    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X102Y125       LUT6 (Prop_lut6_I3_O)        0.045     0.978 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.978    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X102Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.950     0.950    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X102Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.258     0.692    
    SLICE_X102Y125       FDRE (Hold_fdre_C_D)         0.121     0.813    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.711     0.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y130       FDRE (Prop_fdre_C_Q)         0.141     0.852 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.114     0.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X108Y130       LUT6 (Prop_lut6_I0_O)        0.045     1.011 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.011    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X108Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.983     0.983    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X108Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.259     0.724    
    SLICE_X108Y130       FDRE (Hold_fdre_C_D)         0.121     0.845    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           1.011    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X97Y122    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X91Y117    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X94Y114    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X94Y116    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X95Y116    blockdesign_i/paint_ball/U0/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X93Y115    blockdesign_i/paint_ball/U0/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X94Y114    blockdesign_i/paint_ball/U0/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y122    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y122    blockdesign_i/paint_ball/U0/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X91Y117    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X91Y117    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y114    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y114    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y116    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y116    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y122    blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y122    blockdesign_i/paint_ball/U0/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X91Y117    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X91Y117    blockdesign_i/paint_ball/U0/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y114    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y114    blockdesign_i/paint_ball/U0/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y116    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X94Y116    blockdesign_i/paint_ball/U0/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y128   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y127   blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y126   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y125   blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y130   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y129   blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y122   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y121   blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ext_clk
  To Clock:  ext_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_clk
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { ext_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        40.000      30.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.828ns (17.384%)  route 3.935ns (82.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 8.842 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.867    -0.690    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.677     1.443    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X108Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.567 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.670     2.237    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X108Y100       LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           0.314     2.675    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X108Y101       LUT3 (Prop_lut3_I2_O)        0.124     2.799 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.275     4.074    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.861     8.842    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/C
                         clock pessimism              0.477     9.319    
                         clock uncertainty           -0.225     9.093    
    SLICE_X109Y101       FDRE (Setup_fdre_C_R)       -0.429     8.664    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.828ns (17.384%)  route 3.935ns (82.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 8.842 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.867    -0.690    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.677     1.443    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X108Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.567 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.670     2.237    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X108Y100       LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           0.314     2.675    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X108Y101       LUT3 (Prop_lut3_I2_O)        0.124     2.799 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.275     4.074    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.861     8.842    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]/C
                         clock pessimism              0.477     9.319    
                         clock uncertainty           -0.225     9.093    
    SLICE_X109Y101       FDRE (Setup_fdre_C_R)       -0.429     8.664    blockdesign_i/controllers/clk_divider_1/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.828ns (17.384%)  route 3.935ns (82.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 8.842 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.867    -0.690    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.677     1.443    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X108Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.567 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.670     2.237    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X108Y100       LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           0.314     2.675    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X108Y101       LUT3 (Prop_lut3_I2_O)        0.124     2.799 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.275     4.074    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.861     8.842    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]/C
                         clock pessimism              0.477     9.319    
                         clock uncertainty           -0.225     9.093    
    SLICE_X109Y101       FDRE (Setup_fdre_C_R)       -0.429     8.664    blockdesign_i/controllers/clk_divider_1/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.591ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.828ns (17.384%)  route 3.935ns (82.616%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.158ns = ( 8.842 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.867    -0.690    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.677     1.443    blockdesign_i/controllers/clk_divider_1/U0/count_reg[19]
    SLICE_X108Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.567 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7/O
                         net (fo=1, routed)           0.670     2.237    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_7_n_0
    SLICE_X108Y100       LUT5 (Prop_lut5_I1_O)        0.124     2.361 r  blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3/O
                         net (fo=2, routed)           0.314     2.675    blockdesign_i/controllers/clk_divider_1/U0/clk_o_i_3_n_0
    SLICE_X108Y101       LUT3 (Prop_lut3_I2_O)        0.124     2.799 r  blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.275     4.074    blockdesign_i/controllers/clk_divider_1/U0/count[0]_i_1_n_0
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.861     8.842    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]/C
                         clock pessimism              0.477     9.319    
                         clock uncertainty           -0.225     9.093    
    SLICE_X109Y101       FDRE (Setup_fdre_C_R)       -0.429     8.664    blockdesign_i/controllers/clk_divider_1/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  4.591    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.828ns (18.340%)  route 3.687ns (81.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.665    -0.892    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  blockdesign_i/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.836     0.400    blockdesign_i/clk_divider_0/U0/count_reg[11]
    SLICE_X46Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.524 f  blockdesign_i/clk_divider_0/U0/clk_o_i_5/O
                         net (fo=1, routed)           0.664     1.188    blockdesign_i/clk_divider_0/U0/clk_o_i_5_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  blockdesign_i/clk_divider_0/U0/clk_o_i_2/O
                         net (fo=2, routed)           0.987     2.299    blockdesign_i/clk_divider_0/U0/clk_o_i_2_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.200     3.623    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.482     8.462    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.463     8.925    
                         clock uncertainty           -0.225     8.700    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.429     8.271    blockdesign_i/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.828ns (18.340%)  route 3.687ns (81.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.665    -0.892    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  blockdesign_i/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.836     0.400    blockdesign_i/clk_divider_0/U0/count_reg[11]
    SLICE_X46Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.524 f  blockdesign_i/clk_divider_0/U0/clk_o_i_5/O
                         net (fo=1, routed)           0.664     1.188    blockdesign_i/clk_divider_0/U0/clk_o_i_5_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  blockdesign_i/clk_divider_0/U0/clk_o_i_2/O
                         net (fo=2, routed)           0.987     2.299    blockdesign_i/clk_divider_0/U0/clk_o_i_2_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.200     3.623    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.482     8.462    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.463     8.925    
                         clock uncertainty           -0.225     8.700    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.429     8.271    blockdesign_i/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.828ns (18.340%)  route 3.687ns (81.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.665    -0.892    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  blockdesign_i/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.836     0.400    blockdesign_i/clk_divider_0/U0/count_reg[11]
    SLICE_X46Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.524 f  blockdesign_i/clk_divider_0/U0/clk_o_i_5/O
                         net (fo=1, routed)           0.664     1.188    blockdesign_i/clk_divider_0/U0/clk_o_i_5_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  blockdesign_i/clk_divider_0/U0/clk_o_i_2/O
                         net (fo=2, routed)           0.987     2.299    blockdesign_i/clk_divider_0/U0/clk_o_i_2_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.200     3.623    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.482     8.462    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.463     8.925    
                         clock uncertainty           -0.225     8.700    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.429     8.271    blockdesign_i/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.828ns (18.340%)  route 3.687ns (81.660%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.665    -0.892    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y45         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.436 r  blockdesign_i/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.836     0.400    blockdesign_i/clk_divider_0/U0/count_reg[11]
    SLICE_X46Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.524 f  blockdesign_i/clk_divider_0/U0/clk_o_i_5/O
                         net (fo=1, routed)           0.664     1.188    blockdesign_i/clk_divider_0/U0/clk_o_i_5_n_0
    SLICE_X46Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.312 f  blockdesign_i/clk_divider_0/U0/clk_o_i_2/O
                         net (fo=2, routed)           0.987     2.299    blockdesign_i/clk_divider_0/U0/clk_o_i_2_n_0
    SLICE_X46Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.423 r  blockdesign_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.200     3.623    blockdesign_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.482     8.462    blockdesign_i/clk_divider_0/U0/clk_i
    SLICE_X47Y50         FDRE                                         r  blockdesign_i/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.463     8.925    
                         clock uncertainty           -0.225     8.700    
    SLICE_X47Y50         FDRE (Setup_fdre_C_R)       -0.429     8.271    blockdesign_i/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.087ns (22.766%)  route 3.688ns (77.234%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.859    -0.698    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X110Y82        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.980     0.702    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X109Y83        LUT4 (Prop_lut4_I1_O)        0.296     0.998 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.641     1.639    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124     1.763 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.571     2.334    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X109Y83        LUT6 (Prop_lut6_I0_O)        0.124     2.458 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.698     3.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X110Y83        LUT3 (Prop_lut3_I0_O)        0.124     3.280 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.797     4.077    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X109Y82        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.678     8.658    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y82        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]/C
                         clock pessimism              0.577     9.235    
                         clock uncertainty           -0.225     9.010    
    SLICE_X109Y82        FDCE (Setup_fdce_C_CE)      -0.205     8.805    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[8]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.728    

Slack (MET) :             4.728ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.087ns (22.766%)  route 3.688ns (77.234%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 8.658 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.859    -0.698    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X110Y82        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.980     0.702    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X109Y83        LUT4 (Prop_lut4_I1_O)        0.296     0.998 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.641     1.639    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_9_n_0
    SLICE_X109Y82        LUT5 (Prop_lut5_I4_O)        0.124     1.763 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.571     2.334    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_6_n_0
    SLICE_X109Y83        LUT6 (Prop_lut6_I0_O)        0.124     2.458 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.698     3.156    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value3
    SLICE_X110Y83        LUT3 (Prop_lut3_I0_O)        0.124     3.280 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.797     4.077    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X109Y82        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  ext_clk (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474    11.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.199 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.890    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     6.981 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.678     8.658    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y82        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]/C
                         clock pessimism              0.577     9.235    
                         clock uncertainty           -0.225     9.010    
    SLICE_X109Y82        FDCE (Setup_fdce_C_CE)      -0.205     8.805    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[9]
  -------------------------------------------------------------------
                         required time                          8.805    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  4.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.116    -0.229    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.032 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.031    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.023 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.023    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_7
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.030    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.392ns (76.528%)  route 0.120ns (23.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y99        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.225    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.028 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.026 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.026    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1_n_7
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.105    -0.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.505%)  route 0.117ns (22.495%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.116    -0.229    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.032 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.031    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.034 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.034    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_5
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[22]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.030    blockdesign_i/controllers/clk_divider_1/U0/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.034    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.403ns (77.021%)  route 0.120ns (22.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y99        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.225    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.028 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.037 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.037    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1_n_5
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[26]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.105    -0.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.537%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.116    -0.229    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.032 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.031    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.059 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.059    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_6
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[21]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.030    blockdesign_i/controllers/clk_divider_1/U0/count_reg[21]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.428ns (78.537%)  route 0.117ns (21.463%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.116    -0.229    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.032 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.031    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.059 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.059    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_4
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y100       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[23]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X109Y100       FDRE (Hold_fdre_C_D)         0.105    -0.030    blockdesign_i/controllers/clk_divider_1/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.431ns (78.654%)  route 0.117ns (21.346%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y99        FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]/Q
                         net (fo=2, routed)           0.116    -0.229    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]
    SLICE_X109Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.032 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.031    blockdesign_i/controllers/clk_divider_1/U0/count_reg[16]_i_1_n_0
    SLICE_X109Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.008 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.008    blockdesign_i/controllers/clk_divider_1/U0/count_reg[20]_i_1_n_0
    SLICE_X109Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.062 r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.062    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]_i_1_n_7
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/clk_divider_1/U0/clk_i
    SLICE_X109Y101       FDRE                                         r  blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X109Y101       FDRE (Hold_fdre_C_D)         0.105    -0.030    blockdesign_i/controllers/clk_divider_1/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.428ns (78.069%)  route 0.120ns (21.931%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y99        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.225    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.028 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.062 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.062    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1_n_6
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[25]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.105    -0.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.428ns (78.069%)  route 0.120ns (21.931%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y99        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.225    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.028 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.062 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.062    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y100       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[27]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X107Y100       FDCE (Hold_fdce_C_D)         0.105    -0.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.431ns (78.189%)  route 0.120ns (21.811%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.638    -0.486    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y99        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.225    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.028 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.028    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.011 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.011    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.065 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.065    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X107Y101       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.994    -0.636    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X107Y101       FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]/C
                         clock pessimism              0.501    -0.135    
    SLICE_X107Y101       FDCE (Hold_fdce_C_D)         0.105    -0.030    blockdesign_i/controllers/controller_ultrasonic_0/U0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y45     blockdesign_i/clk_divider_0/U0/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y43     blockdesign_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y45     blockdesign_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y46     blockdesign_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y5    blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -7.803ns,  Total Violation      -98.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.803ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        9.437ns  (logic 3.571ns (37.841%)  route 5.866ns (62.159%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 1671.820 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 1669.424 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.981  1669.424    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X99Y100        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456  1669.880 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/Q
                         net (fo=23, routed)          1.482  1671.363    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X100Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657  1672.020 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry/CO[3]
                         net (fo=1, routed)           0.000  1672.020    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_n_0
    SLICE_X100Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  1672.259 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/O[2]
                         net (fo=8, routed)           1.327  1673.586    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/rect_pos_x[6]
    SLICE_X101Y102       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699  1674.285 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1674.285    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__0_n_0
    SLICE_X101Y103       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1674.619 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__1/O[1]
                         net (fo=1, routed)           1.288  1675.907    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o4__6_carry__1_n_6
    SLICE_X101Y107       LUT2 (Prop_lut2_I1_O)        0.303  1676.210 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1_i_2/O
                         net (fo=1, routed)           0.000  1676.210    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1_i_2_n_0
    SLICE_X101Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  1676.780 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.768  1678.548    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/_carry__1_n_1
    SLICE_X102Y105       LUT6 (Prop_lut6_I4_O)        0.313  1678.861 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.861    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y105       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.786  1671.820    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/clk
    SLICE_X102Y105       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.820    
                         clock uncertainty           -0.841  1670.979    
    SLICE_X102Y105       FDRE (Setup_fdre_C_D)        0.079  1671.058    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.058    
                         arrival time                       -1678.861    
  -------------------------------------------------------------------
                         slack                                 -7.803    

Slack (VIOLATED) :        -7.798ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        9.382ns  (logic 4.030ns (42.954%)  route 5.352ns (57.046%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 1671.815 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1669.422 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.978  1669.422    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X95Y107        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456  1669.878 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/Q
                         net (fo=10, routed)          1.584  1671.461    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_r_pos_y[2]_repN_alias
    SLICE_X94Y108        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447  1671.908 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[3]
                         net (fo=11, routed)          1.239  1673.147    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[3]
    SLICE_X100Y109       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.579  1673.726 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  1673.726    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry_n_0
    SLICE_X100Y110       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1674.049 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0/O[1]
                         net (fo=4, routed)           0.777  1674.826    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/rect_pos_y[5]
    SLICE_X101Y110       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856  1675.682 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1675.682    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1675.904 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__1/O[0]
                         net (fo=1, routed)           0.896  1676.800    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o2__6_carry__1_n_7
    SLICE_X102Y112       LUT2 (Prop_lut2_I1_O)        0.299  1677.099 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1_i_3/O
                         net (fo=1, routed)           0.000  1677.099    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1_i_3_n_0
    SLICE_X102Y112       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538  1677.637 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.856  1678.494    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/__21_carry__1_n_1
    SLICE_X103Y114       LUT6 (Prop_lut6_I2_O)        0.310  1678.804 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.804    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.781  1671.815    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X103Y114       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.815    
                         clock uncertainty           -0.841  1670.974    
    SLICE_X103Y114       FDRE (Setup_fdre_C_D)        0.031  1671.005    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.005    
                         arrival time                       -1678.804    
  -------------------------------------------------------------------
                         slack                                 -7.798    

Slack (VIOLATED) :        -7.794ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        9.456ns  (logic 4.102ns (43.379%)  route 5.354ns (56.621%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.859ns = ( 1671.893 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1669.422 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.978  1669.422    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X95Y107        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456  1669.878 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/Q
                         net (fo=10, routed)          1.397  1671.275    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_r_pos_y[2]_repN_alias
    SLICE_X94Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374  1671.649 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[2]
                         net (fo=13, routed)          1.428  1673.077    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[2]
    SLICE_X103Y105       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.699  1673.776 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  1673.776    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry_n_0
    SLICE_X103Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1673.998 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_g_pos_y_carry__0/O[0]
                         net (fo=4, routed)           0.962  1674.960    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/rect_pos_y[4]
    SLICE_X106Y106       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831  1675.791 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1675.791    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1676.125 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__1/O[1]
                         net (fo=1, routed)           0.744  1676.870    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o2__6_carry__1_n_6
    SLICE_X107Y107       LUT2 (Prop_lut2_I1_O)        0.303  1677.172 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000  1677.172    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1_i_2_n_0
    SLICE_X107Y107       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  1677.742 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.822  1678.565    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/__21_carry__1_n_1
    SLICE_X109Y107       LUT6 (Prop_lut6_I2_O)        0.313  1678.878 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.878    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X109Y107       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.859  1671.893    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/clk
    SLICE_X109Y107       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.893    
                         clock uncertainty           -0.841  1671.052    
    SLICE_X109Y107       FDRE (Setup_fdre_C_D)        0.031  1671.083    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.083    
                         arrival time                       -1678.878    
  -------------------------------------------------------------------
                         slack                                 -7.794    

Slack (VIOLATED) :        -7.743ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        9.329ns  (logic 3.813ns (40.873%)  route 5.516ns (59.127%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 1671.819 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.576ns = ( 1669.424 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.981  1669.424    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X99Y100        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.456  1669.880 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[1]/Q
                         net (fo=23, routed)          1.482  1671.363    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X100Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657  1672.020 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry/CO[3]
                         net (fo=1, routed)           0.000  1672.020    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry_n_0
    SLICE_X100Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1672.343 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/O[1]
                         net (fo=8, routed)           1.414  1673.757    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/rect_pos_x[5]
    SLICE_X99Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.856  1674.613 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1674.613    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__0_n_0
    SLICE_X99Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1674.947 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__1/O[1]
                         net (fo=1, routed)           1.239  1676.186    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o4__6_carry__1_n_6
    SLICE_X98Y101        LUT2 (Prop_lut2_I1_O)        0.303  1676.489 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1_i_2/O
                         net (fo=1, routed)           0.000  1676.489    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1_i_2_n_0
    SLICE_X98Y101        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574  1677.063 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.381  1678.443    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/_carry__1_n_1
    SLICE_X97Y103        LUT6 (Prop_lut6_I4_O)        0.310  1678.753 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.753    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X97Y103        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.785  1671.819    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X97Y103        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.819    
                         clock uncertainty           -0.841  1670.978    
    SLICE_X97Y103        FDRE (Setup_fdre_C_D)        0.032  1671.010    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.010    
                         arrival time                       -1678.753    
  -------------------------------------------------------------------
                         slack                                 -7.743    

Slack (VIOLATED) :        -7.645ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        9.278ns  (logic 4.118ns (44.383%)  route 5.160ns (55.617%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT6=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 1671.815 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1669.422 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.978  1669.422    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X95Y107        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456  1669.878 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/Q
                         net (fo=10, routed)          1.584  1671.461    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_r_pos_y[2]_repN_alias
    SLICE_X94Y108        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447  1671.908 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[3]
                         net (fo=11, routed)          1.109  1673.018    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[3]
    SLICE_X98Y108        LUT2 (Prop_lut2_I1_O)        0.307  1673.325 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry_i_4/O
                         net (fo=1, routed)           0.000  1673.325    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry_i_4_n_0
    SLICE_X98Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  1673.701 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  1673.701    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry_n_0
    SLICE_X98Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1674.024 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0/O[1]
                         net (fo=4, routed)           0.797  1674.820    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/rect_pos_y[5]
    SLICE_X99Y109        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689  1675.509 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1675.509    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__0_n_0
    SLICE_X99Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1675.843 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__1/O[1]
                         net (fo=1, routed)           0.780  1676.623    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o2__6_carry__1_n_6
    SLICE_X99Y113        LUT2 (Prop_lut2_I1_O)        0.303  1676.926 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000  1676.926    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_i_2_n_0
    SLICE_X99Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570  1677.496 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.891  1678.387    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/__21_carry__1_n_1
    SLICE_X102Y113       LUT6 (Prop_lut6_I2_O)        0.313  1678.700 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.700    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.781  1671.815    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.815    
                         clock uncertainty           -0.841  1670.974    
    SLICE_X102Y113       FDRE (Setup_fdre_C_D)        0.081  1671.055    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.055    
                         arrival time                       -1678.700    
  -------------------------------------------------------------------
                         slack                                 -7.645    

Slack (VIOLATED) :        -7.452ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        9.041ns  (logic 3.844ns (42.518%)  route 5.197ns (57.482%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT6=1)
  Clock Path Skew:        2.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 1671.820 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1669.422 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.978  1669.422    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X95Y107        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456  1669.878 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/Q
                         net (fo=10, routed)          1.397  1671.275    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_r_pos_y[2]_repN_alias
    SLICE_X94Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374  1671.649 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[2]
                         net (fo=13, routed)          1.333  1672.982    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[2]
    SLICE_X102Y106       LUT2 (Prop_lut2_I0_O)        0.301  1673.283 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry_i_4/O
                         net (fo=1, routed)           0.000  1673.283    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry_i_4_n_0
    SLICE_X102Y106       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  1673.659 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry/CO[3]
                         net (fo=1, routed)           0.000  1673.659    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry_n_0
    SLICE_X102Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1673.982 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d_pos_y_carry__0/O[1]
                         net (fo=4, routed)           0.831  1674.813    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/rect_pos_y[5]
    SLICE_X104Y106       CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.792  1675.605 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.890  1676.495    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X104Y103       LUT2 (Prop_lut2_I1_O)        0.307  1676.802 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000  1676.802    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0_i_1_n_0
    SLICE_X104Y103       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  1677.178 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1677.178    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__0_n_0
    SLICE_X104Y104       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1677.407 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.746  1678.152    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/__21_carry__1_n_1
    SLICE_X105Y104       LUT6 (Prop_lut6_I2_O)        0.310  1678.462 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.462    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.786  1671.820    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X105Y104       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.820    
                         clock uncertainty           -0.841  1670.979    
    SLICE_X105Y104       FDRE (Setup_fdre_C_D)        0.031  1671.010    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.010    
                         arrival time                       -1678.463    
  -------------------------------------------------------------------
                         slack                                 -7.452    

Slack (VIOLATED) :        -7.300ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        8.875ns  (logic 3.540ns (39.889%)  route 5.335ns (60.111%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 1671.888 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 1669.501 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         2.058  1669.501    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X106Y105       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456  1669.958 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/Q
                         net (fo=23, routed)          1.527  1671.485    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X108Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657  1672.142 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry/CO[3]
                         net (fo=1, routed)           0.000  1672.142    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1672.465 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/O[1]
                         net (fo=8, routed)           1.406  1673.871    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/rect_pos_x[5]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.884  1674.755 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry__0/O[2]
                         net (fo=1, routed)           1.183  1675.938    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o4__6_carry__0_n_5
    SLICE_X108Y115       LUT2 (Prop_lut2_I1_O)        0.301  1676.239 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0_i_2/O
                         net (fo=1, routed)           0.000  1676.239    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0_i_2_n_0
    SLICE_X108Y115       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  1676.619 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1676.619    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__0_n_0
    SLICE_X108Y116       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1676.848 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1/CO[2]
                         net (fo=1, routed)           1.218  1678.066    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/_carry__1_n_1
    SLICE_X107Y115       LUT6 (Prop_lut6_I4_O)        0.310  1678.376 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.376    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_i_1_n_0
    SLICE_X107Y115       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.854  1671.888    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/clk
    SLICE_X107Y115       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.888    
                         clock uncertainty           -0.841  1671.047    
    SLICE_X107Y115       FDRE (Setup_fdre_C_D)        0.029  1671.076    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_2/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.076    
                         arrival time                       -1678.376    
  -------------------------------------------------------------------
                         slack                                 -7.300    

Slack (VIOLATED) :        -7.091ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        8.677ns  (logic 3.646ns (42.020%)  route 5.031ns (57.980%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.863ns = ( 1671.897 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.499ns = ( 1669.501 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         2.058  1669.501    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X106Y105       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y105       FDRE (Prop_fdre_C_Q)         0.456  1669.958 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[1]/Q
                         net (fo=23, routed)          1.527  1671.485    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_pos_x[1]
    SLICE_X108Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657  1672.142 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry/CO[3]
                         net (fo=1, routed)           0.000  1672.142    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry_n_0
    SLICE_X108Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1672.465 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_b_pos_x_carry__0/O[1]
                         net (fo=8, routed)           1.535  1673.999    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/rect_pos_x[5]
    SLICE_X110Y108       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.689  1674.688 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1674.688    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__0_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1675.022 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__1/O[1]
                         net (fo=1, routed)           1.090  1676.112    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o4__6_carry__1_n_6
    SLICE_X112Y106       LUT2 (Prop_lut2_I1_O)        0.303  1676.415 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1_i_2/O
                         net (fo=1, routed)           0.000  1676.415    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1_i_2_n_0
    SLICE_X112Y106       CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574  1676.989 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1/CO[2]
                         net (fo=1, routed)           0.879  1677.868    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/_carry__1_n_1
    SLICE_X110Y106       LUT6 (Prop_lut6_I4_O)        0.310  1678.178 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1678.178    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X110Y106       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.863  1671.897    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/clk
    SLICE_X110Y106       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.897    
                         clock uncertainty           -0.841  1671.056    
    SLICE_X110Y106       FDRE (Setup_fdre_C_D)        0.031  1671.087    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.087    
                         arrival time                       -1678.178    
  -------------------------------------------------------------------
                         slack                                 -7.091    

Slack (VIOLATED) :        -6.687ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        8.272ns  (logic 3.123ns (37.755%)  route 5.149ns (62.245%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 1671.815 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1669.422 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.978  1669.422    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X95Y107        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456  1669.878 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/Q
                         net (fo=10, routed)          1.584  1671.461    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_r_pos_y[2]_repN_alias
    SLICE_X94Y108        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447  1671.908 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[3]
                         net (fo=11, routed)          1.418  1673.327    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/rect_pos_y[3]
    SLICE_X104Y108       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.683  1674.010 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000  1674.010    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o2__6_carry_n_0
    SLICE_X104Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  1674.324 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           1.237  1675.561    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X104Y111       LUT2 (Prop_lut2_I1_O)        0.307  1675.868 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000  1675.868    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/__21_carry__0_i_1_n_0
    SLICE_X104Y111       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376  1676.244 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1676.244    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/__21_carry__0_n_0
    SLICE_X104Y112       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229  1676.473 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.910  1677.383    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/__21_carry__1_n_1
    SLICE_X105Y113       LUT6 (Prop_lut6_I2_O)        0.310  1677.693 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1677.693    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.781  1671.815    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/clk
    SLICE_X105Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.815    
                         clock uncertainty           -0.841  1670.974    
    SLICE_X105Y113       FDRE (Setup_fdre_C_D)        0.032  1671.006    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.006    
                         arrival time                       -1677.693    
  -------------------------------------------------------------------
                         slack                                 -6.687    

Slack (VIOLATED) :        -6.466ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@1670.034ns - clk_out1_blockdesign_clk_wiz_0 rise@1670.000ns)
  Data Path Delay:        8.053ns  (logic 3.202ns (39.763%)  route 4.851ns (60.237%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.783ns = ( 1671.817 - 1670.034 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 1669.422 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                   1670.000  1670.000 r  
    Y9                                                0.000  1670.000 r  ext_clk (IN)
                         net (fo=0)                   0.000  1670.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545  1671.546 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285  1672.831    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343  1665.488 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855  1667.343    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101  1667.443 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.978  1669.422    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X95Y107        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.456  1669.878 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/Q
                         net (fo=10, routed)          1.434  1671.311    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_r_pos_y[2]_repN_alias
    SLICE_X94Y107        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447  1671.758 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_e_pos_y[0]_INST_0/O[3]
                         net (fo=11, routed)          1.418  1673.177    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/rect_pos_y[3]
    SLICE_X94Y109        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.579  1673.756 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000  1673.756    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o2__6_carry_n_0
    SLICE_X94Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  1674.079 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           1.078  1675.157    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X95Y111        LUT2 (Prop_lut2_I1_O)        0.306  1675.463 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000  1675.463    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/__21_carry__0_i_3_n_0
    SLICE_X95Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1676.013 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1676.013    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/__21_carry__0_n_0
    SLICE_X95Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228  1676.241 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.920  1677.161    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/__21_carry__1_n_1
    SLICE_X95Y109        LUT6 (Prop_lut6_I2_O)        0.313  1677.474 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000  1677.474    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X95Y109        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                   1670.034  1670.034 r  
    BUFGCTRL_X0Y3        BUFG                         0.000  1670.034 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609  1671.643    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  1668.217 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  1669.943    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1670.033 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.783  1671.817    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X95Y109        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.000  1671.817    
                         clock uncertainty           -0.841  1670.976    
    SLICE_X95Y109        FDRE (Setup_fdre_C_D)        0.032  1671.008    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                       1671.008    
                         arrival time                       -1677.474    
  -------------------------------------------------------------------
                         slack                                 -6.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 0.409ns (16.608%)  route 2.054ns (83.392%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.693    -0.431    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X99Y102        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.290 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/Q
                         net (fo=22, routed)          1.029     0.739    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/rect_pos_x[9]
    SLICE_X96Y104        LUT4 (Prop_lut4_I2_O)        0.044     0.783 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.783    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0_i_2_n_0
    SLICE_X96Y104        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     0.891 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           1.025     1.916    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o4_carry__0_n_2
    SLICE_X95Y109        LUT6 (Prop_lut6_I3_O)        0.116     2.032 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.032    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X95Y109        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.964     0.964    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/clk
    SLICE_X95Y109        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.964    
                         clock uncertainty            0.841     1.805    
    SLICE_X95Y109        FDRE (Hold_fdre_C_D)         0.092     1.897    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.631ns (25.264%)  route 1.867ns (74.736%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.966ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.693    -0.431    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X101Y102       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y102       FDRE (Prop_fdre_C_Q)         0.141    -0.290 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[8]/Q
                         net (fo=23, routed)          0.642     0.352    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/rect_pos_x[8]
    SLICE_X97Y108        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     0.543 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4__6_carry__1/O[2]
                         net (fo=1, routed)           0.561     1.104    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o4__6_carry__1_n_5
    SLICE_X95Y108        LUT2 (Prop_lut2_I1_O)        0.108     1.212 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.212    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__1_i_1_n_0
    SLICE_X95Y108        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.293 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__1/CO[2]
                         net (fo=1, routed)           0.664     1.957    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/_carry__1_n_1
    SLICE_X96Y102        LUT6 (Prop_lut6_I4_O)        0.110     2.067 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.067    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X96Y102        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.966     0.966    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/clk
    SLICE_X96Y102        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.966    
                         clock uncertainty            0.841     1.807    
    SLICE_X96Y102        FDRE (Hold_fdre_C_D)         0.121     1.928    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.231ns (9.319%)  route 2.248ns (90.681%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.967ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.690    -0.434    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/clk
    SLICE_X97Y109        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           1.195     0.902    blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/state[1]
    SLICE_X102Y104       LUT4 (Prop_lut4_I1_O)        0.045     0.947 r  blockdesign_i/paint_scoreboard/paint_seg_l/seven_seg_display_co_0/U0/seg_d__0/O
                         net (fo=1, routed)           1.053     2.000    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/enable
    SLICE_X105Y104       LUT6 (Prop_lut6_I5_O)        0.045     2.045 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.045    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y104       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.967     0.967    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/clk
    SLICE_X105Y104       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.967    
                         clock uncertainty            0.841     1.808    
    SLICE_X105Y104       FDRE (Hold_fdre_C_D)         0.092     1.900    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.231ns (9.422%)  route 2.221ns (90.578%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.716    -0.408    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X110Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.267 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[3]/Q
                         net (fo=7, routed)           1.229     0.962    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[3]
    SLICE_X105Y113       LUT4 (Prop_lut4_I2_O)        0.045     1.007 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_e__0/O
                         net (fo=1, routed)           0.992     1.999    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/enable
    SLICE_X105Y113       LUT6 (Prop_lut6_I5_O)        0.045     2.044 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.044    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_i_1_n_0
    SLICE_X105Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.962     0.962    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/clk
    SLICE_X105Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.962    
                         clock uncertainty            0.841     1.803    
    SLICE_X105Y113       FDRE (Hold_fdre_C_D)         0.092     1.895    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_4/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.487ns  (logic 0.439ns (17.651%)  route 2.048ns (82.349%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.719    -0.405    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X109Y106       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.264 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[5]/Q
                         net (fo=21, routed)          1.097     0.833    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/rect_pos_x[5]
    SLICE_X110Y112       LUT3 (Prop_lut3_I1_O)        0.045     0.878 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_2/O
                         net (fo=1, routed)           0.000     0.878    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_i_2_n_0
    SLICE_X110Y112       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.972 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.972    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry_n_0
    SLICE_X110Y113       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.017 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           0.951     1.969    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o4_carry__0_n_2
    SLICE_X103Y114       LUT6 (Prop_lut6_I3_O)        0.114     2.083 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.083    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_i_1_n_0
    SLICE_X103Y114       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.961     0.961    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/clk
    SLICE_X103Y114       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.841     1.802    
    SLICE_X103Y114       FDRE (Hold_fdre_C_D)         0.092     1.894    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_6/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 0.724ns (28.702%)  route 1.798ns (71.298%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.690    -0.434    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X95Y107        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_y_reg[2]_replica/Q
                         net (fo=10, routed)          0.624     0.332    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/seg_r_pos_y[2]_repN_alias
    SLICE_X95Y105        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.476 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2__6_carry/O[3]
                         net (fo=1, routed)           0.520     0.996    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o2__6_carry_n_4
    SLICE_X99Y105        LUT2 (Prop_lut2_I1_O)        0.110     1.106 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry_i_1/O
                         net (fo=1, routed)           0.000     1.106    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry_i_1_n_0
    SLICE_X99Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.221 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry/CO[3]
                         net (fo=1, routed)           0.000     1.221    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry_n_0
    SLICE_X99Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.260 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.260    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry__0_n_0
    SLICE_X99Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     1.325 f  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.654     1.979    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/__21_carry__1_n_1
    SLICE_X97Y103        LUT6 (Prop_lut6_I2_O)        0.110     2.089 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.089    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_i_1_n_0
    SLICE_X97Y103        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.965     0.965    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/clk
    SLICE_X97Y103        FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.965    
                         clock uncertainty            0.841     1.806    
    SLICE_X97Y103        FDRE (Hold_fdre_C_D)         0.092     1.898    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_1/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.409ns (16.270%)  route 2.105ns (83.730%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.693    -0.431    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X99Y102        FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.290 f  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_l_pos_x_reg[9]/Q
                         net (fo=22, routed)          1.122     0.832    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/rect_pos_x[9]
    SLICE_X96Y114        LUT4 (Prop_lut4_I2_O)        0.044     0.876 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.876    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_i_2_n_0
    SLICE_X96Y114        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.108     0.984 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           0.983     1.967    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o4_carry__0_n_2
    SLICE_X101Y117       LUT6 (Prop_lut6_I3_O)        0.116     2.083 r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.083    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X101Y117       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.958     0.958    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/clk
    SLICE_X101Y117       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.958    
                         clock uncertainty            0.841     1.799    
    SLICE_X101Y117       FDRE (Hold_fdre_C_D)         0.092     1.891    blockdesign_i/paint_scoreboard/paint_seg_l/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.231ns (9.126%)  route 2.300ns (90.874%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.986ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.714    -0.410    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X109Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.269 f  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/Q
                         net (fo=7, routed)           1.160     0.892    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[1]
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.045     0.937 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_f__0/O
                         net (fo=1, routed)           1.140     2.077    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/enable
    SLICE_X106Y116       LUT6 (Prop_lut6_I5_O)        0.045     2.122 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.122    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_i_1_n_0
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.986     0.986    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/clk
    SLICE_X106Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.986    
                         clock uncertainty            0.841     1.827    
    SLICE_X106Y116       FDRE (Hold_fdre_C_D)         0.092     1.919    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_5/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.231ns (8.996%)  route 2.337ns (91.004%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.714    -0.410    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X107Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.269 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/Q
                         net (fo=7, routed)           1.106     0.838    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state[0]
    SLICE_X107Y115       LUT4 (Prop_lut4_I2_O)        0.045     0.883 r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/seg_a__0/O
                         net (fo=1, routed)           1.231     2.113    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/enable
    SLICE_X112Y112       LUT6 (Prop_lut6_I5_O)        0.045     2.158 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.158    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_i_1_n_0
    SLICE_X112Y112       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.992     0.992    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/clk
    SLICE_X112Y112       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.992    
                         clock uncertainty            0.841     1.833    
    SLICE_X112Y112       FDRE (Hold_fdre_C_D)         0.121     1.954    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_0/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.665ns (26.143%)  route 1.879ns (73.857%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        1.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.841ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.280ns
    Phase Error              (PE):    0.696ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.313     0.313 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.753    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.668 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.150    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.124 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.719    -0.405    blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/clk
    SLICE_X106Y106       FDRE                                         r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.264 r  blockdesign_i/paint_scoreboard/scoreboard_controller_0/U0/seg_r_pos_x_reg[7]/Q
                         net (fo=23, routed)          0.617     0.353    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/rect_pos_x[7]
    SLICE_X107Y110       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.513 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4__6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.513    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4__6_carry__0_n_0
    SLICE_X107Y111       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.578 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4__6_carry__1/O[2]
                         net (fo=1, routed)           0.566     1.145    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o4__6_carry__1_n_5
    SLICE_X106Y111       LUT2 (Prop_lut2_I1_O)        0.108     1.253 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.253    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/_carry__1_i_1_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     1.334 f  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/_carry__1/CO[2]
                         net (fo=1, routed)           0.695     2.029    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/_carry__1_n_1
    SLICE_X102Y113       LUT6 (Prop_lut6_I4_O)        0.110     2.139 r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.139    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_i_1_n_0
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.961     0.961    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/clk
    SLICE_X102Y113       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg/C
                         clock pessimism              0.000     0.961    
                         clock uncertainty            0.841     1.802    
    SLICE_X102Y113       FDRE (Hold_fdre_C_D)         0.121     1.923    blockdesign_i/paint_scoreboard/paint_seg_r/paint_rectangle_3/U0/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 0.456ns (5.451%)  route 7.910ns (94.549%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDSE (Prop_fdse_C_Q)         0.456     2.499 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           7.910    10.409    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    11.148    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 0.419ns (5.564%)  route 7.112ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.112     9.574    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y121        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 0.419ns (5.647%)  route 7.001ns (94.353%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.001     9.463    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 0.419ns (5.679%)  route 6.959ns (94.321%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.959     9.421    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y122        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 0.419ns (5.741%)  route 6.879ns (94.259%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.879     9.341    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 0.419ns (5.754%)  route 6.863ns (94.246%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 12.090 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.863     9.325    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    12.090    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.090    
                         clock uncertainty           -0.316    11.774    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.750    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.750    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.419ns (5.859%)  route 6.732ns (94.141%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.732     9.194    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.747    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.747    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.419ns (5.874%)  route 6.714ns (94.126%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.714     9.176    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.176    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 0.419ns (5.999%)  route 6.566ns (94.001%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 12.089 - 6.734 ) 
    Source Clock Delay      (SCD):    2.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.043     2.043    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y127       FDPE (Prop_fdpe_C_Q)         0.419     2.462 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.566     9.028    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    12.089    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    12.089    
                         clock uncertainty           -0.316    11.773    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.749    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.749    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 0.518ns (7.615%)  route 6.284ns (92.385%))
  Logic Levels:           0  
  Clock Path Skew:        3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.353ns = ( 12.087 - 6.734 ) 
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         2.042     2.042    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.518     2.560 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           6.284     8.844    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.631     8.365    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.448 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    10.169    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.260 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    12.087    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    12.087    
                         clock uncertainty           -0.316    11.771    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    11.146    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  2.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.418ns (9.423%)  route 4.018ns (90.577%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDRE (Prop_fdre_C_Q)         0.418     2.269 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.018     6.287    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     6.220    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.220    
                         arrival time                           6.287    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.385ns (8.919%)  route 3.932ns (91.081%))
  Logic Levels:           0  
  Clock Path Skew:        4.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.966ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.851     1.851    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.385     2.236 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.932     6.168    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y121        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.966    
                         clock uncertainty            0.316     6.283    
    OLOGIC_X1Y121        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.201     6.082    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.082    
                         arrival time                           6.168    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.367ns (8.231%)  route 4.092ns (91.769%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.367     2.213 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.092     6.305    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.305    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.328ns  (logic 0.385ns (8.895%)  route 3.943ns (91.105%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y125       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y125       FDSE (Prop_fdse_C_Q)         0.385     2.231 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.943     6.174    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.201     6.080    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -6.080    
                         arrival time                           6.174    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.367ns (8.141%)  route 4.141ns (91.859%))
  Logic Levels:           0  
  Clock Path Skew:        4.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.846     1.846    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.367     2.213 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.141     6.354    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     5.964    
                         clock uncertainty            0.316     6.281    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     6.218    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -6.218    
                         arrival time                           6.354    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.164ns (7.112%)  route 2.142ns (92.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    0.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.708     0.708    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164     0.872 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.142     3.014    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     2.521    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.521    
                         clock uncertainty            0.316     2.837    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.856    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.141ns (6.099%)  route 2.171ns (93.901%))
  Logic Levels:           0  
  Clock Path Skew:        1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.710     0.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.851 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.171     3.022    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     2.522    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.522    
                         clock uncertainty            0.316     2.838    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.857    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.857    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.128ns (5.561%)  route 2.174ns (94.439%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDSE (Prop_fdse_C_Q)         0.128     0.840 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.174     3.014    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     2.804    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.014    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.141ns (5.942%)  route 2.232ns (94.058%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y130       FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y130       FDSE (Prop_fdse_C_Q)         0.141     0.853 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.232     3.085    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y129        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.858    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.858    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.148ns (6.378%)  route 2.172ns (93.622%))
  Logic Levels:           0  
  Clock Path Skew:        1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    0.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.712     0.712    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.148     0.860 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.172     3.032    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.920 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     1.512    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     2.523    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.316     2.839    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.805    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.805    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.227    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.430ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDPE (Recov_fdpe_C_PRE)     -0.532     7.936    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.532     7.936    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.978    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 8.434 - 6.734 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.880     1.880    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.478     2.358 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.484     2.842    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     8.343    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     4.918 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     8.434    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.155     8.589    
                         clock uncertainty           -0.121     8.468    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490     7.978    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  5.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.537    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.537    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120     0.537    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.641     0.641    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X112Y48        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDPE (Prop_fdpe_C_Q)         0.148     0.789 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.178     0.967    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X112Y47        FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.255     0.657    
    SLICE_X112Y47        FDPE (Remov_fdpe_C_PRE)     -0.124     0.533    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.434    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.551ns  (logic 0.124ns (2.725%)  route 4.427ns (97.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.899     3.899    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.124     4.023 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.551    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y127       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.849     1.849    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.551ns  (logic 0.124ns (2.725%)  route 4.427ns (97.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           3.899     3.899    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.124     4.023 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     4.551    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y127       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.849     1.849    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.700     1.700    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.912     0.912    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X113Y48        FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.045ns (2.336%)  route 1.882ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.709     1.709    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.045     1.754 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.927    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y127       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.983     0.983    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.045ns (2.336%)  route 1.882ns (97.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.709     1.709    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X113Y127       LUT1 (Prop_lut1_I0_O)        0.045     1.754 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     1.927    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X113Y127       FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.983     0.983    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y127       FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           241 Endpoints
Min Delay           241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.486ns  (logic 21.077ns (38.683%)  route 33.409ns (61.317%))
  Logic Levels:           49  (CARRY4=24 DSP48E1=2 LDCE=1 LUT2=3 LUT3=6 LUT4=4 LUT5=4 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          3.083    46.518    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X66Y119        LUT2 (Prop_lut2_I0_O)        0.124    46.642 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    46.642    blockdesign_i/collision_detection_0/U0/i__carry__0_i_8__1_n_0
    SLICE_X66Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    47.155 f  blockdesign_i/collision_detection_0/U0/i__carry__0_i_5__4/CO[3]
                         net (fo=4, routed)           1.449    48.604    blockdesign_i/collision_detection_0/U0/collision_paddle_l_index4[11]
    SLICE_X81Y118        LUT3 (Prop_lut3_I2_O)        0.124    48.728 r  blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__19/O
                         net (fo=1, routed)           0.000    48.728    blockdesign_i/collision_detection_0/U0/i__carry__0_i_3__19_n_0
    SLICE_X81Y118        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    49.219 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l_index3_inferred__3/i__carry__0/CO[1]
                         net (fo=1, routed)           1.185    50.404    blockdesign_i/collision_detection_0/U0/collision_paddle_l_index318_in
    SLICE_X65Y118        LUT4 (Prop_lut4_I2_O)        0.329    50.733 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[1]_INST_0_i_5/O
                         net (fo=2, routed)           0.970    51.703    blockdesign_i/collision_detection_0/U0/collision_paddle_l_index111_out
    SLICE_X85Y122        LUT6 (Prop_lut6_I3_O)        0.124    51.827 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    51.827    blockdesign_i/collision_detection_0/U0/collision_paddle_index[0]_INST_0_i_2_n_0
    SLICE_X85Y122        MUXF7 (Prop_muxf7_I1_O)      0.217    52.044 r  blockdesign_i/collision_detection_0/U0/collision_paddle_index[0]_INST_0/O
                         net (fo=2, routed)           1.000    53.044    blockdesign_i/position_ball_0/U0/collision_ball_paddle_index[0]
    SLICE_X94Y120        LUT6 (Prop_lut6_I3_O)        0.299    53.343 r  blockdesign_i/position_ball_0/U0/y_dir_i_2/O
                         net (fo=1, routed)           1.020    54.362    blockdesign_i/position_ball_0/U0/y_dir_i_2_n_0
    SLICE_X94Y119        LUT6 (Prop_lut6_I0_O)        0.124    54.486 r  blockdesign_i/position_ball_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    54.486    blockdesign_i/position_ball_0/U0/y_dir_i_1_n_0
    SLICE_X94Y119        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.847ns  (logic 21.071ns (39.131%)  route 32.776ns (60.869%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.235    51.666    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y115        LUT2 (Prop_lut2_I1_O)        0.327    51.993 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.730    53.723    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X89Y116        LUT6 (Prop_lut6_I2_O)        0.124    53.847 r  blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000    53.847    blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1_n_0
    SLICE_X89Y116        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.815ns  (logic 21.071ns (39.154%)  route 32.744ns (60.846%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.701    52.132    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X92Y118        LUT4 (Prop_lut4_I2_O)        0.327    52.459 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           1.042    53.501    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y120        LUT6 (Prop_lut6_I5_O)        0.124    53.625 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    53.815    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X94Y120        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.815ns  (logic 21.071ns (39.154%)  route 32.744ns (60.846%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.701    52.132    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X92Y118        LUT4 (Prop_lut4_I2_O)        0.327    52.459 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           1.042    53.501    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y120        LUT6 (Prop_lut6_I5_O)        0.124    53.625 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    53.815    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X94Y120        FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.815ns  (logic 21.071ns (39.154%)  route 32.744ns (60.846%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.701    52.132    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X92Y118        LUT4 (Prop_lut4_I2_O)        0.327    52.459 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           1.042    53.501    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y120        LUT6 (Prop_lut6_I5_O)        0.124    53.625 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    53.815    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X94Y120        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.815ns  (logic 21.071ns (39.154%)  route 32.744ns (60.846%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.701    52.132    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X92Y118        LUT4 (Prop_lut4_I2_O)        0.327    52.459 f  blockdesign_i/position_ball_0/U0/angle[3]_i_3/O
                         net (fo=2, routed)           1.042    53.501    blockdesign_i/position_ball_0/U0/angle[3]_i_3_n_0
    SLICE_X94Y120        LUT6 (Prop_lut6_I5_O)        0.124    53.625 r  blockdesign_i/position_ball_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    53.815    blockdesign_i/position_ball_0/U0/angle_0
    SLICE_X94Y120        FDPE                                         r  blockdesign_i/position_ball_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[6]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.795ns  (logic 20.947ns (38.938%)  route 32.848ns (61.061%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.777    52.208    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X91Y115        LUT4 (Prop_lut4_I1_O)        0.327    52.535 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.260    53.795    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X82Y117        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[6]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.748ns  (logic 20.947ns (38.973%)  route 32.801ns (61.027%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.777    52.208    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X91Y115        LUT4 (Prop_lut4_I1_O)        0.327    52.535 r  blockdesign_i/position_ball_0/U0/y_pos[9]_P_i_1/O
                         net (fo=9, routed)           1.213    53.748    blockdesign_i/position_ball_0/U0/y_pos
    SLICE_X82Y114        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.731ns  (logic 21.071ns (39.216%)  route 32.660ns (60.784%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=5 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 f  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 f  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          1.235    51.666    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X96Y115        LUT2 (Prop_lut2_I1_O)        0.327    51.993 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4/O
                         net (fo=15, routed)          1.614    53.607    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_4_n_0
    SLICE_X82Y113        LUT6 (Prop_lut6_I2_O)        0.124    53.731 r  blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1/O
                         net (fo=1, routed)           0.000    53.731    blockdesign_i/position_ball_0/U0/y_pos[3]_C_i_1_n_0
    SLICE_X82Y113        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.700ns  (logic 20.947ns (39.008%)  route 32.753ns (60.992%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=5 LUT5=4 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.575    43.311    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.435 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          1.537    44.972    blockdesign_i/collision_detection_0/U0/paddle_l_pos_y[8]
    SLICE_X84Y116        LUT1 (Prop_lut1_I0_O)        0.124    45.096 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    45.096    blockdesign_i/collision_detection_0/U0/i__carry__1_i_3__0_n_0
    SLICE_X84Y116        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.520 r  blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.958    46.477    blockdesign_i/collision_detection_0/U0/collision_paddle_l2_inferred__0/i__carry__1_n_6
    SLICE_X85Y113        LUT2 (Prop_lut2_I1_O)        0.303    46.780 r  blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1/O
                         net (fo=1, routed)           0.000    46.780    blockdesign_i/collision_detection_0/U0/i__carry__1_i_2__1_n_0
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    47.350 r  blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.243    48.593    blockdesign_i/collision_detection_0/U0/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X93Y117        LUT4 (Prop_lut4_I2_O)        0.313    48.906 r  blockdesign_i/collision_detection_0/U0/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.371    50.277    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X103Y117       LUT2 (Prop_lut2_I0_O)        0.154    50.431 r  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=39, routed)          2.942    53.373    blockdesign_i/position_ball_0/U0/collision_ball_edge
    SLICE_X82Y114        LUT4 (Prop_lut4_I2_O)        0.327    53.700 r  blockdesign_i/position_ball_0/U0/y_pos[2]_P_i_1/O
                         net (fo=1, routed)           0.000    53.700    blockdesign_i/position_ball_0/U0/y_pos[2]_P_i_1_n_0
    SLICE_X82Y114        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[2]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/U0/game_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y117       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/C
    SLICE_X103Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/U0/game_reset_s_reg/Q
                         net (fo=1, routed)           0.056     0.197    blockdesign_i/score_counter_0/U0/game_reset_s
    SLICE_X103Y117       FDRE                                         r  blockdesign_i/score_counter_0/U0/game_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y112        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/C
    SLICE_X93Y112        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.109     0.250    blockdesign_i/position_ball_0/U0/y_pos_reg[0]_C_n_0
    SLICE_X92Y112        LUT5 (Prop_lut5_I0_O)        0.045     0.295 r  blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.295    blockdesign_i/position_ball_0/U0/y_pos[0]_P_i_1_n_0
    SLICE_X92Y112        FDPE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.798%)  route 0.125ns (40.202%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/C
    SLICE_X97Y120        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[7]/Q
                         net (fo=5, routed)           0.125     0.266    blockdesign_i/position_ball_0/U0/angle_counter[7]
    SLICE_X97Y121        LUT6 (Prop_lut6_I0_O)        0.045     0.311 r  blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.311    blockdesign_i/position_ball_0/U0/angle_counter[9]_i_2_n_0
    SLICE_X97Y121        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.965%)  route 0.129ns (41.035%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/C
    SLICE_X89Y116        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/Q
                         net (fo=4, routed)           0.129     0.270    blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C_n_0
    SLICE_X89Y116        LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000     0.315    blockdesign_i/position_ball_0/U0/y_pos[8]_C_i_1_n_0
    SLICE_X89Y116        FDCE                                         r  blockdesign_i/position_ball_0/U0/y_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/collision_ball_edge_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[8]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y118        FDRE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/collision_ball_edge_r_reg/C
    SLICE_X99Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/collision_ball_edge_r_reg/Q
                         net (fo=39, routed)          0.135     0.276    blockdesign_i/position_ball_0/U0/p_0_in[0]
    SLICE_X98Y118        LUT4 (Prop_lut4_I1_O)        0.045     0.321 r  blockdesign_i/position_ball_0/U0/x_pos[8]_P_i_1/O
                         net (fo=1, routed)           0.000     0.321    blockdesign_i/position_ball_0/U0/p_2_in[8]
    SLICE_X98Y118        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.042%)  route 0.158ns (45.958%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y110        FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/C
    SLICE_X91Y110        FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/Q
                         net (fo=3, routed)           0.158     0.299    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P_n_0
    SLICE_X91Y109        LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.344    blockdesign_i/position_ball_0/U0/x_pos[0]_C_i_1_n_0
    SLICE_X91Y109        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.021%)  route 0.158ns (45.980%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y109        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/C
    SLICE_X91Y109        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C/Q
                         net (fo=3, routed)           0.158     0.299    blockdesign_i/position_ball_0/U0/x_pos_reg[0]_C_n_0
    SLICE_X91Y110        LUT6 (Prop_lut6_I0_O)        0.045     0.344 r  blockdesign_i/position_ball_0/U0/x_pos[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.344    blockdesign_i/position_ball_0/U0/p_2_in[0]
    SLICE_X91Y110        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y117        FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_dir_reg/C
    SLICE_X93Y117        FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_dir_reg/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_dir
    SLICE_X93Y117        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_dir_i_1_n_0
    SLICE_X93Y117        FDPE                                         r  blockdesign_i/position_ball_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y118        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/C
    SLICE_X97Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/Q
                         net (fo=4, routed)           0.168     0.309    blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C_n_0
    SLICE_X97Y118        LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/U0/x_pos[8]_C_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/U0/x_pos[8]_C_i_1_n_0
    SLICE_X97Y118        FDCE                                         r  blockdesign_i/position_ball_0/U0/x_pos_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/angle_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/U0/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.209ns (58.500%)  route 0.148ns (41.500%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y120        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[0]/C
    SLICE_X96Y120        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blockdesign_i/position_ball_0/U0/angle_counter_reg[0]/Q
                         net (fo=9, routed)           0.148     0.312    blockdesign_i/position_ball_0/U0/angle_counter[0]
    SLICE_X98Y120        LUT6 (Prop_lut6_I4_O)        0.045     0.357 r  blockdesign_i/position_ball_0/U0/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    blockdesign_i/position_ball_0/U0/angle_counter[2]_i_1_n_0
    SLICE_X98Y120        FDCE                                         r  blockdesign_i/position_ball_0/U0/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     5.170    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     1.377 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.266    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.367 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     5.195    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.283 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.297    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.655    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.420ns  (logic 2.419ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    1.947     8.387 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.387    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.419ns  (logic 2.418ns (99.959%)  route 0.001ns (0.041%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     1.946     8.386 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.386    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    1.894     8.335 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.335    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 2.365ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.068     5.968    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.440 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.441    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     1.893     8.334 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.334    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    1.859     8.299 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.299    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     5.966    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.438 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.439    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     1.858     8.298 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.298    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    1.859     8.296 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     8.296    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803     1.803    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.990 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.101    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.828     1.828    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.916 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.883     3.799    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.900 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     5.964    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     6.436 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     6.437    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     1.858     8.295 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     8.295    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.983ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_O)     0.806     2.908 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.908    hdmi_out_data_p[0]
    K17                                                               r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_O)     0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.909    hdmi_out_data_p[2]
    J18                                                               r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y126        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y126        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    K17                  OBUFDS (Prop_obufds_I_OB)    0.807     2.909 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.909    hdmi_out_data_n[0]
    K18                                                               r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y122        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    J18                  OBUFDS (Prop_obufds_I_OB)    0.808     2.910 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.910    hdmi_out_data_n[2]
    H18                                                               r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 1.018ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_O)     0.841     2.944 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.944    hdmi_out_data_p[1]
    K19                                                               r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 1.019ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.705     1.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y130        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y130        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.102 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.103    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    K19                  OBUFDS (Prop_obufds_I_OB)    0.842     2.945 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.945    hdmi_out_data_n[1]
    J19                                                               r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.072ns  (logic 1.071ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_O)     0.894     2.996 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.996    hdmi_out_clk_p
    L16                                                               r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 1.072ns (99.907%)  route 0.001ns (0.093%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.600     0.600    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.650 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.544     1.194    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.220 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.704     1.924    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y128        OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     2.101 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     2.102    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    L16                  OBUFDS (Prop_obufds_I_OB)    0.895     2.997 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.997    hdmi_out_clk_n
    L17                                                               r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.164ns  (logic 15.175ns (44.418%)  route 18.989ns (55.582%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.767    32.572    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X84Y96         LUT6 (Prop_lut6_I4_O)        0.373    32.945 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.385    33.330    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X84Y96         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.678ns  (logic 15.175ns (45.059%)  route 18.503ns (54.941%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.665    32.470    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X84Y97         LUT6 (Prop_lut6_I3_O)        0.373    32.843 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    32.843    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X84Y97         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.623ns  (logic 15.175ns (45.133%)  route 18.448ns (54.867%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.610    32.415    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X87Y96         LUT6 (Prop_lut6_I3_O)        0.373    32.788 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    32.788    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X87Y96         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.621ns  (logic 15.175ns (45.136%)  route 18.446ns (54.864%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.608    32.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X87Y96         LUT6 (Prop_lut6_I3_O)        0.373    32.786 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    32.786    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X87Y96         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.406ns  (logic 15.175ns (45.425%)  route 18.231ns (54.575%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.394    32.199    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X84Y97         LUT6 (Prop_lut6_I3_O)        0.373    32.572 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    32.572    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X84Y97         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.323ns  (logic 15.175ns (45.540%)  route 18.148ns (54.460%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          0.970    31.775    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X87Y92         LUT6 (Prop_lut6_I3_O)        0.373    32.148 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.340    32.488    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X87Y92         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.319ns  (logic 15.175ns (45.544%)  route 18.144ns (54.456%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.307    32.112    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X88Y94         LUT6 (Prop_lut6_I3_O)        0.373    32.485 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    32.485    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X88Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.313ns  (logic 15.175ns (45.553%)  route 18.138ns (54.447%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.300    32.106    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X87Y94         LUT6 (Prop_lut6_I4_O)        0.373    32.479 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    32.479    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X87Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.312ns  (logic 15.175ns (45.554%)  route 18.137ns (54.446%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.299    32.104    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X88Y94         LUT6 (Prop_lut6_I4_O)        0.373    32.477 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    32.477    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X88Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.311ns  (logic 15.175ns (45.556%)  route 18.136ns (54.445%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.545     1.545 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.830    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.513 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.658    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.557 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.722    -0.835    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y88         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.379 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.939     0.560    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[12]
    DSP48_X3Y34          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.411 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.413    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1_n_106
    DSP48_X3Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.931 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0/P[1]
                         net (fo=30, routed)          3.411     9.343    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm1__0_n_104
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.124     9.467 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363/O
                         net (fo=1, routed)           0.000     9.467    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_363_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321/CO[3]
                         net (fo=1, routed)           0.000    10.000    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_321_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.323 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277/O[1]
                         net (fo=2, routed)           0.849    11.172    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_277_n_6
    SLICE_X83Y78         LUT3 (Prop_lut3_I2_O)        0.334    11.506 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211/O
                         net (fo=2, routed)           1.062    12.568    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_211_n_0
    SLICE_X83Y78         LUT4 (Prop_lut4_I3_O)        0.326    12.894 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215/O
                         net (fo=1, routed)           0.000    12.894    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_215_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.444 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    13.444    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.558 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    13.558    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.672 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.672    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.985 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34/O[3]
                         net (fo=2, routed)           1.528    15.513    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_34_n_4
    SLICE_X83Y98         LUT3 (Prop_lut3_I0_O)        0.334    15.847 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15/O
                         net (fo=2, routed)           0.859    16.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_15_n_0
    SLICE_X83Y98         LUT4 (Prop_lut4_I3_O)        0.326    17.031 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19/O
                         net (fo=1, routed)           0.000    17.031    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_19_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.581 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.581    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.695 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.001    17.696    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2/O[1]
                         net (fo=24, routed)          3.121    21.151    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[5]_i_2_n_6
    SLICE_X61Y87         LUT3 (Prop_lut3_I0_O)        0.329    21.480 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296/O
                         net (fo=4, routed)           0.867    22.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_296_n_0
    SLICE_X60Y86         LUT4 (Prop_lut4_I0_O)        0.332    22.678 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403/O
                         net (fo=1, routed)           0.000    22.678    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_403_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.210 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    23.210    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_345_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.544 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282/O[1]
                         net (fo=3, routed)           1.274    24.819    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_282_n_6
    SLICE_X66Y87         LUT3 (Prop_lut3_I1_O)        0.303    25.122 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344/O
                         net (fo=2, routed)           0.478    25.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_344_n_0
    SLICE_X66Y87         LUT5 (Prop_lut5_I4_O)        0.149    25.749 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272/O
                         net (fo=2, routed)           0.957    26.705    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_272_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.355    27.060 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276/O
                         net (fo=1, routed)           0.000    27.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_276_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.610 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    27.610    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_201_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.724 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    27.724    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_134_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.838 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.838    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.952 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.952    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.191 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6/O[2]
                         net (fo=3, routed)           1.491    29.682    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_6_n_5
    SLICE_X80Y91         LUT4 (Prop_lut4_I2_O)        0.302    29.984 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    29.984    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X80Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.534 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.534    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X80Y92         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.805 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.298    32.104    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X87Y94         LUT6 (Prop_lut6_I3_O)        0.373    32.477 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    32.477    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X87Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.834ns  (logic 0.337ns (40.399%)  route 0.497ns (59.601%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.545    -1.475    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDCE (Prop_fdce_C_Q)         0.337    -1.138 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.497    -0.640    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm
    SLICE_X86Y87         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.851ns  (logic 0.337ns (39.598%)  route 0.514ns (60.402%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.684    -1.336    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.337    -0.999 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.514    -0.484    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm
    SLICE_X109Y90        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.128ns  (logic 0.367ns (32.522%)  route 0.761ns (67.478%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.545    -1.475    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.761    -0.346    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X85Y87         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.281ns  (logic 0.467ns (36.455%)  route 0.814ns (63.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.545    -1.475    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.108 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.814    -0.293    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.100    -0.193 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X87Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.257ns  (logic 0.467ns (37.138%)  route 0.790ns (62.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.684    -1.336    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.367    -0.969 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.515    -0.454    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X107Y90        LUT6 (Prop_lut6_I5_O)        0.100    -0.354 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.276    -0.078    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X107Y90        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.438ns  (logic 0.467ns (32.465%)  route 0.971ns (67.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.545    -1.475    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.108 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.971    -0.136    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X88Y94         LUT6 (Prop_lut6_I5_O)        0.100    -0.036 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.036    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X88Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.444ns  (logic 0.467ns (32.332%)  route 0.977ns (67.668%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.545    -1.475    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.977    -0.130    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X88Y94         LUT6 (Prop_lut6_I0_O)        0.100    -0.030 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X88Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.460ns  (logic 0.467ns (31.985%)  route 0.993ns (68.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.545    -1.475    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.993    -0.114    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.100    -0.014 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.014    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X87Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 0.467ns (31.703%)  route 1.006ns (68.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.545    -1.475    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDCE (Prop_fdce_C_Q)         0.367    -1.108 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.006    -0.101    blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_enable
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.100    -0.001 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.001    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X87Y94         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.386ns  (logic 0.367ns (26.476%)  route 1.019ns (73.524%))
  Logic Levels:           0  
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.684    -1.336    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.367    -0.969 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.019     0.051    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable
    SLICE_X109Y86        LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.829ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.351ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                     40.000    40.000 f  
    Y9                                                0.000    40.000 f  ext_clk (IN)
                         net (fo=0)                   0.000    40.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501    40.501 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    40.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204    37.777 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564    38.341    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.370 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.844    39.214    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.829ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.351ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.452    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.803    21.803    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793    18.010 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889    19.899    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101    20.000 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.803    21.803    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.595     0.595    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.555 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.026    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.595    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        50.183ns  (logic 22.177ns (44.192%)  route 28.006ns (55.808%))
  Logic Levels:           45  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=3 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/G
    SLICE_X87Y94         LDCE (EnToQ_ldce_G_Q)        0.734     0.734 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.049     1.783    blockdesign_i/controllers/controller_ultrasonic_1/U0/distance_mm__0[2]
    SLICE_X90Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.907 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16/O
                         net (fo=1, routed)           0.000     1.907    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_16_n_0
    SLICE_X90Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.440 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.440    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_4_n_0
    SLICE_X90Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.557 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.557    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_3_n_0
    SLICE_X90Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.872 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_i_2/O[3]
                         net (fo=1, routed)           0.728     3.600    blockdesign_i/controllers/controller_ultrasonic_1/U0/A[12]
    DSP48_X3Y38          DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.624 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/value1/P[10]
                         net (fo=26, routed)          2.729    10.353    blockdesign_i/controllers/controller_ultrasonic_1/U0/value1_n_95
    SLICE_X82Y100        LUT3 (Prop_lut3_I2_O)        0.148    10.501 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.328    10.830    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_73_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    11.419 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.419    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_38_n_0
    SLICE_X84Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.533 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.533    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[0]_INST_0_i_22_n_0
    SLICE_X84Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.647 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.647    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_12_n_0
    SLICE_X84Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.981 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_37/O[1]
                         net (fo=3, routed)           1.385    13.365    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_37_n_6
    SLICE_X91Y102        LUT3 (Prop_lut3_I2_O)        0.303    13.668 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_10/O
                         net (fo=2, routed)           1.392    15.060    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_10_n_0
    SLICE_X82Y102        LUT5 (Prop_lut5_I0_O)        0.157    15.217 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_2/O
                         net (fo=2, routed)           0.798    16.015    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_2_n_0
    SLICE_X87Y102        LUT6 (Prop_lut6_I0_O)        0.355    16.370 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    16.370    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_6_n_0
    SLICE_X87Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.771 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.771    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[4]_INST_0_i_1_n_0
    SLICE_X87Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.885 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.885    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_4_n_0
    SLICE_X87Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.219 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.390    18.609    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_117_n_6
    SLICE_X90Y100        LUT3 (Prop_lut3_I0_O)        0.329    18.938 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.578    19.516    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_112_n_0
    SLICE_X88Y101        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    20.246 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.246    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_54_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.580 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           1.097    21.676    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_29_n_6
    SLICE_X86Y104        LUT4 (Prop_lut4_I1_O)        0.303    21.979 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.979    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_28_n_0
    SLICE_X86Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.492 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.408    23.900    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_9_n_0
    SLICE_X90Y99         LUT5 (Prop_lut5_I1_O)        0.146    24.046 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.047    25.093    blockdesign_i/controllers/controller_ultrasonic_1/U0/value[8]_INST_0_i_5_n_0
    SLICE_X92Y96         LUT5 (Prop_lut5_I4_O)        0.328    25.421 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/value[6]_INST_0/O
                         net (fo=1, routed)           0.811    26.232    blockdesign_i/controllers/controller_interconn_0/U0/value_r_2[6]
    SLICE_X92Y95         LUT3 (Prop_lut3_I0_O)        0.152    26.384 r  blockdesign_i/controllers/controller_interconn_0/U0/value_r_o[6]_INST_0/O
                         net (fo=1, routed)           0.584    26.968    blockdesign_i/position_paddles_0/U0/controller_value_r[6]
    DSP48_X3Y40          DSP48E1 (Prop_dsp48e1_B[6]_P[13])
                                                      3.880    30.848 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0/P[13]
                         net (fo=6, routed)           1.393    32.241    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y0_n_92
    SLICE_X94Y101        LUT2 (Prop_lut2_I0_O)        0.124    32.365 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.365    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_10_n_0
    SLICE_X94Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.898 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.898    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X94Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    33.213 f  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          2.057    35.270    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[1]_INST_0_i_1_n_4
    SLICE_X95Y95         LUT1 (Prop_lut1_I0_O)        0.307    35.577 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    35.577    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_134_n_0
    SLICE_X95Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.127 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    36.127    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_117_n_0
    SLICE_X95Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.440 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94/O[3]
                         net (fo=2, routed)           1.107    37.547    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_94_n_4
    SLICE_X92Y98         LUT3 (Prop_lut3_I1_O)        0.335    37.882 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_54/O
                         net (fo=2, routed)           0.708    38.590    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_54_n_0
    SLICE_X92Y98         LUT4 (Prop_lut4_I3_O)        0.331    38.921 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_58/O
                         net (fo=1, routed)           0.000    38.921    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_58_n_0
    SLICE_X92Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    39.297 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.297    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_31_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.612 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14/O[3]
                         net (fo=3, routed)           1.116    40.728    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_14_n_4
    SLICE_X93Y100        LUT4 (Prop_lut4_I1_O)        0.307    41.035 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    41.035    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_13_n_0
    SLICE_X93Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.567 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          0.996    42.562    blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X96Y101        LUT5 (Prop_lut5_I1_O)        0.124    42.686 r  blockdesign_i/position_paddles_0/U0/paddle_r_pos_y[0]_INST_0/O
                         net (fo=20, routed)          3.220    45.907    blockdesign_i/paint_paddle_r/U0/rect_pos_y[0]
    SLICE_X59Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    46.563 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    46.563    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    46.876 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0/O[3]
                         net (fo=1, routed)           0.881    47.757    blockdesign_i/paint_paddle_r/U0/pxl_value_o2__6_carry__0_n_4
    SLICE_X58Y106        LUT2 (Prop_lut2_I1_O)        0.306    48.063 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1/O
                         net (fo=1, routed)           0.000    48.063    blockdesign_i/paint_paddle_r/U0/__21_carry__0_i_1_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.439 r  blockdesign_i/paint_paddle_r/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.439    blockdesign_i/paint_paddle_r/U0/__21_carry__0_n_0
    SLICE_X58Y107        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.668 f  blockdesign_i/paint_paddle_r/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           1.205    49.873    blockdesign_i/paint_paddle_r/U0/__21_carry__1_n_1
    SLICE_X91Y113        LUT6 (Prop_lut6_I2_O)        0.310    50.183 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    50.183    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y113        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.777     1.777    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X91Y113        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        48.358ns  (logic 20.034ns (41.429%)  route 28.324ns (58.571%))
  Logic Levels:           44  (CARRY4=24 DSP48E1=2 LDCE=1 LUT2=3 LUT3=5 LUT4=3 LUT5=4 LUT6=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/G
    SLICE_X107Y86        LDCE (EnToQ_ldce_G_Q)        0.734     0.734 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm_reg[1]/Q
                         net (fo=2, routed)           1.060     1.794    blockdesign_i/controllers/controller_ultrasonic_0/U0/distance_mm__0[1]
    SLICE_X106Y89        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.450 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.450    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_4_n_0
    SLICE_X106Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.564 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.564    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_3_n_0
    SLICE_X106Y91        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.898 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_i_2/O[1]
                         net (fo=1, routed)           0.911     3.809    blockdesign_i/controllers/controller_ultrasonic_0/U0/A[10]
    DSP48_X4Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      4.020     7.829 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/value1/P[2]
                         net (fo=21, routed)          2.087     9.915    blockdesign_i/controllers/controller_ultrasonic_0/U0/value1_n_103
    SLICE_X109Y91        LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119/O
                         net (fo=1, routed)           0.469    10.509    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_119_n_0
    SLICE_X108Y90        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.905 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    10.905    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X108Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.022 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    11.022    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X108Y92        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.261 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38/O[2]
                         net (fo=3, routed)           1.196    12.457    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_38_n_5
    SLICE_X103Y92        LUT3 (Prop_lut3_I2_O)        0.301    12.758 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40/O
                         net (fo=3, routed)           0.807    13.565    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_40_n_0
    SLICE_X103Y91        LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15/O
                         net (fo=2, routed)           1.020    14.710    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_15_n_0
    SLICE_X105Y92        LUT6 (Prop_lut6_I0_O)        0.124    14.834 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    14.834    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_19_n_0
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.366 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.366    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_2_n_0
    SLICE_X105Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.480 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.480    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X105Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.594 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.594    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X105Y95        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.907 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4/O[3]
                         net (fo=11, routed)          1.745    17.652    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_4_n_4
    SLICE_X103Y99        LUT3 (Prop_lut3_I1_O)        0.306    17.958 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144/O
                         net (fo=1, routed)           0.629    18.586    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_144_n_0
    SLICE_X104Y97        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    18.990 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    18.990    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_108_n_0
    SLICE_X104Y98        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.305 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54/O[3]
                         net (fo=3, routed)           1.285    20.590    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_54_n_4
    SLICE_X105Y101       LUT4 (Prop_lut4_I2_O)        0.307    20.897 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.000    20.897    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_52_n_0
    SLICE_X105Y101       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.447 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.447    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_20_n_0
    SLICE_X105Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.561 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.034    22.595    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X103Y100       LUT5 (Prop_lut5_I1_O)        0.150    22.745 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.001    23.746    blockdesign_i/controllers/controller_ultrasonic_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.326    24.072 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/value[3]_INST_0/O
                         net (fo=1, routed)           0.825    24.897    blockdesign_i/controllers/controller_interconn_0/U0/value_l_2[3]
    SLICE_X100Y98        LUT3 (Prop_lut3_I0_O)        0.148    25.045 r  blockdesign_i/controllers/controller_interconn_0/U0/value_l_o[3]_INST_0/O
                         net (fo=1, routed)           0.874    25.919    blockdesign_i/position_paddles_0/U0/controller_value_l[3]
    DSP48_X3Y39          DSP48E1 (Prop_dsp48e1_B[3]_P[13])
                                                      3.860    29.779 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0/P[13]
                         net (fo=6, routed)           2.294    32.072    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y0_n_92
    SLICE_X60Y96         LUT2 (Prop_lut2_I0_O)        0.124    32.196 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.196    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_10_n_0
    SLICE_X60Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.746 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.746    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X60Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.860 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.860    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[1]_INST_0_i_1_n_0
    SLICE_X60Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.974 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.974    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[5]_INST_0_i_1_n_0
    SLICE_X60Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.308 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1/O[1]
                         net (fo=11, routed)          1.832    35.141    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[9]_INST_0_i_1_n_6
    SLICE_X54Y94         LUT2 (Prop_lut2_I0_O)        0.303    35.444 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106/O
                         net (fo=1, routed)           0.000    35.444    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_106_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    35.824 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64/CO[3]
                         net (fo=1, routed)           0.000    35.824    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_64_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.941 f  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42/CO[3]
                         net (fo=8, routed)           1.410    37.350    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_42_n_0
    SLICE_X55Y97         LUT3 (Prop_lut3_I2_O)        0.152    37.502 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16/O
                         net (fo=2, routed)           0.668    38.170    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_16_n_0
    SLICE_X55Y97         LUT4 (Prop_lut4_I3_O)        0.326    38.496 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000    38.496    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_20_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    39.076 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           0.983    40.058    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_3_n_5
    SLICE_X58Y97         LUT4 (Prop_lut4_I1_O)        0.302    40.360 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    40.360    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_10_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.736 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          2.585    43.321    blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I1_O)        0.124    43.445 r  blockdesign_i/position_paddles_0/U0/paddle_l_pos_y[10]_INST_0/O
                         net (fo=15, routed)          1.768    45.213    blockdesign_i/paint_paddle_l/U0/rect_pos_y[10]
    SLICE_X82Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.374    45.587 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__1/O[2]
                         net (fo=1, routed)           0.921    46.509    blockdesign_i/paint_paddle_l/U0/pxl_value_o2__6_carry__1_n_5
    SLICE_X84Y111        LUT2 (Prop_lut2_I1_O)        0.301    46.810 r  blockdesign_i/paint_paddle_l/U0/__21_carry__1_i_1/O
                         net (fo=1, routed)           0.000    46.810    blockdesign_i/paint_paddle_l/U0/__21_carry__1_i_1_n_0
    SLICE_X84Y111        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    47.124 f  blockdesign_i/paint_paddle_l/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.921    48.045    blockdesign_i/paint_paddle_l/U0/__21_carry__1_n_1
    SLICE_X91Y115        LUT6 (Prop_lut6_I2_O)        0.313    48.358 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    48.358    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y115        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.776     1.776    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X91Y115        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.713ns  (logic 5.058ns (34.378%)  route 9.655ns (65.622%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LDCE=1 LUT1=1 LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 r  reset_IBUF_inst/O
                         net (fo=23, routed)          3.632     5.180    blockdesign_i/util_vector_logic_2/Op1[0]
    SLICE_X103Y118       LUT2 (Prop_lut2_I0_O)        0.124     5.304 r  blockdesign_i/util_vector_logic_2/Res[0]_INST_0/O
                         net (fo=58, routed)          1.382     6.686    blockdesign_i/position_ball_0/U0/reset
    SLICE_X86Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.810 r  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.788     7.599    blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_i_2_n_0
    SLICE_X87Y113        LDCE (SetClr_ldce_CLR_Q)     0.885     8.484 f  blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC/Q
                         net (fo=3, routed)           0.682     9.166    blockdesign_i/position_ball_0/U0/y_pos_reg[3]_LDC_n_0
    SLICE_X86Y113        LUT3 (Prop_lut3_I1_O)        0.124     9.290 f  blockdesign_i/position_ball_0/U0/ball_pox_y[3]_INST_0/O
                         net (fo=60, routed)          1.549    10.839    blockdesign_i/paint_ball/U0/rect_pos_y[3]
    SLICE_X84Y117        LUT1 (Prop_lut1_I0_O)        0.124    10.963 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_i_1/O
                         net (fo=1, routed)           0.000    10.963    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_i_1_n_0
    SLICE_X84Y117        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.364 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry/CO[3]
                         net (fo=1, routed)           0.000    11.364    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry_n_0
    SLICE_X84Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.698 r  blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0/O[1]
                         net (fo=1, routed)           0.958    12.655    blockdesign_i/paint_ball/U0/pxl_value_o2__6_carry__0_n_6
    SLICE_X85Y115        LUT2 (Prop_lut2_I1_O)        0.303    12.958 r  blockdesign_i/paint_ball/U0/__21_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.958    blockdesign_i/paint_ball/U0/__21_carry__0_i_3_n_0
    SLICE_X85Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.508 r  blockdesign_i/paint_ball/U0/__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.508    blockdesign_i/paint_ball/U0/__21_carry__0_n_0
    SLICE_X85Y116        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.736 f  blockdesign_i/paint_ball/U0/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.664    14.400    blockdesign_i/paint_ball/U0/__21_carry__1_n_1
    SLICE_X91Y117        LUT5 (Prop_lut5_I1_O)        0.313    14.713 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    14.713    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y117        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.609     1.609    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.816 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         1.774     1.774    blockdesign_i/paint_ball/U0/clk
    SLICE_X91Y117        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/U0/x_pos_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.063ns  (logic 0.394ns (37.081%)  route 0.669ns (62.919%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y115        FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/U0/x_pos_reg[10]/C
    SLICE_X95Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/U0/x_pos_reg[10]/Q
                         net (fo=9, routed)           0.313     0.454    blockdesign_i/paint_ball/U0/rect_pos_x[10]
    SLICE_X95Y117        LUT2 (Prop_lut2_I1_O)        0.043     0.497 r  blockdesign_i/paint_ball/U0/pxl_value_o4_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.497    blockdesign_i/paint_ball/U0/pxl_value_o4_carry__0_i_1_n_0
    SLICE_X95Y117        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     0.593 r  blockdesign_i/paint_ball/U0/pxl_value_o4_carry__0/CO[1]
                         net (fo=1, routed)           0.356     0.949    blockdesign_i/paint_ball/U0/pxl_value_o4_carry__0_n_2
    SLICE_X91Y117        LUT5 (Prop_lut5_I2_O)        0.114     1.063 r  blockdesign_i/paint_ball/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.063    blockdesign_i/paint_ball/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y117        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.956     0.956    blockdesign_i/paint_ball/U0/clk
    SLICE_X91Y117        FDRE                                         r  blockdesign_i/paint_ball/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.345ns (17.846%)  route 1.588ns (82.154%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=51, routed)          1.588     1.888    blockdesign_i/paint_paddle_l/U0/enable
    SLICE_X91Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.933 r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.933    blockdesign_i/paint_paddle_l/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y115        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.958     0.958    blockdesign_i/paint_paddle_l/U0/clk
    SLICE_X91Y115        FDRE                                         r  blockdesign_i/paint_paddle_l/U0/pxl_value_o_reg/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.002ns  (logic 0.345ns (17.227%)  route 1.657ns (82.773%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  enable_IBUF_inst/O
                         net (fo=51, routed)          1.657     1.957    blockdesign_i/paint_paddle_r/U0/enable
    SLICE_X91Y113        LUT6 (Prop_lut6_I5_O)        0.045     2.002 r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.002    blockdesign_i/paint_paddle_r/U0/pxl_value_o_i_1_n_0
    SLICE_X91Y113        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.862     0.862    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.605 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=780, routed)         0.959     0.959    blockdesign_i/paint_paddle_r/U0/clk
    SLICE_X91Y113        FDRE                                         r  blockdesign_i/paint_paddle_r/U0/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay           328 Endpoints
Min Delay           328 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X86Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X86Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X86Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X86Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X86Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X86Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X86Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X86Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X87Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X87Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X87Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.586ns  (logic 1.698ns (19.778%)  route 6.887ns (80.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT2 (Prop_lut2_I0_O)        0.150     6.958 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.627     8.586    blockdesign_i/controllers/controller_ultrasonic_1/U0/timer_value0
    SLICE_X87Y80         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.538    -1.482    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y80         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.321ns  (logic 1.672ns (20.094%)  route 6.649ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.932 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.389     8.321    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter0
    SLICE_X88Y92         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.548    -1.472    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y92         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.321ns  (logic 1.672ns (20.094%)  route 6.649ns (79.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         1.548     1.548 f  reset_IBUF_inst/O
                         net (fo=23, routed)          5.260     6.808    blockdesign_i/controllers/controller_ultrasonic_1/U0/reset
    SLICE_X89Y87         LUT3 (Prop_lut3_I1_O)        0.124     6.932 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.389     8.321    blockdesign_i/controllers/controller_ultrasonic_1/U0/counter0
    SLICE_X88Y92         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.636    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.801 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.110    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.019 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         1.548    -1.472    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X88Y92         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/counter_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.186%)  route 0.146ns (50.814%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/C
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[0]/Q
                         net (fo=6, routed)           0.146     0.287    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[0]
    SLICE_X107Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.986    -0.644    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X107Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.203ns (59.852%)  route 0.136ns (40.148%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.136     0.294    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X109Y89        LUT5 (Prop_lut5_I1_O)        0.045     0.339 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[0]
    SLICE_X109Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.905    -0.725    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.206ns (60.204%)  route 0.136ns (39.796%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y90        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/G
    SLICE_X109Y90        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.136     0.294    blockdesign_i/controllers/controller_ultrasonic_0/U0/go_to_next
    SLICE_X109Y89        LUT5 (Prop_lut5_I0_O)        0.048     0.342 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    blockdesign_i/controllers/controller_ultrasonic_0/U0/next_state[1]
    SLICE_X109Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.905    -0.725    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y89        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.285ns (77.635%)  route 0.082ns (22.365%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
    SLICE_X86Y87         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.082     0.322    blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next
    SLICE_X87Y87         LUT5 (Prop_lut5_I1_O)        0.045     0.367 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    blockdesign_i/controllers/controller_ultrasonic_1/U0/next_state[0]
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.851    -0.779    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.288ns (77.816%)  route 0.082ns (22.184%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/G
    SLICE_X86Y87         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 f  blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.082     0.322    blockdesign_i/controllers/controller_ultrasonic_1/U0/go_to_next
    SLICE_X87Y87         LUT5 (Prop_lut5_I0_O)        0.048     0.370 r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    blockdesign_i/controllers/controller_ultrasonic_1/U0/next_state[1]
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.851    -0.779    blockdesign_i/controllers/controller_ultrasonic_1/U0/clk
    SLICE_X87Y87         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.262ns (60.393%)  route 0.172ns (39.607%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
    SLICE_X109Y86        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.172     0.389    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable__0
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.045     0.434 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[16]_i_1/O
                         net (fo=1, routed)           0.000     0.434    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[16]_i_1_n_0
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.901    -0.729    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[16]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.262ns (60.254%)  route 0.173ns (39.746%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
    SLICE_X109Y86        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.173     0.390    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable__0
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.045     0.435 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[18]_i_1/O
                         net (fo=1, routed)           0.000     0.435    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[18]_i_1_n_0
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.901    -0.729    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[18]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.265ns (60.665%)  route 0.172ns (39.335%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
    SLICE_X109Y86        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.172     0.389    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable__0
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.048     0.437 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[17]_i_1/O
                         net (fo=1, routed)           0.000     0.437    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[17]_i_1_n_0
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.901    -0.729    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[17]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.266ns (60.616%)  route 0.173ns (39.384%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/G
    SLICE_X109Y86        LDCE (EnToQ_ldce_G_Q)        0.217     0.217 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.173     0.390    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_enable__0
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.049     0.439 r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_2/O
                         net (fo=1, routed)           0.000     0.439    blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value[19]_i_2_n_0
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.901    -0.729    blockdesign_i/controllers/controller_ultrasonic_0/U0/clk
    SLICE_X109Y84        FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/U0/trigger_timer_value_reg[19]/C

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.851%)  route 0.332ns (72.149%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.876ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y117       FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/C
    SLICE_X106Y117       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  blockdesign_i/score_counter_0/U0/score_right_u_reg[1]/Q
                         net (fo=5, routed)           0.332     0.460    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/value[1]
    SLICE_X109Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  ext_clk (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.501     0.501 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.223 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.659    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=252, routed)         0.986    -0.644    blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/clk
    SLICE_X109Y116       FDRE                                         r  blockdesign_i/paint_scoreboard/paint_seg_r/seven_seg_display_co_0/U0/state_reg[1]/C





