$date
	Thu Sep 20 16:05:06 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder2x4_always_tb $end
$scope module decoder2x4_always_tb $end
$var wire 1 ! en $end
$var wire 2 " in [1:0] $end
$var reg 4 # result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 #
b0 "
1!
$end
#10
b100 #
b10 "
#20
b10 #
b1 "
#30
b1000 #
b11 "
