Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Feb 16 23:06:29 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 24 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.137        0.000                      0                   40        0.037        0.000                      0                   40        3.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0          96.137        0.000                      0                   40        0.187        0.000                      0                   40       49.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0_1        96.146        0.000                      0                   40        0.187        0.000                      0                   40       49.500        0.000                       0                    26  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10M_clk_wiz_0_1  clk_10M_clk_wiz_0         96.137        0.000                      0                   40        0.037        0.000                      0                   40  
clk_10M_clk_wiz_0    clk_10M_clk_wiz_0_1       96.137        0.000                      0                   40        0.037        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.153ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.531    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.531    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.153    

Slack (MET) :             96.153ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.531    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.531    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[13]/Q
                         net (fo=1, routed)           0.121    -0.337    dac/tmp_reg_reg_n_0_[13]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.075    -0.523    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[12]/Q
                         net (fo=1, routed)           0.123    -0.335    dac/tmp_reg_reg_n_0_[12]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.551    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.321    clk0/tmp_reg_reg[7]_0[2]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.276 r  clk0/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    dac/D[3]
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.494    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.354    dac/tmp_reg_reg_n_0_[8]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.025    -0.573    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[14]/Q
                         net (fo=1, routed)           0.119    -0.351    dac/tmp_reg_reg_n_0_[14]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.017    -0.581    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.300    clk0/tmp_reg_reg[7]_0[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  clk0/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    dac/D[2]
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.092    -0.507    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.685%)  route 0.175ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[11]/Q
                         net (fo=1, routed)           0.175    -0.283    dac/tmp_reg_reg_n_0_[11]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.551    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.415%)  route 0.203ns (52.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.252    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.042    -0.210 r  clk0/period_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    clk0/p_0_in[1]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.489    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.968%)  route 0.184ns (59.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.184    -0.286    dac/p_1_in
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    dac/CLK
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.017    -0.566    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.306%)  route 0.205ns (52.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.205    -0.250    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  clk0/period_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    clk0/p_0_in[3]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.489    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y27      dac/dac_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y27      dac/dac_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y26      dac/tmp_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y26      dac/tmp_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      dac/tmp_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      dac/tmp_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      dac/tmp_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.146ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.140    98.947    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.518    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         98.518    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.146    

Slack (MET) :             96.163ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.541    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.541    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.163    

Slack (MET) :             96.163ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.541    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.541    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[13]/Q
                         net (fo=1, routed)           0.121    -0.337    dac/tmp_reg_reg_n_0_[13]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.075    -0.523    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[12]/Q
                         net (fo=1, routed)           0.123    -0.335    dac/tmp_reg_reg_n_0_[12]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.551    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.321    clk0/tmp_reg_reg[7]_0[2]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.276 r  clk0/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    dac/D[3]
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.494    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.354    dac/tmp_reg_reg_n_0_[8]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.025    -0.573    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[14]/Q
                         net (fo=1, routed)           0.119    -0.351    dac/tmp_reg_reg_n_0_[14]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.017    -0.581    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.300    clk0/tmp_reg_reg[7]_0[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  clk0/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    dac/D[2]
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.092    -0.507    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.685%)  route 0.175ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[11]/Q
                         net (fo=1, routed)           0.175    -0.283    dac/tmp_reg_reg_n_0_[11]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.551    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.415%)  route 0.203ns (52.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.252    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.042    -0.210 r  clk0/period_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    clk0/p_0_in[1]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.489    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.968%)  route 0.184ns (59.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.184    -0.286    dac/p_1_in
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    dac/CLK
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.017    -0.566    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.306%)  route 0.205ns (52.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.205    -0.250    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  clk0/period_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    clk0/p_0_in[3]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.489    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y27      clk0/period_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y27      dac/dac_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y27      dac/dac_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y26      dac/tmp_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y26      dac/tmp_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y25      dac/tmp_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      dac/tmp_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      dac/tmp_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y25      dac/tmp_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y27      clk0/period_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.153ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.531    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.531    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.153    

Slack (MET) :             96.153ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.531    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.531    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[13]/Q
                         net (fo=1, routed)           0.121    -0.337    dac/tmp_reg_reg_n_0_[13]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.075    -0.374    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[12]/Q
                         net (fo=1, routed)           0.123    -0.335    dac/tmp_reg_reg_n_0_[12]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.402    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.321    clk0/tmp_reg_reg[7]_0[2]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.276 r  clk0/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    dac/D[3]
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.345    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.354    dac/tmp_reg_reg_n_0_[8]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.025    -0.424    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[14]/Q
                         net (fo=1, routed)           0.119    -0.351    dac/tmp_reg_reg_n_0_[14]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.017    -0.432    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.300    clk0/tmp_reg_reg[7]_0[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  clk0/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    dac/D[2]
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.092    -0.358    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.685%)  route 0.175ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[11]/Q
                         net (fo=1, routed)           0.175    -0.283    dac/tmp_reg_reg_n_0_[11]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.402    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.415%)  route 0.203ns (52.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.252    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.042    -0.210 r  clk0/period_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    clk0/p_0_in[1]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.340    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.968%)  route 0.184ns (59.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.184    -0.286    dac/p_1_in
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    dac/CLK
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.017    -0.417    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.306%)  route 0.205ns (52.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.205    -0.250    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  clk0/period_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    clk0/p_0_in[3]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.340    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.137ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.720%)  route 2.423ns (74.280%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 98.509 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  clk0/period_count_reg[3]/Q
                         net (fo=6, routed)           0.814     0.343    clk0/period_count_reg[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.296     0.639 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.975     1.614    clk0/period_count_reg[6]_0
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.124     1.738 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.633     2.371    dac/sync_OBUF
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504    98.509    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.578    99.086    
                         clock uncertainty           -0.149    98.937    
    SLICE_X0Y26          FDRE (Setup_fdre_C_R)       -0.429    98.508    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                 96.137    

Slack (MET) :             96.153ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.531    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.531    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.153    

Slack (MET) :             96.153ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 0.704ns (21.538%)  route 2.565ns (78.462%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.621    -0.891    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.435 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           1.318     0.883    clk0/period_count_reg[0]
    SLICE_X0Y27          LUT4 (Prop_lut4_I0_O)        0.124     1.007 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     1.678    clk0/period_count[6]_i_3_n_0
    SLICE_X0Y27          LUT4 (Prop_lut4_I3_O)        0.124     1.802 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.576     2.378    clk0/clear
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.505    98.510    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X1Y27          FDRE (Setup_fdre_C_R)       -0.429    98.531    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         98.531    
                         arrival time                          -2.378    
  -------------------------------------------------------------------
                         slack                                 96.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[13]/Q
                         net (fo=1, routed)           0.121    -0.337    dac/tmp_reg_reg_n_0_[13]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.075    -0.374    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.488%)  route 0.123ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[12]/Q
                         net (fo=1, routed)           0.123    -0.335    dac/tmp_reg_reg_n_0_[12]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[13]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.402    dac/tmp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.321    clk0/tmp_reg_reg[7]_0[2]
    SLICE_X0Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.276 r  clk0/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    dac/D[3]
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X0Y25          FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.149    -0.437    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.092    -0.345    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[8]/Q
                         net (fo=1, routed)           0.116    -0.354    dac/tmp_reg_reg_n_0_[8]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.025    -0.424    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[14]/Q
                         net (fo=1, routed)           0.119    -0.351    dac/tmp_reg_reg_n_0_[14]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.017    -0.432    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582    -0.599    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  dac/tmp_reg_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.300    clk0/tmp_reg_reg[7]_0[1]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.045    -0.255 r  clk0/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    dac/D[2]
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850    -0.840    dac/CLK
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.149    -0.450    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.092    -0.358    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.685%)  route 0.175ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  dac/tmp_reg_reg[11]/Q
                         net (fo=1, routed)           0.175    -0.283    dac/tmp_reg_reg_n_0_[11]
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851    -0.839    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[12]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.047    -0.402    dac/tmp_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.415%)  route 0.203ns (52.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.203    -0.252    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.042    -0.210 r  clk0/period_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    clk0/p_0_in[1]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.340    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.968%)  route 0.184ns (59.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583    -0.598    dac/CLK
    SLICE_X0Y26          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.184    -0.286    dac/p_1_in
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    dac/CLK
    SLICE_X0Y27          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.149    -0.434    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.017    -0.417    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.306%)  route 0.205ns (52.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.585    -0.596    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  clk0/period_count_reg[0]/Q
                         net (fo=9, routed)           0.205    -0.250    clk0/period_count_reg[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.043    -0.207 r  clk0/period_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    clk0/p_0_in[3]
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.853    -0.837    clk0/clk_10M
    SLICE_X1Y27          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.340    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.132    





