# Design_and_Simulate_the_Memory_Design_using_verilog_HDL