#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Aug  2 00:35:17 2025
# Process ID         : 44252
# Current directory  : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent49484 C:\JHU_Classes\RISC_V\riscv-cpu\RTL\CPUs\RISCVsinglecycleint\RISCVsinglecycleint.xpr
# Log file           : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/vivado.log
# Journal file       : C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint\vivado.jou
# Running On         : QianPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i9-12900H
# CPU Frequency      : 2918 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16848 MB
# Swap memory        : 31138 MB
# Total Virtual      : 47986 MB
# Available Virtual  : 15582 MB
#-----------------------------------------------------------
start_gui
open_project C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycle/sc_computer_tb_behav.wcfg
source sc_computer_tb.tcl
run 10000 ns
relaunch_sim
run 10000 ns
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property CONFIG.C_NUM_OF_PROBES {22} [get_ips ila_0]
generate_target all [get_files  C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
catch { [ delete_ip_run [get_ips -all ila_0] ] }
export_ip_user_files -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
export_simulation -lib_map_path [list {modelsim=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/modelsim} {questa=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/questa} {riviera=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/riviera} {activehdl=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/activehdl}] -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/sim_scripts -ip_user_files_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files -ipstatic_source_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property CONFIG.C_NUM_OF_PROBES {23} [get_ips ila_0]
generate_target all [get_files  C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs ila_0_synth_1 -jobs 10
wait_on_run ila_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/modelsim} {questa=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/questa} {riviera=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/riviera} {activehdl=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/activehdl}] -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/sim_scripts -ip_user_files_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files -ipstatic_source_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs ila_0_synth_1 -jobs 10
wait_on_run ila_0_synth_1
export_simulation -lib_map_path [list {modelsim=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/modelsim} {questa=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/questa} {riviera=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/riviera} {activehdl=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/activehdl}] -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/sim_scripts -ip_user_files_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files -ipstatic_source_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_target all [get_files  C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
export_ip_user_files -of_objects  [get_files  C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset ila_0] C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
generate_target all [get_files  C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci]
export_simulation -lib_map_path [list {modelsim=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/modelsim} {questa=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/questa} {riviera=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/riviera} {activehdl=C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.cache/compile_simlib/activehdl}] -of_objects [get_files C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/sim_scripts -ip_user_files_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files -ipstatic_source_dir C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes intr_synced -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {counter} {dbg_dmem_addr} {dbg_dmem_ce} {dbg_dmem_din} {dbg_dmem_we} {dbg_halt_cpu} {dbg_imem_addr} {dbg_imem_ce} {dbg_imem_din} {dbg_imem_we} {i_ecall} {inst} {intr_synced} {IO_7SEG_N} {IO_7SEGEN_N} {IO_LED} {IO_Switch} {lock} {overflow} {pc} {SI_ClkIn} {SI_Reset_N} {unimplemented_inst} }
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes intr_synced -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes i_ecall -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"my_ila"}]
close_sim
save_wave_config {C:/JHU_Classes/RISC_V/riscv-cpu/RTL/CPUs/RISCVsinglecycleint/RISCVsinglecycleint.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
