{"Source Block": ["hdl/library/xilinx/common/ad_data_in.v@119:153@HdlStmIf", "  endgenerate\n\n  // idelay\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYE2 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"IDATAIN\"),\n    .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n    .IDELAY_TYPE (\"VAR_LOAD\"),\n    .IDELAY_VALUE (0),\n    .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n    .PIPE_SEL (\"FALSE\"),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_rx_data_idelay (\n    .CE (1'b0),\n    .INC (1'b0),\n    .DATAIN (1'b0),\n    .LDPIPEEN (1'b0),\n    .CINVCTRL (1'b0),\n    .REGRST (1'b0),\n    .C (up_clk),\n    .IDATAIN (rx_data_ibuf_s),\n    .DATAOUT (rx_data_idelay_s),\n    .LD (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end\n  endgenerate\n\n  generate\n  if ((IODELAY_FPGA_TECHNOLOGY == ULTRASCALE) || (IODELAY_FPGA_TECHNOLOGY == ULTRASCALE_PLUS)) begin\n  assign up_drdata = up_drdata_s[8:4];\n"], "Clone Blocks": [["hdl/library/xilinx/common/ad_data_out.v@125:159", "  endgenerate\n\n  // odelay\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == SEVEN_SERIES) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  ODELAYE2 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"ODATAIN\"),\n    .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n    .ODELAY_TYPE (\"VAR_LOAD\"),\n    .ODELAY_VALUE (0),\n    .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n    .PIPE_SEL (\"FALSE\"),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_tx_data_odelay (\n    .CE (1'b0),\n    .CLKIN (1'b0),\n    .INC (1'b0),\n    .LDPIPEEN (1'b0),\n    .CINVCTRL (1'b0),\n    .REGRST (1'b0),\n    .C (up_clk),\n    .ODATAIN (tx_data_oddr_s),\n    .DATAOUT (tx_data_odelay_s),\n    .LD (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end\n  endgenerate\n\n  generate\n  if (IODELAY_FPGA_TECHNOLOGY == NONE) begin\n  assign up_drdata = 5'd0;\n"]], "Diff Content": {"Delete": [[125, "  (* IODELAY_GROUP = IODELAY_GROUP *)\n"], [126, "  IDELAYE2 #(\n"], [127, "    .CINVCTRL_SEL (\"FALSE\"),\n"], [128, "    .DELAY_SRC (\"IDATAIN\"),\n"], [129, "    .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n"], [130, "    .IDELAY_TYPE (\"VAR_LOAD\"),\n"], [131, "    .IDELAY_VALUE (0),\n"], [132, "    .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n"], [133, "    .PIPE_SEL (\"FALSE\"),\n"], [134, "    .SIGNAL_PATTERN (\"DATA\"))\n"], [135, "  i_rx_data_idelay (\n"], [136, "    .CE (1'b0),\n"], [137, "    .INC (1'b0),\n"], [138, "    .DATAIN (1'b0),\n"], [139, "    .LDPIPEEN (1'b0),\n"], [140, "    .CINVCTRL (1'b0),\n"], [141, "    .REGRST (1'b0),\n"], [142, "    .C (up_clk),\n"], [143, "    .IDATAIN (rx_data_ibuf_s),\n"], [144, "    .DATAOUT (rx_data_idelay_s),\n"], [145, "    .LD (up_dld),\n"], [146, "    .CNTVALUEIN (up_dwdata),\n"], [147, "    .CNTVALUEOUT (up_drdata));\n"]], "Add": [[147, "    (* IODELAY_GROUP = IODELAY_GROUP *)\n"], [147, "    IDELAYE2 #(\n"], [147, "      .CINVCTRL_SEL (\"FALSE\"),\n"], [147, "      .DELAY_SRC (\"IDATAIN\"),\n"], [147, "      .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n"], [147, "      .IDELAY_TYPE (\"VAR_LOAD\"),\n"], [147, "      .IDELAY_VALUE (0),\n"], [147, "      .REFCLK_FREQUENCY (REFCLK_FREQUENCY),\n"], [147, "      .PIPE_SEL (\"FALSE\"),\n"], [147, "      .SIGNAL_PATTERN (\"DATA\")\n"], [147, "    ) i_rx_data_idelay (\n"], [147, "      .CE (1'b0),\n"], [147, "      .INC (1'b0),\n"], [147, "      .DATAIN (1'b0),\n"], [147, "      .LDPIPEEN (1'b0),\n"], [147, "      .CINVCTRL (1'b0),\n"], [147, "      .REGRST (1'b0),\n"], [147, "      .C (up_clk),\n"], [147, "      .IDATAIN (rx_data_ibuf_s),\n"], [147, "      .DATAOUT (rx_data_idelay_s),\n"], [147, "      .LD (up_dld),\n"], [147, "      .CNTVALUEIN (up_dwdata),\n"], [147, "      .CNTVALUEOUT (up_drdata));\n"]]}}