{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720133376246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720133376246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 18:49:36 2024 " "Processing started: Thu Jul  4 18:49:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720133376246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133376246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab6_VHDL_Adder -c MTran_Lab6_VHDL_Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab6_VHDL_Adder -c MTran_Lab6_VHDL_Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133376247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720133376460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720133376460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_Adder-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_Adder-Behavioral" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383839 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_Adder " "Found entity 1: MTran_Lab6_VHDL_Adder" {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133383839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_FullAdder-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_FullAdder-Behavioral" {  } { { "MTran_Lab6_VHDL_FullAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_FullAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383840 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_FullAdder " "Found entity 1: MTran_Lab6_VHDL_FullAdder" {  } { { "MTran_Lab6_VHDL_FullAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133383840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_HalfAdder-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_HalfAdder-Behavioral" {  } { { "MTran_Lab6_VHDL_HalfAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383841 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_HalfAdder " "Found entity 1: MTran_Lab6_VHDL_HalfAdder" {  } { { "MTran_Lab6_VHDL_HalfAdder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133383841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab6_vhdl_halfsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtran_lab6_vhdl_halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MTran_Lab6_VHDL_HalfSubtractor-Behavioral " "Found design unit 1: MTran_Lab6_VHDL_HalfSubtractor-Behavioral" {  } { { "MTran_Lab6_VHDL_HalfSubtractor.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383842 ""} { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab6_VHDL_HalfSubtractor " "Found entity 1: MTran_Lab6_VHDL_HalfSubtractor" {  } { { "MTran_Lab6_VHDL_HalfSubtractor.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_HalfSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720133383842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133383842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab6_VHDL_Adder " "Elaborating entity \"MTran_Lab6_VHDL_Adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720133383871 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000000\" 7 8 MTran_Lab6_VHDL_Adder.vhd(134) " "VHDL Expression error at MTran_Lab6_VHDL_Adder.vhd(134): expression \"\"0000000\"\" has 7 elements ; expected 8 elements." {  } { { "MTran_Lab6_VHDL_Adder.vhd" "" { Text "D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/VHDL/MTran_Lab6_VHDL_Adder.vhd" 134 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1720133383874 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720133383874 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720133383981 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul  4 18:49:43 2024 " "Processing ended: Thu Jul  4 18:49:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720133383981 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720133383981 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720133383981 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133383981 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720133384617 ""}
