\hypertarget{stm32f4xx__hal__tim__ex_8h}{}\doxysection{Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.h File Reference}
\label{stm32f4xx__hal__tim__ex_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_tim\_ex.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_tim\_ex.h}}


Header file of T\+IM H\+AL Extended module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__tim__ex_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__tim__ex_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Hall sensor Configuration Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga8525d77a5f6fea05530e812e991e4d6d}{T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+G\+P\+IO}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga62000fc12a4ed5909723b881533a2f93}{T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+L\+SI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aea4f8a0abedbf08bb1e686933c1120}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga9f09de021d2f68730c952b4f0ebb82bc}{T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+L\+SE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2a46aa18f15f2074b93233a18e85629}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga93e312581ffb28601b36b4f8b240df79}{T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+R\+TC}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa2a46aa18f15f2074b93233a18e85629}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+1}} $\vert$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9aea4f8a0abedbf08bb1e686933c1120}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I4\+\_\+\+R\+M\+P\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_gac8a0bac87924350651da1957081bc9ae}{T\+I\+M\+\_\+\+T\+I\+M11\+\_\+\+G\+P\+IO}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga3b08e8165670e3034401099aada7712d}{T\+I\+M\+\_\+\+T\+I\+M11\+\_\+\+H\+SE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga98d9cdc55111a548e48df0819922852b}{T\+I\+M\+\_\+\+O\+R\+\_\+\+T\+I1\+\_\+\+R\+M\+P\+\_\+1}}
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+R\+E\+M\+AP}(I\+N\+S\+T\+A\+N\+CE,  T\+I\+M\+\_\+\+R\+E\+M\+AP)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Init} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+De\+Init} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Msp\+Init} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Start} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Stop} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Start} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Stop} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Start} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Stop} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Start} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Stop} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Commut\+Event} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Commut\+Event\+\_\+\+IT} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Commut\+Event\+\_\+\+D\+MA} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Master\+Config\+Synchronization} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{structTIM__MasterConfigTypeDef}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}} $\ast$s\+Master\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Break\+Dead\+Time} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{T\+I\+M\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} $\ast$s\+Break\+Dead\+Time\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Remap\+Config} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Remap)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Commut\+Callback} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Commut\+Half\+Cplt\+Callback} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Break\+Callback} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group__TIM__Exported__Types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Get\+State} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group__TIM__Exported__Types_ga1a70fcbe9952e18af5c890e216a15f34}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+Channel\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Get\+Channel\+N\+State} (\mbox{\hyperlink{structTIM__HandleTypeDef}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t ChannelN)
\item 
void {\bfseries T\+I\+M\+Ex\+\_\+\+D\+M\+A\+Commutation\+Cplt} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+Ex\+\_\+\+D\+M\+A\+Commutation\+Half\+Cplt} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of T\+IM H\+AL Extended module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 