Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 31 18:34:36 2022
| Host         : DESKTOP-S7H1TQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_inout_bd_wrapper_timing_summary_routed.rpt -pb hdmi_inout_bd_wrapper_timing_summary_routed.pb -rpx hdmi_inout_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_inout_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3599 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7995 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 6203 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.912      -30.287                    150                14578        0.052        0.000                      0                14527        0.264        0.000                       0                  6209  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_fpga_0                                 {0.000 10.000}       20.000          50.000          
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {0.000 2.500}        5.000           200.000         
  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1   {0.000 10.000}       20.000          50.000          
  clkfbout_hdmi_inout_bd_clk_wiz_0_1_1     {0.000 4.000}        8.000           125.000         
sys_clock                                  {0.000 4.000}        8.000           125.000         
  clk_out_200_hdmi_inout_bd_clk_wiz_0_1    {0.000 2.500}        5.000           200.000         
  clk_out_50_hdmi_inout_bd_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  clkfbout_hdmi_inout_bd_clk_wiz_0_1       {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1       -0.912      -30.214                    150                12263        0.117        0.000                      0                12263        0.264        0.000                       0                  4970  
  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1        13.545        0.000                      0                 2037        0.139        0.000                      0                 2037        9.020        0.000                       0                  1235  
  clkfbout_hdmi_inout_bd_clk_wiz_0_1_1                                                                                                                                                       5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out_200_hdmi_inout_bd_clk_wiz_0_1         -0.912      -30.287                    150                12263        0.117        0.000                      0                12263        0.264        0.000                       0                  4970  
  clk_out_50_hdmi_inout_bd_clk_wiz_0_1          13.544        0.000                      0                 2037        0.139        0.000                      0                 2037        9.020        0.000                       0                  1235  
  clkfbout_hdmi_inout_bd_clk_wiz_0_1                                                                                                                                                         5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                         clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1      998.632        0.000                      0                   20                                                                        
clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1   clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1        0.276        0.000                      0                  221        0.200        0.000                      0                  221  
clk_out_200_hdmi_inout_bd_clk_wiz_0_1    clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1       -0.912      -30.287                    150                12263        0.052        0.000                      0                12263  
clk_out_50_hdmi_inout_bd_clk_wiz_0_1     clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1        0.275        0.000                      0                  221        0.199        0.000                      0                  221  
clk_out_50_hdmi_inout_bd_clk_wiz_0_1     clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1        13.544        0.000                      0                 2037        0.059        0.000                      0                 2037  
                                         clk_out_200_hdmi_inout_bd_clk_wiz_0_1        998.632        0.000                      0                   20                                                                        
clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  clk_out_200_hdmi_inout_bd_clk_wiz_0_1         -0.912      -30.287                    150                12263        0.052        0.000                      0                12263  
clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1   clk_out_200_hdmi_inout_bd_clk_wiz_0_1          0.276        0.000                      0                  221        0.200        0.000                      0                  221  
clk_out_50_hdmi_inout_bd_clk_wiz_0_1     clk_out_200_hdmi_inout_bd_clk_wiz_0_1          0.275        0.000                      0                  221        0.199        0.000                      0                  221  
clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1   clk_out_50_hdmi_inout_bd_clk_wiz_0_1          13.544        0.000                      0                 2037        0.059        0.000                      0                 2037  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        clk_out_200_hdmi_inout_bd_clk_wiz_0_1    clk_out_200_hdmi_inout_bd_clk_wiz_0_1          1.661        0.000                      0                   99        0.441        0.000                      0                   99  
**async_default**                        clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  clk_out_200_hdmi_inout_bd_clk_wiz_0_1          1.661        0.000                      0                   99        0.376        0.000                      0                   99  
**async_default**                        clk_out_200_hdmi_inout_bd_clk_wiz_0_1    clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1        1.661        0.000                      0                   99        0.376        0.000                      0                   99  
**async_default**                        clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1        1.662        0.000                      0                   99        0.441        0.000                      0                   99  
**default**                              clk_out_200_hdmi_inout_bd_clk_wiz_0_1                                                   3.653        0.000                      0                   31                                                                        
**default**                              clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1                                                 3.653        0.000                      0                   31                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1

Setup :          150  Failing Endpoints,  Worst Slack       -0.912ns,  Total Violation      -30.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.927ns (50.298%)  route 2.892ns (49.702%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.369     3.338    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.306     3.644 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.729     4.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.497 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.158     4.655    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_2
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     4.779 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     4.779    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_56
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.567     3.901    
                         clock uncertainty           -0.065     3.836    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031     3.867    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          3.867    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.793ns (49.121%)  route 2.893ns (50.879%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.484     4.646    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.045     3.826    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.679ns (48.069%)  route 2.894ns (51.931%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.366     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.306     3.641 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=2, routed)           0.892     4.533    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.064     3.807    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.793ns (50.547%)  route 2.733ns (49.453%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.324     4.485    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.016     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.855    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.538ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.695ns (49.725%)  route 2.725ns (50.275%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.533     4.380    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 -0.538    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 2.695ns (50.114%)  route 2.683ns (49.886%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.491     4.337    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)       -0.061     3.810    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.053     3.818    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.438ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.438    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.811ns (53.727%)  route 2.421ns (46.273%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.104 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.288     3.392    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.303     3.695 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.497     4.192    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/C
                         clock pessimism              0.601     3.935    
                         clock uncertainty           -0.065     3.870    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.081     3.789    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.364ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.671ns (36.831%)  route 2.866ns (63.169%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.820    -0.872    hdmi_inout_bd_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     0.303 f  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.078     1.381    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.505 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.275     1.780    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y49         LUT4 (Prop_lut4_I2_O)        0.124     1.904 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.471     2.375    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X16Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.499 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.544     3.043    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.124     3.167 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.498     3.665    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/C
                         clock pessimism              0.453     3.889    
                         clock uncertainty           -0.065     3.825    
    SLICE_X18Y49         FDRE (Setup_fdre_C_R)       -0.524     3.301    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.301    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                 -0.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X21Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[2]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in_0[2]
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.856    -0.859    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.121    -0.485    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.958%)  route 0.304ns (62.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X17Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/Q
                         net (fo=1, routed)           0.109    -0.368    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[84]
    SLICE_X17Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.323 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.195    -0.129    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.898    -0.817    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.542    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.246    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.554    -0.654    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X47Y60         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.177    -0.336    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][10]
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism              0.256    -0.637    
    SLICE_X46Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.454    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y55         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.408    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism              0.256    -0.636    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.527    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.563    -0.645    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X37Y47         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/Q
                         net (fo=1, routed)           0.110    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[28]
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.830    -0.885    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/CLK
                         clock pessimism              0.257    -0.629    
    SLICE_X36Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.512    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X48Y62         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/Q
                         net (fo=1, routed)           0.120    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][26]
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.820    -0.895    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X46Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.513    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.555    -0.653    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X41Y58         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.401    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3[6]
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/CLK
                         clock pessimism              0.256    -0.637    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.520    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.177    -0.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism              0.256    -0.636    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.453    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism              0.256    -0.625    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.385    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism              0.256    -0.625    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.385    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y9      hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X3Y14     hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y8      hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y14     hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y8      hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y9      hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y9      hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y16     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y16     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y56     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y56     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       13.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.079    19.014    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.383    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.079    19.014    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.383    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.079    19.014    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.383    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.550ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.079    19.014    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.383    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.550    

Slack (MET) :             13.550ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.079    19.014    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.383    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.383    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.550    

Slack (MET) :             13.594ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.090ns (21.052%)  route 4.088ns (78.948%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 18.418 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.843    -0.849    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X44Y105        FDRE                                         r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.430 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=6, routed)           0.690     0.260    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready_0[2]
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.299     0.559 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=2, routed)           0.843     1.402    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2_n_0
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.124     1.526 r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.643     2.169    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.293 f  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.954     3.247    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     3.371 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.957     4.328    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.562    18.418    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.467    18.884    
                         clock uncertainty           -0.079    18.805    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    17.922    hdmi_inout_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         17.922    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 13.594    

Slack (MET) :             13.780ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 0.580ns (9.619%)  route 5.449ns (90.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.583 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=57, routed)          4.795     4.211    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.335 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.655     4.990    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.079    18.863    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.093    18.770    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 13.780    

Slack (MET) :             13.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.642ns (10.573%)  route 5.430ns (89.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.521 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=57, routed)          4.568     4.047    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.171 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.862     5.033    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.079    18.863    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.047    18.816    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 13.783    

Slack (MET) :             13.894ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.383ns (39.743%)  route 3.613ns (60.257%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.040 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.821     4.861    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.335     5.196 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.196    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.079    19.015    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.090    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 13.894    

Slack (MET) :             13.898ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.390ns (39.884%)  route 3.602ns (60.116%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.048 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.810     4.858    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.334     5.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     5.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.079    19.015    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.090    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.090    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                 13.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.590    -0.618    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X81Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.058    -0.418    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d5
    SLICE_X80Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.373 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000    -0.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re__0
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.858    -0.857    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism              0.253    -0.605    
    SLICE_X80Y49         FDRE (Hold_fdre_C_D)         0.092    -0.513    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.251    -0.621    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120    -0.501    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[33]
    SLICE_X26Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1_n_0
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
                         clock pessimism              0.251    -0.621    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.120    -0.501    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.423    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[6]
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.378 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[6]
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism              0.253    -0.639    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.120    -0.519    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.408    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.363 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.363    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.120    -0.504    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.572    -0.636    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.407    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[17]
    SLICE_X26Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.362 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.362    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1_n_0
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.842    -0.873    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
                         clock pessimism              0.251    -0.623    
    SLICE_X26Y92         FDRE (Hold_fdre_C_D)         0.120    -0.503    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.427    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.817    -0.898    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.120    -0.523    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.089    -0.406    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.361 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.361    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.121    -0.503    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.558    -0.650    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.091    -0.417    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.372 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.372    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1_n_0
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.825    -0.890    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.254    -0.637    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.121    -0.516    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.542    -0.666    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.433    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[24]
    SLICE_X50Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.388 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    -0.388    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[24]
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.808    -0.907    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/C
                         clock pessimism              0.255    -0.653    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121    -0.532    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y89     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y89     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y89     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y108    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y100    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y100    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y88     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y85     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clkfbout_hdmi_inout_bd_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_inout_bd_clk_wiz_0_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   hdmi_inout_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1

Setup :          150  Failing Endpoints,  Worst Slack       -0.912ns,  Total Violation      -30.287ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.927ns (50.298%)  route 2.892ns (49.702%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.369     3.338    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.306     3.644 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.729     4.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.497 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.158     4.655    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_2
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     4.779 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     4.779    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_56
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.567     3.901    
                         clock uncertainty           -0.065     3.836    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031     3.867    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          3.867    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.793ns (49.121%)  route 2.893ns (50.879%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.484     4.646    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.045     3.826    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.679ns (48.069%)  route 2.894ns (51.931%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.366     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.306     3.641 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=2, routed)           0.892     4.533    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.064     3.807    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.793ns (50.547%)  route 2.733ns (49.453%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.324     4.485    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.016     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.855    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 -0.631    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.695ns (49.725%)  route 2.725ns (50.275%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.533     4.380    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 2.695ns (50.114%)  route 2.683ns (49.886%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.491     4.337    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)       -0.061     3.810    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.053     3.818    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.811ns (53.727%)  route 2.421ns (46.273%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.104 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.288     3.392    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.303     3.695 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.497     4.192    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/C
                         clock pessimism              0.601     3.935    
                         clock uncertainty           -0.065     3.870    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.081     3.789    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.671ns (36.831%)  route 2.866ns (63.169%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.820    -0.872    hdmi_inout_bd_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     0.303 f  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.078     1.381    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.505 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.275     1.780    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y49         LUT4 (Prop_lut4_I2_O)        0.124     1.904 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.471     2.375    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X16Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.499 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.544     3.043    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.124     3.167 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.498     3.665    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/C
                         clock pessimism              0.453     3.889    
                         clock uncertainty           -0.065     3.824    
    SLICE_X18Y49         FDRE (Setup_fdre_C_R)       -0.524     3.300    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                 -0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X21Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[2]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in_0[2]
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.856    -0.859    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.121    -0.485    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.958%)  route 0.304ns (62.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X17Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/Q
                         net (fo=1, routed)           0.109    -0.368    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[84]
    SLICE_X17Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.323 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.195    -0.129    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.898    -0.817    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.542    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.246    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.554    -0.654    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X47Y60         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.177    -0.336    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][10]
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism              0.256    -0.637    
    SLICE_X46Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.454    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y55         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.408    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism              0.256    -0.636    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.527    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.563    -0.645    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X37Y47         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/Q
                         net (fo=1, routed)           0.110    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[28]
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.830    -0.885    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/CLK
                         clock pessimism              0.257    -0.629    
    SLICE_X36Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.512    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X48Y62         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/Q
                         net (fo=1, routed)           0.120    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][26]
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.820    -0.895    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism              0.274    -0.622    
    SLICE_X46Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.513    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.555    -0.653    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X41Y58         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.401    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3[6]
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/CLK
                         clock pessimism              0.256    -0.637    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.520    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.177    -0.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism              0.256    -0.636    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.453    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism              0.256    -0.625    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.385    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism              0.256    -0.625    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.385    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_200_hdmi_inout_bd_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X3Y9      hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X3Y14     hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X0Y8      hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y14     hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X3Y8      hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y9      hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y9      hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y16     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y16     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         2.500       1.250      SLICE_X38Y71     hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y56     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y56     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X10Y48     hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         2.500       1.250      SLICE_X34Y57     hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.593ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.090ns (21.052%)  route 4.088ns (78.948%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 18.418 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.843    -0.849    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X44Y105        FDRE                                         r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.430 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=6, routed)           0.690     0.260    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready_0[2]
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.299     0.559 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=2, routed)           0.843     1.402    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2_n_0
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.124     1.526 r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.643     2.169    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.293 f  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.954     3.247    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     3.371 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.957     4.328    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.562    18.418    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.467    18.884    
                         clock uncertainty           -0.080    18.804    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    17.921    hdmi_inout_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         17.921    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 13.593    

Slack (MET) :             13.778ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 0.580ns (9.619%)  route 5.449ns (90.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.583 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=57, routed)          4.795     4.211    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.335 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.655     4.990    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.080    18.862    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.093    18.769    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 13.778    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.642ns (10.573%)  route 5.430ns (89.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.521 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=57, routed)          4.568     4.047    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.171 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.862     5.033    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.080    18.862    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.047    18.815    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.893ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.383ns (39.743%)  route 3.613ns (60.257%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.040 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.821     4.861    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.335     5.196 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.196    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.089    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 13.893    

Slack (MET) :             13.897ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.390ns (39.884%)  route 3.602ns (60.116%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.048 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.810     4.858    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.334     5.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     5.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.089    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                 13.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.590    -0.618    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X81Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.058    -0.418    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d5
    SLICE_X80Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.373 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000    -0.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re__0
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.858    -0.857    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism              0.253    -0.605    
    SLICE_X80Y49         FDRE (Hold_fdre_C_D)         0.092    -0.513    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.251    -0.621    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120    -0.501    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[33]
    SLICE_X26Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1_n_0
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
                         clock pessimism              0.251    -0.621    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.120    -0.501    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.423    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[6]
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.378 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[6]
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism              0.253    -0.639    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.120    -0.519    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.408    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.363 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.363    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.120    -0.504    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.572    -0.636    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.407    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[17]
    SLICE_X26Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.362 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.362    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1_n_0
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.842    -0.873    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
                         clock pessimism              0.251    -0.623    
    SLICE_X26Y92         FDRE (Hold_fdre_C_D)         0.120    -0.503    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.427    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.817    -0.898    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.256    -0.643    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.120    -0.523    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.089    -0.406    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.361 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.361    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.121    -0.503    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.558    -0.650    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.091    -0.417    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.372 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.372    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1_n_0
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.825    -0.890    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.254    -0.637    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.121    -0.516    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.542    -0.666    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.433    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[24]
    SLICE_X50Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.388 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    -0.388    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[24]
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.808    -0.907    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/C
                         clock pessimism              0.255    -0.653    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121    -0.532    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_50_hdmi_inout_bd_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y89     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y89     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X27Y89     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y108    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y100    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X34Y100    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y88     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y85     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y87     hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y103    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y104    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y105    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clkfbout_hdmi_inout_bd_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_inout_bd_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   hdmi_inout_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack      998.632ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.632ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.479%)  route 0.730ns (63.521%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.730     1.149    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.219   999.781    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                998.632    

Slack (MET) :             998.690ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.086ns  (logic 0.478ns (44.024%)  route 0.608ns (55.976%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.608     1.086    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X54Y36         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y36         FDRE (Setup_fdre_C_D)       -0.224   999.776    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.776    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                998.690    

Slack (MET) :             998.739ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.072%)  route 0.577ns (57.928%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.577     0.996    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y33         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.265   999.735    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                998.739    

Slack (MET) :             998.793ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.941ns  (logic 0.478ns (50.801%)  route 0.463ns (49.199%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.463     0.941    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X57Y35         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)       -0.266   999.734    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                998.793    

Slack (MET) :             998.830ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.434%)  route 0.483ns (53.566%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.902    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X53Y34         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)       -0.268   999.732    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                998.830    

Slack (MET) :             998.880ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.038%)  route 0.435ns (50.962%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.435     0.854    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X57Y35         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)       -0.266   999.734    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                998.880    

Slack (MET) :             998.903ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.341%)  route 0.596ns (56.659%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.596     1.052    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)       -0.045   999.955    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                998.903    

Slack (MET) :             998.917ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.523%)  route 0.444ns (51.477%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.444     0.863    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)       -0.220   999.780    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                998.917    

Slack (MET) :             998.924ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.318%)  route 0.573ns (55.682%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.573     1.029    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X32Y28         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.047   999.953    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                998.924    

Slack (MET) :             998.961ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.319%)  route 0.488ns (51.681%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.488     0.944    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y34         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)       -0.095   999.905    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                998.961    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.199     3.473    
    SLICE_X30Y37         FDSE (Setup_fdse_C_S)       -0.524     2.949    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.949    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.199     3.473    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     2.949    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                          2.949    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.642ns (18.063%)  route 2.912ns (81.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 3.368 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.027     2.528    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/SR[0]
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.513     3.368    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/aclk
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/C
                         clock pessimism              0.249     3.617    
                         clock uncertainty           -0.199     3.418    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524     2.894    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.597     0.114    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.159 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.159    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_10
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.817    -0.898    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.567    -0.332    
                         clock uncertainty            0.199    -0.133    
    SLICE_X33Y27         FDSE (Hold_fdse_C_D)         0.091    -0.042    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.172%)  route 0.734ns (77.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.734     0.250    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.295    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_23
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.816    -0.899    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.567    -0.333    
                         clock uncertainty            0.199    -0.134    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.120    -0.014    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.208ns (21.342%)  route 0.767ns (78.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.767     0.283    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.044     0.327 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.327    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_15
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.815    -0.900    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/C
                         clock pessimism              0.567    -0.334    
                         clock uncertainty            0.199    -0.135    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.133    -0.002    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.091%)  route 0.800ns (75.909%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.398     0.362    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.045     0.407 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2/O
                         net (fo=1, routed)           0.000     0.407    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.199    -0.096    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.121     0.025    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.211ns (20.593%)  route 0.814ns (79.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT4 (Prop_lut4_I2_O)        0.047     0.377 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.131    -0.005    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.437%)  route 0.814ns (79.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.375 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121    -0.015    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.418%)  route 0.815ns (79.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.815     0.331    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.376 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.120    -0.016    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.254ns (24.389%)  route 0.787ns (75.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 f  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.385     0.349    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.394 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.199    -0.096    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.004    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.580%)  route 0.807ns (79.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.807     0.323    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     0.368    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092    -0.044    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.167%)  route 0.827ns (79.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.827     0.344    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.389 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.389    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.091    -0.045    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1

Setup :          150  Failing Endpoints,  Worst Slack       -0.912ns,  Total Violation      -30.287ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.927ns (50.298%)  route 2.892ns (49.702%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.369     3.338    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.306     3.644 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.729     4.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.497 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.158     4.655    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_2
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     4.779 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     4.779    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_56
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.567     3.901    
                         clock uncertainty           -0.065     3.836    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031     3.867    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          3.867    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.793ns (49.121%)  route 2.893ns (50.879%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.484     4.646    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.045     3.826    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.679ns (48.069%)  route 2.894ns (51.931%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.366     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.306     3.641 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=2, routed)           0.892     4.533    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.064     3.807    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.793ns (50.547%)  route 2.733ns (49.453%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.324     4.485    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.016     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.855    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 -0.631    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.695ns (49.725%)  route 2.725ns (50.275%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.533     4.380    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 2.695ns (50.114%)  route 2.683ns (49.886%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.491     4.337    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)       -0.061     3.810    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.053     3.818    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.811ns (53.727%)  route 2.421ns (46.273%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.104 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.288     3.392    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.303     3.695 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.497     4.192    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/C
                         clock pessimism              0.601     3.935    
                         clock uncertainty           -0.065     3.870    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.081     3.789    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.671ns (36.831%)  route 2.866ns (63.169%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.820    -0.872    hdmi_inout_bd_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     0.303 f  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.078     1.381    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.505 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.275     1.780    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y49         LUT4 (Prop_lut4_I2_O)        0.124     1.904 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.471     2.375    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X16Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.499 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.544     3.043    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.124     3.167 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.498     3.665    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/C
                         clock pessimism              0.453     3.889    
                         clock uncertainty           -0.065     3.824    
    SLICE_X18Y49         FDRE (Setup_fdre_C_R)       -0.524     3.300    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                 -0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X21Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[2]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in_0[2]
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.856    -0.859    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.065    -0.541    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.121    -0.420    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.958%)  route 0.304ns (62.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X17Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/Q
                         net (fo=1, routed)           0.109    -0.368    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[84]
    SLICE_X17Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.323 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.195    -0.129    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.898    -0.817    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.542    
                         clock uncertainty            0.065    -0.477    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.181    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.554    -0.654    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X47Y60         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.177    -0.336    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][10]
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.065    -0.571    
    SLICE_X46Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.388    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y55         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.408    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.065    -0.570    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.461    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.563    -0.645    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X37Y47         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/Q
                         net (fo=1, routed)           0.110    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[28]
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.830    -0.885    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/CLK
                         clock pessimism              0.257    -0.629    
                         clock uncertainty            0.065    -0.564    
    SLICE_X36Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.447    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X48Y62         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/Q
                         net (fo=1, routed)           0.120    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][26]
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.820    -0.895    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism              0.274    -0.622    
                         clock uncertainty            0.065    -0.556    
    SLICE_X46Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.447    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.555    -0.653    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X41Y58         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.401    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3[6]
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/CLK
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.065    -0.571    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.454    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.177    -0.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.065    -0.570    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.387    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism              0.256    -0.625    
                         clock uncertainty            0.065    -0.559    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.319    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism              0.256    -0.625    
                         clock uncertainty            0.065    -0.559    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.319    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.200     3.471    
    SLICE_X30Y37         FDSE (Setup_fdse_C_S)       -0.524     2.947    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.947    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.200     3.471    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     2.947    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                          2.947    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.642ns (18.063%)  route 2.912ns (81.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 3.368 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.027     2.528    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/SR[0]
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.513     3.368    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/aclk
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/C
                         clock pessimism              0.249     3.617    
                         clock uncertainty           -0.200     3.417    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524     2.893    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.597     0.114    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.159 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.159    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_10
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.817    -0.898    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.567    -0.332    
                         clock uncertainty            0.200    -0.132    
    SLICE_X33Y27         FDSE (Hold_fdse_C_D)         0.091    -0.041    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.172%)  route 0.734ns (77.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.734     0.250    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.295    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_23
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.816    -0.899    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.567    -0.333    
                         clock uncertainty            0.200    -0.133    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.120    -0.013    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.208ns (21.342%)  route 0.767ns (78.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.767     0.283    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.044     0.327 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.327    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_15
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.815    -0.900    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/C
                         clock pessimism              0.567    -0.334    
                         clock uncertainty            0.200    -0.134    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.133    -0.001    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.091%)  route 0.800ns (75.909%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.398     0.362    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.045     0.407 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2/O
                         net (fo=1, routed)           0.000     0.407    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.200    -0.095    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.121     0.026    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.211ns (20.593%)  route 0.814ns (79.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT4 (Prop_lut4_I2_O)        0.047     0.377 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.131    -0.004    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.437%)  route 0.814ns (79.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.375 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121    -0.014    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.418%)  route 0.815ns (79.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.815     0.331    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.376 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.120    -0.015    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.254ns (24.389%)  route 0.787ns (75.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 f  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.385     0.349    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.394 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.200    -0.095    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.003    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.580%)  route 0.807ns (79.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.807     0.323    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     0.368    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092    -0.043    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.167%)  route 0.827ns (79.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.827     0.344    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.389 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.389    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.091    -0.044    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       13.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.593ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.090ns (21.052%)  route 4.088ns (78.948%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 18.418 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.843    -0.849    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X44Y105        FDRE                                         r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.430 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=6, routed)           0.690     0.260    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready_0[2]
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.299     0.559 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=2, routed)           0.843     1.402    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2_n_0
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.124     1.526 r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.643     2.169    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.293 f  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.954     3.247    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     3.371 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.957     4.328    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.562    18.418    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.467    18.884    
                         clock uncertainty           -0.080    18.804    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    17.921    hdmi_inout_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         17.921    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 13.593    

Slack (MET) :             13.778ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 0.580ns (9.619%)  route 5.449ns (90.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.583 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=57, routed)          4.795     4.211    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.335 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.655     4.990    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.080    18.862    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.093    18.769    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 13.778    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.642ns (10.573%)  route 5.430ns (89.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.521 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=57, routed)          4.568     4.047    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.171 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.862     5.033    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.080    18.862    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.047    18.815    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.893ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.383ns (39.743%)  route 3.613ns (60.257%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.040 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.821     4.861    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.335     5.196 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.196    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.089    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 13.893    

Slack (MET) :             13.897ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.390ns (39.884%)  route 3.602ns (60.116%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.048 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.810     4.858    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.334     5.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     5.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.089    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                 13.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.590    -0.618    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X81Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.058    -0.418    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d5
    SLICE_X80Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.373 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000    -0.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re__0
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.858    -0.857    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.080    -0.525    
    SLICE_X80Y49         FDRE (Hold_fdre_C_D)         0.092    -0.433    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.251    -0.621    
                         clock uncertainty            0.080    -0.540    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120    -0.420    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[33]
    SLICE_X26Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1_n_0
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
                         clock pessimism              0.251    -0.621    
                         clock uncertainty            0.080    -0.540    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.120    -0.420    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.423    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[6]
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.378 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[6]
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism              0.253    -0.639    
                         clock uncertainty            0.080    -0.558    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.120    -0.438    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.408    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.363 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.363    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.251    -0.624    
                         clock uncertainty            0.080    -0.543    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.120    -0.423    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.572    -0.636    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.407    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[17]
    SLICE_X26Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.362 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.362    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1_n_0
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.842    -0.873    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
                         clock pessimism              0.251    -0.623    
                         clock uncertainty            0.080    -0.542    
    SLICE_X26Y92         FDRE (Hold_fdre_C_D)         0.120    -0.422    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.427    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.817    -0.898    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.080    -0.562    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.120    -0.442    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.089    -0.406    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.361 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.361    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism              0.251    -0.624    
                         clock uncertainty            0.080    -0.543    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.121    -0.422    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.558    -0.650    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.091    -0.417    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.372 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.372    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1_n_0
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.825    -0.890    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.254    -0.637    
                         clock uncertainty            0.080    -0.556    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.121    -0.435    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.542    -0.666    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.433    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[24]
    SLICE_X50Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.388 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    -0.388    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[24]
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.808    -0.907    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/C
                         clock pessimism              0.255    -0.653    
                         clock uncertainty            0.080    -0.572    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121    -0.451    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      998.632ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.632ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.149ns  (logic 0.419ns (36.479%)  route 0.730ns (63.521%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y27         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.730     1.149    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.219   999.781    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.781    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                998.632    

Slack (MET) :             998.690ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.086ns  (logic 0.478ns (44.024%)  route 0.608ns (55.976%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.608     1.086    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X54Y36         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X54Y36         FDRE (Setup_fdre_C_D)       -0.224   999.776    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.776    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                998.690    

Slack (MET) :             998.739ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.996ns  (logic 0.419ns (42.072%)  route 0.577ns (57.928%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.577     0.996    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y33         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y33         FDRE (Setup_fdre_C_D)       -0.265   999.735    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                998.739    

Slack (MET) :             998.793ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.941ns  (logic 0.478ns (50.801%)  route 0.463ns (49.199%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.463     0.941    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X57Y35         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)       -0.266   999.734    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                998.793    

Slack (MET) :             998.830ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.434%)  route 0.483ns (53.566%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.483     0.902    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X53Y34         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)       -0.268   999.732    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                998.830    

Slack (MET) :             998.880ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.854ns  (logic 0.419ns (49.038%)  route 0.435ns (50.962%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y37         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X57Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.435     0.854    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X57Y35         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)       -0.266   999.734    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.734    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                998.880    

Slack (MET) :             998.903ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.052ns  (logic 0.456ns (43.341%)  route 0.596ns (56.659%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.596     1.052    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X30Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)       -0.045   999.955    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                998.903    

Slack (MET) :             998.917ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.523%)  route 0.444ns (51.477%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X27Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.444     0.863    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X30Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X30Y26         FDRE (Setup_fdre_C_D)       -0.220   999.780    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                998.917    

Slack (MET) :             998.924ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.029ns  (logic 0.456ns (44.318%)  route 0.573ns (55.682%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.573     1.029    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X32Y28         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X32Y28         FDRE (Setup_fdre_C_D)       -0.047   999.953    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                998.924    

Slack (MET) :             998.961ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.944ns  (logic 0.456ns (48.319%)  route 0.488ns (51.681%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE                         0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.488     0.944    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y34         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X53Y34         FDRE (Setup_fdre_C_D)       -0.095   999.905    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                998.961    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1

Setup :          150  Failing Endpoints,  Worst Slack       -0.912ns,  Total Violation      -30.287ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.912ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.927ns (50.298%)  route 2.892ns (49.702%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.369     3.338    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.306     3.644 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5/O
                         net (fo=1, routed)           0.729     4.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_5_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I4_O)        0.124     4.497 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_4/O
                         net (fo=1, routed)           0.158     4.655    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_2
    SLICE_X40Y54         LUT6 (Prop_lut6_I5_O)        0.124     4.779 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000     4.779    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_56
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X40Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.567     3.901    
                         clock uncertainty           -0.065     3.836    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.031     3.867    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                          3.867    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 -0.912    

Slack (VIOLATED) :        -0.820ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 2.793ns (49.121%)  route 2.893ns (50.879%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.484     4.646    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.045     3.826    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[15]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 -0.820    

Slack (VIOLATED) :        -0.726ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.679ns (48.069%)  route 2.894ns (51.931%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.969 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[3]
                         net (fo=2, routed)           0.366     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[11]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.306     3.641 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[11]_i_1/O
                         net (fo=2, routed)           0.892     4.533    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[11]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.064     3.807    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[11]
  -------------------------------------------------------------------
                         required time                          3.807    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 -0.726    

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.526ns  (logic 2.793ns (50.547%)  route 2.733ns (49.453%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.083 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[3]
                         net (fo=2, routed)           0.773     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[15]
    SLICE_X37Y51         LUT4 (Prop_lut4_I3_O)        0.306     4.161 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[15]_i_3/O
                         net (fo=2, routed)           0.324     4.485    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[15]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.016     3.855    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                          3.855    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                 -0.631    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 2.695ns (49.725%)  route 2.725ns (50.275%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.533     4.380    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y52         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[12]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 2.695ns (50.114%)  route 2.683ns (49.886%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[0]
                         net (fo=2, routed)           0.556     3.547    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[12]
    SLICE_X39Y54         LUT4 (Prop_lut4_I3_O)        0.299     3.846 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[12]_i_1/O
                         net (fo=2, routed)           0.491     4.337    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[12]
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X37Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)       -0.061     3.810    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                          3.810    
                         arrival time                          -4.337    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.462ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.053     3.818    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[8]
  -------------------------------------------------------------------
                         required time                          3.818    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.462    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 2.581ns (48.518%)  route 2.739ns (51.482%))
  Logic Levels:           8  (CARRY4=5 LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 3.335 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.878 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/O[0]
                         net (fo=2, routed)           0.379     3.257    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[8]
    SLICE_X36Y55         LUT4 (Prop_lut4_I3_O)        0.299     3.556 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[8]_i_1/O
                         net (fo=2, routed)           0.723     4.280    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[8]
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.480     3.335    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X38Y51         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]/C
                         clock pessimism              0.601     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X38Y51         FDRE (Setup_fdre_C_D)       -0.030     3.841    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 2.811ns (53.727%)  route 2.421ns (46.273%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.666ns = ( 3.334 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.652    -1.040    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X36Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[0]/Q
                         net (fo=4, routed)           0.672     0.150    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/out[0]
    SLICE_X36Y53         LUT4 (Prop_lut4_I3_O)        0.124     0.274 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.274    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.787 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.787    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.904 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          0.964     1.868    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     1.992 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.992    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.542 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.542    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.656 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.656    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.770 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.770    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.104 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.288     3.392    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.303     3.695 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.497     4.192    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.479     3.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X39Y53         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]/C
                         clock pessimism              0.601     3.935    
                         clock uncertainty           -0.065     3.870    
    SLICE_X39Y53         FDRE (Setup_fdre_C_D)       -0.081     3.789    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                          3.789    
                         arrival time                          -4.192    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.365ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.671ns (36.831%)  route 2.866ns (63.169%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.820    -0.872    hdmi_inout_bd_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     0.303 f  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.078     1.381    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     1.505 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.275     1.780    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y49         LUT4 (Prop_lut4_I2_O)        0.124     1.904 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.471     2.375    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X16Y48         LUT5 (Prop_lut5_I0_O)        0.124     2.499 f  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.544     3.043    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X16Y48         LUT4 (Prop_lut4_I0_O)        0.124     3.167 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.498     3.665    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/C
                         clock pessimism              0.453     3.889    
                         clock uncertainty           -0.065     3.824    
    SLICE_X18Y49         FDRE (Setup_fdre_C_R)       -0.524     3.300    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.300    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                 -0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X21Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_data_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[2]
    SLICE_X20Y32         LUT6 (Prop_lut6_I5_O)        0.045    -0.367 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.367    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in_0[2]
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.856    -0.859    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X20Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.065    -0.541    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.121    -0.420    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.186ns (37.958%)  route 0.304ns (62.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.589    -0.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X17Y32         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data_reg[12]/Q
                         net (fo=1, routed)           0.109    -0.368    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/p_0_in1_in[84]
    SLICE_X17Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.323 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tdata[12]_INST_0/O
                         net (fo=1, routed)           0.195    -0.129    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.898    -0.817    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.275    -0.542    
                         clock uncertainty            0.065    -0.477    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.181    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.383%)  route 0.177ns (55.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.554    -0.654    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X47Y60         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.177    -0.336    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][10]
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y58         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.065    -0.571    
    SLICE_X46Y58         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.388    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X41Y55         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[2]/Q
                         net (fo=1, routed)           0.102    -0.408    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[2]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4/CLK
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.065    -0.570    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.461    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.563    -0.645    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X37Y47         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.504 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[43]/Q
                         net (fo=1, routed)           0.110    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[28]
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.830    -0.885    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X36Y48         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4/CLK
                         clock pessimism              0.257    -0.629    
                         clock uncertainty            0.065    -0.564    
    SLICE_X36Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.447    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.953%)  route 0.120ns (46.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X48Y62         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[41]/Q
                         net (fo=1, routed)           0.120    -0.394    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_input_addr_reg_reg[31][26]
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.820    -0.895    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y62         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4/CLK
                         clock pessimism              0.274    -0.622    
                         clock uncertainty            0.065    -0.556    
    SLICE_X46Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.447    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.555    -0.653    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X41Y58         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.401    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_3[6]
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.823    -0.892    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y59         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6/CLK
                         clock pessimism              0.256    -0.637    
                         clock uncertainty            0.065    -0.571    
    SLICE_X42Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.454    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y54         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[1]/Q
                         net (fo=1, routed)           0.177    -0.334    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y55         SRL16E                                       r  hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4/CLK
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.065    -0.570    
    SLICE_X42Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.387    hdmi_inout_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism              0.256    -0.625    
                         clock uncertainty            0.065    -0.559    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.319    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.735%)  route 0.233ns (62.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.568    -0.640    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.499 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=10, routed)          0.233    -0.266    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD3
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.835    -0.880    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y68         RAMD32                                       r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism              0.256    -0.625    
                         clock uncertainty            0.065    -0.559    
    SLICE_X30Y68         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.319    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.199     3.428    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.999    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                          2.999    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.199     3.473    
    SLICE_X30Y37         FDSE (Setup_fdse_C_S)       -0.524     2.949    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.949    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.199     3.473    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     2.949    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                          2.949    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.642ns (18.063%)  route 2.912ns (81.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 3.368 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.027     2.528    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/SR[0]
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.513     3.368    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/aclk
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/C
                         clock pessimism              0.249     3.617    
                         clock uncertainty           -0.199     3.418    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524     2.894    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  0.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.597     0.114    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.159 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.159    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_10
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.817    -0.898    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.567    -0.332    
                         clock uncertainty            0.199    -0.133    
    SLICE_X33Y27         FDSE (Hold_fdse_C_D)         0.091    -0.042    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.172%)  route 0.734ns (77.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.734     0.250    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.295    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_23
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.816    -0.899    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.567    -0.333    
                         clock uncertainty            0.199    -0.134    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.120    -0.014    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.208ns (21.342%)  route 0.767ns (78.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.767     0.283    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.044     0.327 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.327    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_15
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.815    -0.900    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/C
                         clock pessimism              0.567    -0.334    
                         clock uncertainty            0.199    -0.135    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.133    -0.002    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.091%)  route 0.800ns (75.909%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.398     0.362    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.045     0.407 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2/O
                         net (fo=1, routed)           0.000     0.407    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.199    -0.096    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.121     0.025    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.211ns (20.593%)  route 0.814ns (79.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT4 (Prop_lut4_I2_O)        0.047     0.377 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.131    -0.005    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.005    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.437%)  route 0.814ns (79.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.375 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121    -0.015    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.418%)  route 0.815ns (79.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.815     0.331    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.376 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.120    -0.016    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.254ns (24.389%)  route 0.787ns (75.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 f  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.385     0.349    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.394 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.199    -0.096    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.004    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.580%)  route 0.807ns (79.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.807     0.323    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     0.368    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092    -0.044    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.167%)  route 0.827ns (79.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.827     0.344    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.389 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.389    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.199    -0.136    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.091    -0.045    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[3]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[4]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[6]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[7]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.642ns (17.125%)  route 3.107ns (82.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 3.378 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.221     2.723    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/SR[0]
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.523     3.378    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y60         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]/C
                         clock pessimism              0.249     3.627    
                         clock uncertainty           -0.200     3.427    
    SLICE_X28Y60         FDRE (Setup_fdre_C_R)       -0.429     2.998    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[9]
  -------------------------------------------------------------------
                         required time                          2.998    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDSE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.200     3.471    
    SLICE_X30Y37         FDSE (Setup_fdse_C_S)       -0.524     2.947    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.947    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.890ns (24.413%)  route 2.756ns (75.587%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 3.422 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.025     0.517    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.124     0.641 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.771     1.412    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X29Y37         LUT6 (Prop_lut6_I5_O)        0.124     1.536 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3/O
                         net (fo=1, routed)           0.418     1.954    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_3_n_0
    SLICE_X30Y37         LUT5 (Prop_lut5_I1_O)        0.124     2.078 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1/O
                         net (fo=4, routed)           0.541     2.619    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.567     3.422    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.249     3.671    
                         clock uncertainty           -0.200     3.471    
    SLICE_X30Y37         FDRE (Setup_fdre_C_R)       -0.524     2.947    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                          2.947    
                         arrival time                          -2.619    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.642ns (18.063%)  route 2.912ns (81.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 3.368 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.026ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.666    -1.026    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.508 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          1.886     1.377    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT1 (Prop_lut1_I0_O)        0.124     1.501 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=80, routed)          1.027     2.528    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/SR[0]
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.513     3.368    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/aclk
    SLICE_X26Y67         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]/C
                         clock pessimism              0.249     3.617    
                         clock uncertainty           -0.200     3.417    
    SLICE_X26Y67         FDRE (Setup_fdre_C_R)       -0.524     2.893    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/length_counter_1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                          -2.528    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.209ns (25.925%)  route 0.597ns (74.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.597     0.114    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X33Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.159 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     0.159    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_10
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.817    -0.898    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X33Y27         FDSE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.567    -0.332    
                         clock uncertainty            0.200    -0.132    
    SLICE_X33Y27         FDSE (Hold_fdse_C_D)         0.091    -0.041    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.209ns (22.172%)  route 0.734ns (77.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.734     0.250    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X32Y68         LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.295    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_23
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.816    -0.899    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X32Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg/C
                         clock pessimism              0.567    -0.333    
                         clock uncertainty            0.200    -0.133    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.120    -0.013    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.208ns (21.342%)  route 0.767ns (78.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.900ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.767     0.283    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y68         LUT4 (Prop_lut4_I2_O)        0.044     0.327 r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_i_1/O
                         net (fo=1, routed)           0.000     0.327    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue_n_15
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.815    -0.900    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X36Y68         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg/C
                         clock pessimism              0.567    -0.334    
                         clock uncertainty            0.200    -0.134    
    SLICE_X36Y68         FDRE (Hold_fdre_C_D)         0.133    -0.001    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_b_push_block_reg
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.254ns (24.091%)  route 0.800ns (75.909%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.398     0.362    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X30Y37         LUT5 (Prop_lut5_I4_O)        0.045     0.407 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2/O
                         net (fo=1, routed)           0.000     0.407    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X30Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.200    -0.095    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.121     0.026    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.407    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.211ns (20.593%)  route 0.814ns (79.407%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT4 (Prop_lut4_I2_O)        0.047     0.377 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.377    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.131    -0.004    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.437%)  route 0.814ns (79.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.814     0.330    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.375 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.121    -0.014    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.209ns (20.418%)  route 0.815ns (79.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.815     0.331    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X38Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.376 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X38Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.120    -0.015    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.254ns (24.389%)  route 0.787ns (75.611%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.402    -0.082    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/aresetn
    SLICE_X32Y30         LUT3 (Prop_lut3_I1_O)        0.045    -0.037 f  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_READY/O
                         net (fo=11, routed)          0.385     0.349    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_tready
    SLICE_X31Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.394 r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.394    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state[2]
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.854    -0.861    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/m_axis_mm2s_aclk
    SLICE_X31Y37         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]/C
                         clock pessimism              0.567    -0.295    
                         clock uncertainty            0.200    -0.095    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.092    -0.003    hdmi_inout_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.580%)  route 0.807ns (79.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 f  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.807     0.323    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X37Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.368 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     0.368    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X37Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.092    -0.043    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.209ns (20.167%)  route 0.827ns (79.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.648ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.560    -0.648    hdmi_inout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X38Y38         FDRE                                         r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.484 r  hdmi_inout_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=29, routed)          0.827     0.344    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X40Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.389 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.389    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.814    -0.901    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X40Y26         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism              0.567    -0.335    
                         clock uncertainty            0.200    -0.135    
    SLICE_X40Y26         FDRE (Hold_fdre_C_D)         0.091    -0.044    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.389    
  -------------------------------------------------------------------
                         slack                                  0.432    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_50_hdmi_inout_bd_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.544ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 1.148ns (20.363%)  route 4.490ns (79.637%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.517     4.838    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X40Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X40Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 13.544    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.148ns (20.379%)  route 4.485ns (79.621%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 18.508 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y100        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518    -0.282 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          1.506     1.224    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/si_rs_awvalid
    SLICE_X37Y105        LUT3 (Prop_lut3_I2_O)        0.152     1.376 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=31, routed)          1.599     2.974    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X40Y106        LUT6 (Prop_lut6_I5_O)        0.326     3.300 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_5/O
                         net (fo=6, routed)           0.868     4.169    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[8]
    SLICE_X39Y106        LUT5 (Prop_lut5_I4_O)        0.152     4.321 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[8]_i_1__0/O
                         net (fo=5, routed)           0.513     4.833    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[8]_0
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    18.508    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X41Y106        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.585    19.093    
                         clock uncertainty           -0.080    19.013    
    SLICE_X41Y106        FDRE (Setup_fdre_C_R)       -0.631    18.382    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         18.382    
                         arrival time                          -4.833    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.593ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.090ns (21.052%)  route 4.088ns (78.948%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 18.418 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.843    -0.849    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X44Y105        FDRE                                         r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.419    -0.430 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/Q
                         net (fo=6, routed)           0.690     0.260    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_awready_0[2]
    SLICE_X45Y105        LUT5 (Prop_lut5_I4_O)        0.299     0.559 f  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2/O
                         net (fo=2, routed)           0.843     1.402    hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_2_n_0
    SLICE_X42Y104        LUT4 (Prop_lut4_I3_O)        0.124     1.526 r  hdmi_inout_bd_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.643     2.169    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[1]
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.124     2.293 f  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.954     3.247    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.124     3.371 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.957     4.328    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.562    18.418    hdmi_inout_bd_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  hdmi_inout_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.467    18.884    
                         clock uncertainty           -0.080    18.804    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    17.921    hdmi_inout_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         17.921    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                 13.593    

Slack (MET) :             13.778ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 0.580ns (9.619%)  route 5.449ns (90.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.583 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=57, routed)          4.795     4.211    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[0]
    SLICE_X33Y85         LUT6 (Prop_lut6_I4_O)        0.124     4.335 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.655     4.990    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.080    18.862    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.093    18.769    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                          -4.990    
  -------------------------------------------------------------------
                         slack                                 13.778    

Slack (MET) :             13.782ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.642ns (10.573%)  route 5.430ns (89.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 18.375 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.039ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.653    -1.039    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X34Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.518    -0.521 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=57, routed)          4.568     4.047    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[1]
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.171 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[17]_i_1/O
                         net (fo=2, routed)           0.862     5.033    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[17]
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.520    18.375    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y86         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                         clock pessimism              0.567    18.942    
                         clock uncertainty           -0.080    18.862    
    SLICE_X31Y86         FDRE (Setup_fdre_C_D)       -0.047    18.815    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                 13.782    

Slack (MET) :             13.893ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.996ns  (logic 2.383ns (39.743%)  route 3.613ns (60.257%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.040 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.821     4.861    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.335     5.196 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     5.196    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.089    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -5.196    
  -------------------------------------------------------------------
                         slack                                 13.893    

Slack (MET) :             13.897ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@20.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.390ns (39.884%)  route 3.602ns (60.116%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.892    -0.800    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y102        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.419    -0.381 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=6, routed)           1.036     0.654    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[2]_1[15]
    SLICE_X39Y105        LUT3 (Prop_lut3_I1_O)        0.297     0.951 f  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.819     1.770    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending
    SLICE_X37Y105        LUT5 (Prop_lut5_I0_O)        0.152     1.922 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.938     2.860    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y105        LUT4 (Prop_lut4_I3_O)        0.332     3.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     3.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.725 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.725    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.048 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.810     4.858    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X35Y105        LUT3 (Prop_lut3_I0_O)        0.334     5.192 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     5.192    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    21.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.752 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        1.654    18.509    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y105        FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.585    19.094    
                         clock uncertainty           -0.080    19.014    
    SLICE_X35Y105        FDRE (Setup_fdre_C_D)        0.075    19.089    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         19.089    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                 13.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.590    -0.618    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X81Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5/Q
                         net (fo=1, routed)           0.058    -0.418    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/srst_d5
    SLICE_X80Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.373 r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re/O
                         net (fo=1, routed)           0.000    -0.373    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_out_re__0
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.858    -0.857    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/s_axi_lite_aclk
    SLICE_X80Y49         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                         clock pessimism              0.253    -0.605    
                         clock uncertainty            0.080    -0.525    
    SLICE_X80Y49         FDRE (Hold_fdre_C_D)         0.092    -0.433    hdmi_inout_bd_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.251    -0.621    
                         clock uncertainty            0.080    -0.540    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120    -0.420    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.574    -0.634    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[33]/Q
                         net (fo=1, routed)           0.087    -0.405    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[33]
    SLICE_X26Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.360 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.360    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1_n_0
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.844    -0.871    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y97         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
                         clock pessimism              0.251    -0.621    
                         clock uncertainty            0.080    -0.540    
    SLICE_X26Y97         FDRE (Hold_fdre_C_D)         0.120    -0.420    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.556    -0.652    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.087    -0.423    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11]_0[6]
    SLICE_X36Y94         LUT6 (Prop_lut6_I4_O)        0.045    -0.378 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.378    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[6]
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.824    -0.891    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y94         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism              0.253    -0.639    
                         clock uncertainty            0.080    -0.558    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.120    -0.438    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.408    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.363 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.363    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[10]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.251    -0.624    
                         clock uncertainty            0.080    -0.543    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.120    -0.423    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.572    -0.636    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.407    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[17]
    SLICE_X26Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.362 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.362    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[17]_i_1__1_n_0
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.842    -0.873    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y92         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]/C
                         clock pessimism              0.251    -0.623    
                         clock uncertainty            0.080    -0.542    
    SLICE_X26Y92         FDRE (Hold_fdre_C_D)         0.120    -0.422    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[17]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.552    -0.656    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.087    -0.427    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.382 r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.817    -0.898    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y82         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism              0.256    -0.643    
                         clock uncertainty            0.080    -0.562    
    SLICE_X32Y82         FDRE (Hold_fdre_C_D)         0.120    -0.442    hdmi_inout_bd_i/axi_interconnect_2/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.571    -0.637    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[13]/Q
                         net (fo=1, routed)           0.089    -0.406    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[13]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.361 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.361    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[13]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.841    -0.874    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y89         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism              0.251    -0.624    
                         clock uncertainty            0.080    -0.543    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.121    -0.422    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.558    -0.650    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X33Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.509 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.091    -0.417    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X32Y93         LUT3 (Prop_lut3_I2_O)        0.045    -0.372 r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.372    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[46]_i_1__1_n_0
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.825    -0.890    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X32Y93         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]/C
                         clock pessimism              0.254    -0.637    
                         clock uncertainty            0.080    -0.556    
    SLICE_X32Y93         FDRE (Hold_fdre_C_D)         0.121    -0.435    hdmi_inout_bd_i/axi_interconnect_2/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_50_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_50_hdmi_inout_bd_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.666ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.542    -0.666    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X51Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.525 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24]/Q
                         net (fo=1, routed)           0.091    -0.433    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[24]
    SLICE_X50Y71         LUT6 (Prop_lut6_I3_O)        0.045    -0.388 r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_inferred__0_i_8/O
                         net (fo=1, routed)           0.000    -0.388    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured[24]
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_50_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_50_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1234, routed)        0.808    -0.907    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y71         FDRE                                         r  hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]/C
                         clock pessimism              0.255    -0.653    
                         clock uncertainty            0.080    -0.572    
    SLICE_X50Y71         FDRE (Hold_fdre_C_D)         0.121    -0.451    hdmi_inout_bd_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.063    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.454 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.275    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.252    -0.571    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.717    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.719    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.719    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.588%)  route 0.306ns (59.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199    -0.129    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y69         FDPE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.833    -0.882    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y69         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.254    -0.629    
    SLICE_X26Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.454 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.275    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.065    -0.505    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.651    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.065    -0.505    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.653    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.065    -0.505    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.653    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.588%)  route 0.306ns (59.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199    -0.129    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y69         FDPE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.833    -0.882    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y69         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.254    -0.629    
                         clock uncertainty            0.065    -0.563    
    SLICE_X26Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.454 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.275    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.065    -0.505    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.651    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.065    -0.505    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.653    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.571    
                         clock uncertainty            0.065    -0.505    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.653    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.588%)  route 0.306ns (59.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199    -0.129    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y69         FDPE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.833    -0.882    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y69         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.254    -0.629    
                         clock uncertainty            0.065    -0.563    
    SLICE_X26Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.274    -0.608    
                         clock uncertainty            0.065    -0.542    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.634    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.510    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X9Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X9Y47          FDCE (Recov_fdce_C_CLR)     -0.405     3.534    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          3.534    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.361     3.578    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.578    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.773ns (27.532%)  route 2.035ns (72.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.757    -0.935    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y44         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDPE (Prop_fdpe_C_Q)         0.478    -0.457 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.637     0.180    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X13Y44         LUT3 (Prop_lut3_I2_O)        0.295     0.475 f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.398     1.872    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X8Y47          FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.581     3.436    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y47          FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.567     4.004    
                         clock uncertainty           -0.065     3.939    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.319     3.620    hdmi_inout_bd_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.620    
                         arrival time                          -1.872    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@5.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.718ns (26.662%)  route 1.975ns (73.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 3.369 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.010ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -4.999 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.793    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.682    -1.010    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y70         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y70         FDPE (Prop_fdpe_C_Q)         0.419    -0.591 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.871     0.280    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X27Y70         LUT3 (Prop_lut3_I2_O)        0.299     0.579 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.104     1.683    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X31Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     6.404 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.566    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -0.248 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     1.764    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.855 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        1.514     3.369    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.567     3.936    
                         clock uncertainty           -0.065     3.871    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405     3.466    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -1.683    
  -------------------------------------------------------------------
                         slack                                  1.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.454 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.275    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.252    -0.571    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146    -0.717    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.719    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.973%)  route 0.196ns (57.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.626    -0.582    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.434 f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.237    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.893    -0.822    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.252    -0.571    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.719    hdmi_inout_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.209ns (40.588%)  route 0.306ns (59.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199    -0.129    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y69         FDPE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.833    -0.882    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y69         FDPE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.254    -0.629    
    SLICE_X26Y69         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns - clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.290%)  route 0.310ns (59.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.930 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.233    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.564    -0.644    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y70         FDRE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.480 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.373    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045    -0.328 f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.203    -0.125    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y69         FDCE                                         f  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    hdmi_inout_bd_i/clk_wiz_0/inst/clk_in1_hdmi_inout_bd_clk_wiz_0_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.496 r  hdmi_inout_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.744    hdmi_inout_bd_i/clk_wiz_0/inst/clk_out_200_hdmi_inout_bd_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  hdmi_inout_bd_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=4970, routed)        0.834    -0.881    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y69         FDCE                                         r  hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.274    -0.608    
    SLICE_X29Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.700    hdmi_inout_bd_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.700    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.575    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.653ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.077ns  (logic 0.478ns (44.362%)  route 0.599ns (55.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.077    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X21Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.492%)  route 0.591ns (58.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37                                      0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.591     1.010    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X57Y37         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y37         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.484%)  route 0.616ns (59.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.616     1.035    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X20Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y27         FDRE (Setup_fdre_C_D)       -0.219     4.781    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.568%)  route 0.565ns (57.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.565     0.984    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X23Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)       -0.268     4.732    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.138ns  (logic 0.518ns (45.529%)  route 0.620ns (54.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.620     1.138    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X21Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)       -0.095     4.905    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.780%)  route 0.458ns (52.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.458     0.877    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X25Y31         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.448     0.867    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X27Y32         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.514%)  route 0.445ns (51.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39                                      0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.864    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X57Y38         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.268     4.732    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.023ns  (logic 0.456ns (44.597%)  route 0.567ns (55.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37                                      0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.567     1.023    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X57Y38         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.095     4.905    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.002ns  (logic 0.518ns (51.672%)  route 0.484ns (48.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.484     1.002    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X23Y30         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y30         FDRE (Setup_fdre_C_D)       -0.095     4.905    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  3.903    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.653ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.077ns  (logic 0.478ns (44.362%)  route 0.599ns (55.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.599     1.077    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X21Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  3.653    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.492%)  route 0.591ns (58.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37                                      0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.591     1.010    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X57Y37         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y37         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.484%)  route 0.616ns (59.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.616     1.035    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X20Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X20Y27         FDRE (Setup_fdre_C_D)       -0.219     4.781    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          4.781    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.568%)  route 0.565ns (57.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y29                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X23Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.565     0.984    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X23Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y27         FDRE (Setup_fdre_C_D)       -0.268     4.732    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.138ns  (logic 0.518ns (45.529%)  route 0.620ns (54.471%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.620     1.138    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X21Y27         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)       -0.095     4.905    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.877ns  (logic 0.419ns (47.780%)  route 0.458ns (52.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X27Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.458     0.877    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X25Y31         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.448     0.867    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X27Y32         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.270     4.730    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.864ns  (logic 0.419ns (48.514%)  route 0.445ns (51.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y39                                      0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.445     0.864    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X57Y38         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.268     4.732    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          4.732    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.882ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.023ns  (logic 0.456ns (44.597%)  route 0.567ns (55.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37                                      0.000     0.000 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X56Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.567     1.023    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X57Y38         FDRE                                         r  hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X57Y38         FDRE (Setup_fdre_C_D)       -0.095     4.905    hdmi_inout_bd_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  3.882    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200_hdmi_inout_bd_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.002ns  (logic 0.518ns (51.672%)  route 0.484ns (48.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31                                      0.000     0.000 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.484     1.002    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X23Y30         FDRE                                         r  hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X23Y30         FDRE (Setup_fdre_C_D)       -0.095     4.905    hdmi_inout_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  3.903    





