---
title: Multilevel Synthesis
description: Imitate hardware techniques through logic gates in VHDL.
pubDate: 08-23-23
tags:
	- labs/3rd-sem
---

## Verilog Code

```verilog
module demo(x1, x2, x3, x4, f);
    input x1, x2, x3, x4;
    output f;
    assign g = (~x1 & x2) | (x1 & ~x2);
    assign f = (g & x3) | (~g & x4);
endmodule
```

## Waveform

![Untitled](https://s3-us-west-2.amazonaws.com/secure.notion-static.com/23d8eb0d-b57b-4f00-9128-5fe1f0829eb6/Untitled.png)

## Schematic

![Untitled](https://s3-us-west-2.amazonaws.com/secure.notion-static.com/5d2237be-b7e9-441f-8474-2991cd50bb5f/Untitled.png)
