<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADuCM302x Device Drivers API Reference Manual: SPI0 Static Configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ADuCM302x Device Drivers API Reference Manual
   &#160;<span id="projectnumber">Release 3.1.2.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___s_p_i___driver___config___s_p_i0.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI0 Static Configuration<div class="ingroups"><a class="el" href="group___s_p_i___driver.html">SPI Driver</a> &raquo; <a class="el" href="group___s_p_i___driver___config.html">Static Configuration</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga99014032c4fad63fc6b5122676b61734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga99014032c4fad63fc6b5122676b61734">ADI_SPI0_MASTER_MODE</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ga99014032c4fad63fc6b5122676b61734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad12fd180b7dfffe6eb849cdc0ec75ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gad12fd180b7dfffe6eb849cdc0ec75ac8">ADI_SPI0_CFG_BIT_RATE</a>&#160;&#160;&#160;(2000000u)</td></tr>
<tr class="separator:gad12fd180b7dfffe6eb849cdc0ec75ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8395ba07b21ca64746b700489f5977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga8b8395ba07b21ca64746b700489f5977">ADI_SPI0_CFG_ENABLE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga8b8395ba07b21ca64746b700489f5977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3e4c061f191d52d8a3f218beede722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga3b3e4c061f191d52d8a3f218beede722">ADI_SPI0_CFG_CLK_PHASE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga3b3e4c061f191d52d8a3f218beede722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8027d9567d9f0a380cc6072d2bfc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gacf8027d9567d9f0a380cc6072d2bfc68">ADI_SPI0_CFG_CLK_POLARITY</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gacf8027d9567d9f0a380cc6072d2bfc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77b17e7156bf96f918c1d7835ffc668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gad77b17e7156bf96f918c1d7835ffc668">ADI_SPI0_CFG_WIRED_OR</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gad77b17e7156bf96f918c1d7835ffc668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69798b044433eab5fb5aa900716608fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga69798b044433eab5fb5aa900716608fe">ADI_SPI0_CFG_LSB_MSB</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga69798b044433eab5fb5aa900716608fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7baad81ce6bbf056d31c1ef9d1ed74f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gaf7baad81ce6bbf056d31c1ef9d1ed74f">ADI_SPI0_CFG_TRANSFER_INITIATE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaf7baad81ce6bbf056d31c1ef9d1ed74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b91e049cbeaf922ab6715d874ec4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga85b91e049cbeaf922ab6715d874ec4c2">ADI_SPI0_CFG_TX_UNDERFLOW</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga85b91e049cbeaf922ab6715d874ec4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da066794b9e33bb22ffe210f87ccb86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga9da066794b9e33bb22ffe210f87ccb86">ADI_SPI0_CFG_RX_OVERFLOW</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga9da066794b9e33bb22ffe210f87ccb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bfc5f7a5351228aa6bdf1d232c6b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gac6bfc5f7a5351228aa6bdf1d232c6b1e">ADI_SPI0_CFG_MISO_ENABLE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gac6bfc5f7a5351228aa6bdf1d232c6b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901c12e7b75dab3c48cb113c3de26076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga901c12e7b75dab3c48cb113c3de26076">ADI_SPI0_CFG_LOOPBACK</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga901c12e7b75dab3c48cb113c3de26076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65bb45679f2a7f4685fad99edd08767a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga65bb45679f2a7f4685fad99edd08767a">ADI_SPI0_CFG_CONTINUOUS</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga65bb45679f2a7f4685fad99edd08767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73949b9f91c22642a6e2df1e2215e11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga73949b9f91c22642a6e2df1e2215e11c">ADI_SPI0_CFG_RX_FLUSH</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga73949b9f91c22642a6e2df1e2215e11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a4b0b82c26271d5baed191458424cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga32a4b0b82c26271d5baed191458424cf">ADI_SPI0_CFG_TX_FLUSH</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga32a4b0b82c26271d5baed191458424cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf354f10efa1f36cc97d061d5b434dc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gaf354f10efa1f36cc97d061d5b434dc31">ADI_SPI0_CFG_CSERR_RESET</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaf354f10efa1f36cc97d061d5b434dc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c3d7104e9124e32163dbb86d002db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga49c3d7104e9124e32163dbb86d002db9">ADI_SPI0_CFG_CLK_DIV</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga49c3d7104e9124e32163dbb86d002db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24ad2d384521a379b8340656ee8f479"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gaf24ad2d384521a379b8340656ee8f479">ADI_SPI0_CFG_HFM</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gaf24ad2d384521a379b8340656ee8f479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97dee0872a2113b5e59f9dbd0fb2ccba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#ga97dee0872a2113b5e59f9dbd0fb2ccba">ADI_SPI0_CFG_CS_ERR</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ga97dee0872a2113b5e59f9dbd0fb2ccba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6693e53a257badbfa170772d99c797"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___driver___config___s_p_i0.html#gace6693e53a257badbfa170772d99c797">ADI_SPI0_CFG_CS_IRQ</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:gace6693e53a257badbfa170772d99c797"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga99014032c4fad63fc6b5122676b61734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99014032c4fad63fc6b5122676b61734">&#9670;&nbsp;</a></span>ADI_SPI0_MASTER_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_MASTER_MODE&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>If using SPI0 in master mode set this macro to 1. For slave mode set this macro to 0. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00076">76</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gad12fd180b7dfffe6eb849cdc0ec75ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad12fd180b7dfffe6eb849cdc0ec75ac8">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_BIT_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_BIT_RATE&#160;&#160;&#160;(2000000u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set this macro to the SPI0 bit rate in hertz </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00080">80</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga8b8395ba07b21ca64746b700489f5977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b8395ba07b21ca64746b700489f5977">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_ENABLE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 enable<br />
SPI configuration register: Bit[0]<br />
1 - Enable SPI<br />
0 - Disable SPI </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00086">86</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga3b3e4c061f191d52d8a3f218beede722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b3e4c061f191d52d8a3f218beede722">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_CLK_PHASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_CLK_PHASE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 clock phase mode<br />
SPI configuration register: Bit[2]<br />
1 - Serial clock pulses at the beginning of each serial bit transfer.<br />
0 - Serial clock pulses at the end of each serial bit transfer. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00092">92</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gacf8027d9567d9f0a380cc6072d2bfc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf8027d9567d9f0a380cc6072d2bfc68">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_CLK_POLARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_CLK_POLARITY&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 clock polarity<br />
SPI configuration register: Bit[3]<br />
1 - Serial clock idles high.<br />
0 - Serial clock idles low. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00102">102</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gad77b17e7156bf96f918c1d7835ffc668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad77b17e7156bf96f918c1d7835ffc668">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_WIRED_OR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_WIRED_OR&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 wired OR mode<br />
SPI configuration register: Bit[4]<br />
1 - Enables open circuit output enable.<br />
0 - Normal output levels. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00109">109</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga69798b044433eab5fb5aa900716608fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69798b044433eab5fb5aa900716608fe">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_LSB_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_LSB_MSB&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 LSB/MSB<br />
SPI configuration register: Bit[5]<br />
1 - MSB transmitted first.<br />
0 - LSB transmitted first. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00116">116</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gaf7baad81ce6bbf056d31c1ef9d1ed74f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf7baad81ce6bbf056d31c1ef9d1ed74f">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_TRANSFER_INITIATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_TRANSFER_INITIATE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 transfer initiate<br />
SPI configuration register: Bit[6]<br />
1 - SPI transfer is initiated with write to Tx FIFO register. Interrupts when Tx is empty.<br />
0 - SPI transfer is initiated with a read of the Rx FIFO register. Interrupts when Rx is full. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00123">123</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga85b91e049cbeaf922ab6715d874ec4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85b91e049cbeaf922ab6715d874ec4c2">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_TX_UNDERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_TX_UNDERFLOW&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Tx FIFO transfers zeros or last bit upon underflow<br />
SPI configuration register: Bit[7]<br />
1 - Tx FIFO sends zeros upon underflow.<br />
0 - Tx FIFO repeats last bit upon underflow. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00130">130</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga9da066794b9e33bb22ffe210f87ccb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9da066794b9e33bb22ffe210f87ccb86">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_RX_OVERFLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_RX_OVERFLOW&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Rx FIFO overflows with received data or data is discarded<br />
SPI configuration register: Bit[8]<br />
1 - Rx FIFO receives data upon overflow.<br />
0 - Rx FIFO discards received data upon overflow. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00137">137</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gac6bfc5f7a5351228aa6bdf1d232c6b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6bfc5f7a5351228aa6bdf1d232c6b1e">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_MISO_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_MISO_ENABLE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 slave mode MISO enable<br />
SPI configuration register: Bit[9]<br />
1 - MISO operates as normal in slave mode.<br />
0 - MISO is disabled in slave mode. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00144">144</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga901c12e7b75dab3c48cb113c3de26076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga901c12e7b75dab3c48cb113c3de26076">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_LOOPBACK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_LOOPBACK&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 internal loopback enable<br />
SPI configuration register: Bit[10]<br />
1 - MISO and MOSI is loopbacked internally.<br />
0 - MISO and MOSI operates normally. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00151">151</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga65bb45679f2a7f4685fad99edd08767a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65bb45679f2a7f4685fad99edd08767a">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_CONTINUOUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_CONTINUOUS&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 transfer and interrupt mode<br />
SPI configuration register: Bit[11]<br />
1 - SPI continuous transfers in which CS remains asserted until Tx is empty.<br />
0 - SPI disable continuous transfer, each transfer consists of 8 bits of data. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00157">157</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga73949b9f91c22642a6e2df1e2215e11c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga73949b9f91c22642a6e2df1e2215e11c">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_RX_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_RX_FLUSH&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Rx FIFO flush enable<br />
SPI configuration register: Bit[12]<br />
1 - Rx FIFO is flushed and all rx data is ignored and no interrupts are generated.<br />
0 - Rx FIFO flush is disabled. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00163">163</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga32a4b0b82c26271d5baed191458424cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32a4b0b82c26271d5baed191458424cf">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_TX_FLUSH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_TX_FLUSH&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 Tx FIFO flush enable<br />
SPI configuration register: Bit[13]<br />
1 - Tx FIFO is flushed.<br />
0 - Tx FIFO flush is disabled. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00170">170</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gaf354f10efa1f36cc97d061d5b434dc31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf354f10efa1f36cc97d061d5b434dc31">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_CSERR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_CSERR_RESET&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reset Mode for CSERR. <br />
SPI0 configuration register: Bit[14]<br />
0 - To continue from where it stopped. SPI can receive the remaining bits when CS gets asserted and Cortex has to ignore the CSERR interrupt.<br />
1 - To enable resetting the bit counter and reset if there is a CS error condition and the Cortex is expected to clear the SPI_EN bit. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00180">180</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga49c3d7104e9124e32163dbb86d002db9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49c3d7104e9124e32163dbb86d002db9">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_CLK_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_CLK_DIV&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 clock divide<br />
SPI baud rate selection register: Bit[0:5]<br />
Value between 0-63 that is used to divide the UCLK to generate the SPI serial clock. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00187">187</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gaf24ad2d384521a379b8340656ee8f479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf24ad2d384521a379b8340656ee8f479">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_HFM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_HFM&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 high frequency mode<br />
SPI baud rate selection register: Bit[6]<br />
1 - High frequency mode enabled.<br />
0 - High frequency mode disabled. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00194">194</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="ga97dee0872a2113b5e59f9dbd0fb2ccba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97dee0872a2113b5e59f9dbd0fb2ccba">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_CS_ERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_CS_ERR&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 reset mode for CSERR<br />
SPI baud rate selection register: Bit[7]<br />
1 - clear bit counter on CS error.<br />
0 - do not clear bit counter on CS error. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00201">201</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
<a id="gace6693e53a257badbfa170772d99c797"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gace6693e53a257badbfa170772d99c797">&#9670;&nbsp;</a></span>ADI_SPI0_CFG_CS_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADI_SPI0_CFG_CS_IRQ&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI0 CS interrupt<br />
SPI baud rate selection register: Bit[8]<br />
1 - In continuous mode, generate interrupt on CS.<br />
0 - In continuous mode, do not generate interrupt on CS. </p>

<p class="definition">Definition at line <a class="el" href="adi__spi__config_8h_source.html#l00208">208</a> of file <a class="el" href="adi__spi__config_8h_source.html">adi_spi_config.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Mon Aug 6 2018 21:48:23 for ADuCM302x Device Drivers API Reference Manual by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
