//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	run

.visible .entry run(
	.param .u64 run_param_0,
	.param .u32 run_param_1,
	.param .u32 run_param_2,
	.param .u32 run_param_3,
	.param .u32 run_param_4,
	.param .u64 run_param_5,
	.param .u32 run_param_6,
	.param .u32 run_param_7,
	.param .u32 run_param_8,
	.param .u64 run_param_9,
	.param .u32 run_param_10
)
{
	.reg .pred 	%p<27>;
	.reg .b16 	%rs<6>;
	.reg .b32 	%r<128>;
	.reg .f64 	%fd<21>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd13, [run_param_0];
	ld.param.u32 	%r44, [run_param_1];
	ld.param.u32 	%r39, [run_param_2];
	ld.param.u32 	%r40, [run_param_3];
	ld.param.u32 	%r41, [run_param_4];
	ld.param.u64 	%rd11, [run_param_5];
	ld.param.u32 	%r42, [run_param_7];
	ld.param.u32 	%r43, [run_param_8];
	ld.param.u64 	%rd12, [run_param_9];
	cvta.to.global.u64 	%rd1, %rd13;
	mov.u32 	%r45, %ctaid.y;
	mov.u32 	%r46, %nctaid.x;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r1, %r45, %r46, %r47;
	mul.lo.s32 	%r2, %r40, %r39;
	div.s32 	%r48, %r44, %r2;
	setp.ge.s32	%p3, %r1, %r48;
	@%p3 bra 	BB0_22;

	cvta.to.global.u64 	%rd14, %rd11;
	mul.lo.s32 	%r3, %r1, %r2;
	mul.wide.s32 	%rd15, %r1, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ldu.global.u32 	%r49, [%rd16];
	setp.ne.s32	%p4, %r49, 0;
	@%p4 bra 	BB0_11;

	add.s32 	%r51, %r1, 1;
	mul.lo.s32 	%r4, %r51, %r2;
	mov.f64 	%fd19, 0d0000000000000000;
	mov.u32 	%r116, 0;
	setp.ge.s32	%p5, %r3, %r4;
	@%p5 bra 	BB0_5;

	mul.lo.s32 	%r58, %r2, %r1;
	mul.wide.s32 	%rd17, %r58, 4;
	add.s64 	%rd37, %rd1, %rd17;
	mov.f64 	%fd19, 0d0000000000000000;
	mov.u32 	%r116, 0;
	mov.u32 	%r119, %r3;

BB0_4:
	mov.u32 	%r6, %r119;
	ldu.global.u32 	%r59, [%rd37];
	cvt.rn.f64.s32	%fd11, %r59;
	add.f64 	%fd19, %fd19, %fd11;
	setp.gt.s32	%p6, %r59, 0;
	selp.u32	%r60, 1, 0, %p6;
	add.s32 	%r116, %r60, %r116;
	add.s64 	%rd37, %rd37, 4;
	add.s32 	%r8, %r6, 1;
	setp.lt.s32	%p7, %r8, %r4;
	mov.u32 	%r119, %r8;
	@%p7 bra 	BB0_4;

BB0_5:
	setp.gt.s32	%p8, %r116, 0;
	@%p8 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_7:
	cvt.rn.f64.s32	%fd4, %r116;
	div.rn.f64 	%fd5, %fd19, %fd4;
	mov.f64 	%fd20, 0d0000000000000000;
	@%p5 bra 	BB0_10;

	mul.lo.s32 	%r71, %r2, %r1;
	mul.wide.s32 	%rd21, %r71, 4;
	add.s64 	%rd38, %rd1, %rd21;
	mov.f64 	%fd20, 0d0000000000000000;
	mov.u32 	%r118, %r3;

BB0_9:
	ldu.global.u32 	%r72, [%rd38];
	cvt.rn.f64.s32	%fd14, %r72;
	sub.f64 	%fd15, %fd14, %fd5;
	fma.rn.f64 	%fd20, %fd15, %fd15, %fd20;
	add.s64 	%rd38, %rd38, 4;
	add.s32 	%r118, %r118, 1;
	setp.lt.s32	%p10, %r118, %r4;
	@%p10 bra 	BB0_9;

BB0_10:
	div.rn.f64 	%fd16, %fd20, %fd4;
	sqrt.rn.f64 	%fd17, %fd16;
	fma.rn.f64 	%fd18, %fd17, 0d4000000000000000, %fd5;
	cvt.rzi.s32.f64	%r73, %fd18;
	st.global.u32 	[%rd16], %r73;
	bra.uni 	BB0_11;

BB0_6:
	mov.u32 	%r65, 64000;
	st.global.u32 	[%rd16], %r65;

BB0_11:
	add.s32 	%r12, %r1, 1;
	shr.u32 	%r82, %r41, 31;
	add.s32 	%r83, %r41, %r82;
	shr.s32 	%r13, %r83, 1;
	mul.lo.s32 	%r14, %r13, %r39;
	add.s32 	%r84, %r13, %r3;
	add.s32 	%r121, %r84, %r14;
	mul.lo.s32 	%r16, %r12, %r43;
	mul.lo.s32 	%r120, %r1, %r43;
	setp.ge.s32	%p11, %r120, %r16;
	@%p11 bra 	BB0_14;

	cvta.to.global.u64 	%rd25, %rd12;
	mul.wide.s32 	%rd26, %r120, 4;
	add.s64 	%rd39, %rd25, %rd26;

BB0_13:
	mov.u32 	%r90, 0;
	st.global.u32 	[%rd39], %r90;
	add.s64 	%rd39, %rd39, 4;
	add.s32 	%r120, %r120, 1;
	setp.lt.s32	%p12, %r120, %r16;
	@%p12 bra 	BB0_13;

BB0_14:
	mul.lo.s32 	%r92, %r12, %r2;
	sub.s32 	%r20, %r92, %r14;
	setp.ge.s32	%p13, %r121, %r20;
	@%p13 bra 	BB0_22;

	add.s32 	%r94, %r39, 1;
	mul.lo.s32 	%r21, %r13, %r94;
	sub.s32 	%r22, %r39, %r41;
	sub.s32 	%r23, %r39, %r13;
	mov.u32 	%r122, 0;

BB0_16:
	mul.wide.s32 	%rd27, %r121, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.u32 	%r99, [%rd16];
	ld.global.u32 	%r26, [%rd28];
	setp.le.s32	%p14, %r26, %r99;
	@%p14 bra 	BB0_21;

	sub.s32 	%r124, %r121, %r21;
	add.s32 	%r28, %r121, %r21;
	setp.gt.s32	%p16, %r124, %r28;
	mov.u32 	%r127, 0;
	mov.u16 	%rs5, 1;
	mov.u32 	%r123, %r127;
	mov.u32 	%r126, %r127;
	mov.pred 	%p26, -1;
	@%p16 bra 	BB0_19;

BB0_18:
	mul.wide.s32 	%rd32, %r124, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.u32 	%r103, [%rd33];
	setp.gt.s32	%p17, %r103, %r26;
	selp.b16	%rs5, 0, %rs5, %p17;
	and.b16  	%rs4, %rs5, 255;
	setp.gt.s32	%p18, %r103, 0;
	selp.u32	%r104, 1, 0, %p18;
	add.s32 	%r127, %r104, %r127;
	add.s32 	%r105, %r123, 1;
	setp.eq.s32	%p19, %r105, %r41;
	selp.b32	%r106, %r22, 0, %p19;
	add.s32 	%r107, %r124, %r106;
	add.s32 	%r124, %r107, 1;
	selp.b32	%r123, 0, %r105, %p19;
	setp.le.s32	%p20, %r124, %r28;
	setp.ne.s16	%p26, %rs4, 0;
	and.pred  	%p21, %p20, %p26;
	mov.u32 	%r126, %r127;
	@%p21 bra 	BB0_18;

BB0_19:
	setp.ge.s32	%p22, %r126, %r42;
	and.pred  	%p23, %p26, %p22;
	@!%p23 bra 	BB0_21;
	bra.uni 	BB0_20;

BB0_20:
	mad.lo.s32 	%r112, %r1, %r43, %r122;
	cvta.to.global.u64 	%rd34, %rd12;
	mul.wide.s32 	%rd35, %r112, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.global.u32 	[%rd36], %r121;
	add.s32 	%r122, %r122, 1;

BB0_21:
	add.s32 	%r113, %r121, 1;
	rem.s32 	%r114, %r113, %r39;
	setp.eq.s32	%p24, %r114, %r23;
	add.s32 	%r115, %r121, %r41;
	selp.b32	%r121, %r115, %r113, %p24;
	setp.lt.s32	%p25, %r121, %r20;
	@%p25 bra 	BB0_16;

BB0_22:
	ret;
}


