// Seed: 1392680366
module module_0;
  wire id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wand id_11,
    input wire id_12
    , id_18,
    output tri id_13,
    input supply0 id_14,
    output wor id_15,
    input wand id_16
);
  assign id_2 = 1'b0;
  module_0();
  wire id_19;
  always id_18 <= id_18;
  assign id_11 = id_3;
endmodule
