Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 26 23:04:12 2023
| Host         : Squid running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hardware_top_control_sets_placed.rpt
| Design       : hardware_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1647 |
|    Minimum number of control sets                        |  1568 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    79 |
| Unused register locations in slices containing registers |   451 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1647 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |  1535 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     3 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             189 |           93 |
| No           | No                    | Yes                    |             262 |           95 |
| No           | Yes                   | No                     |             139 |           46 |
| Yes          | No                    | No                     |           12463 |         6724 |
| Yes          | No                    | Yes                    |            1317 |          582 |
| Yes          | Yes                   | No                     |             155 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                          Enable Signal                                                                         |                                      Set/Reset Signal                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ethernet_mac/eth_tx/nextState_reg[1]_i_2_n_0     |                                                                                                                                                                |                                                                                            |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]__0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine[pc][31]_i_1_n_0                                                                        | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_1                                               |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/p_1_in18_in                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                1 |              1 |         1.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[env_start]__0                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |                1 |              1 |         1.00 |
|  clk_control/inst/clk_100                         |                                                                                                                                                                | neorv32_top_inst/rstn_i                                                                    |                1 |              1 |         1.00 |
|  ethernet_mac/rmii_int/tx_fifo/isFull_reg_i_2_n_0 |                                                                                                                                                                |                                                                                            |                2 |              2 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/currentState_reg[1][0]                                                                       |                                                                                            |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/E[0]                                                        | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/E[0]                                                        | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |                1 |              2 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_1[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                1 |              3 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]__0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                2 |              3 |         1.50 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_msi]_i_1_n_0                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                3 |              3 |         1.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_msi]_i_1_n_0                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                1 |              3 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                2 |              3 |         1.50 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_5                                                                    | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_4       |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_1[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                1 |              4 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_5                                                                    | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_5       |                3 |              4 |         1.33 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][13]_2 |                2 |              4 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_45                                                                           | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_212         |                3 |              4 |         1.33 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/FSM_sequential_execute_engine_reg[state][1][0]              | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                2 |              4 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_2                                                                          | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][13]_3      |                3 |              4 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_45                                                                           |                                                                                            |                3 |              4 |         1.33 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_bus_keeper_inst/control[timeout][3]_i_1_n_0                                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                1 |              4 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_2                                                                          |                                                                                            |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[bitcnt]                                                                                  |                                                                                            |                2 |              4 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/trap_ctrl_reg[env_start]__0                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/ctrl[cnt]                                    | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                2 |              5 |         2.50 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[3]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                1 |              5 |         5.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_msi]_i_1_n_0                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                4 |              5 |         1.25 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][8]_2                                                                           | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_213         |                3 |              5 |         1.67 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcycle][31]_i_1_n_0                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                3 |              6 |         2.00 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[8]_1[0]                     |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                5 |              6 |         1.20 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[3]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                2 |              6 |         3.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_207                                                                             | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_411         |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[minstret][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec]                                                                                          | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                4 |              6 |         1.50 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec]                                                                                          | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                4 |              6 |         1.50 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcause]0                                                                                    | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                3 |              6 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                1 |              7 |         7.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                2 |              7 |         3.50 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/p_1_in18_in                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                4 |              7 |         1.75 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/p_1_in18_in                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                4 |              7 |         1.75 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                4 |              7 |         1.75 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_2[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |                3 |              7 |         2.33 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/p_1_in18_in                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                1 |              7 |         7.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                3 |              7 |         2.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_58                                                                           |                                                                                            |                6 |              7 |         1.17 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                4 |              7 |         1.75 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1201][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_50[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_60[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_48[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_6[0]                                                                            |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_44[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_64[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_70[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_77[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_8[0]                                                                            |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_89[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_52[0]                                                                           |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_85[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_9[0]                                                                            |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_90[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_93[0]                                                                           |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_54[0]                                                                           |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_49[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_55[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_68[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_73[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_87[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_92[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mie_msi]_i_1_n_0                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_94[0]                                                                           |                                                                                            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_95[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_96[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_74[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_91[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_419[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval]0                                                                                     | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_62[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_78[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_69[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_83[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_65[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_67[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_79[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_84[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_88[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_66[0]                                                                           |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_80[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_56[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_71[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_81[0]                                                                           |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_86[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_420[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_53[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_59[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_418[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_61[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_4[0]                                                                                         |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_76[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_57[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_58[0]                                                                           |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_82[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[3]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_45[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_97[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_99[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_98[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         |                                                                                                                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_67[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][0]_1[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_86[0]                                                                        |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][0]_rep__20_3[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_8[0]                                                                         |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_70[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_72[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_65[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_74[0]                                                                        |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_95[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_84[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_80[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_66[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_83[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_77[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_89[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_64[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_62[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_69[0]                                                                        |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_85[0]                                                                        |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][0]_rep__20_4[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_68[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_93[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][0]_rep__20_1[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_81[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_82[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_94[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_98[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_88[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[wdat][0]_rep__20_2[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_78[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_61[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_73[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_91[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_7[0]                                                                         |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_96[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_71[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_75[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_76[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_79[0]                                                                        |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_90[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_92[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_87[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_97[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_63[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_99[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_9[0]                                                                         |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1025][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1025][7]_i_3[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/E[0]                                                                                         |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1007][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1030][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1048][7]_i_3_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1048][7]_i_8_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1049][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[102][7]_i_6_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1054][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1054][7]_i_7_1[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1054][7]_i_7_3[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1050][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1058][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1014][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1025][7]_i_3_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1038][7]_i_3_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1059][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1056][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1060][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1071][7]_i_3[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1010][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1061][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1068][7]_i_7[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1072][7]_i_8_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1073][7]_i_5[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1031][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1073][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1022][7]_i_5_0[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1030][7]_i_3[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1045][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1031][7]_i_6[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1038][7]_i_8_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1042][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1044][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1054][7]_i_7_2[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1001][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1063][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1074][7]_i_3_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1074][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1019][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1149][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[511][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1212][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1231][7]_i_4_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1105][7]_i_7_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1144][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1248][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1267][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1104][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1269][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1270][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1112][7]_i_7_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1274][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1135][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[128][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1295][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[107][7]_i_7_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1182][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1087][7]_i_5_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1298][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1303][7]_i_4_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1288][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1240][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1279][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1092][7]_i_8[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[117][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1184][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1311][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1312][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1094][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1160][7]_i_7_0[0]                                                               |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1314][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1080][7]_i_7[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1098][7]_i_7_0[0]                                                               |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1101][7]_i_8_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1095][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[119][7]_i_6_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1081][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1138][7]_i_4_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1092][7]_i_3_0[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1147][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1096][7]_i_7_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1215][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1218][7]_i_4_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1107][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1150][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1078][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[114][7]_i_6[0]                                                                  |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1136][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1076][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1077][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1090][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1198][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[124][7]_i_6_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1254][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1079][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1256][7]_i_7_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1086][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[109][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1145][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1093][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1089][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1412][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1429][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1446][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1452][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1440][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1453][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1456][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1389][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1459][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1461][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1317][7]_i_5_0[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1322][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1380][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1431][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1465][7]_i_5_0[0]                                                               |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1326][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1438][7]_i_6[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1466][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1467][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[139][7]_i_4_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1350][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1339][7]_i_6[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1458][7]_i_6_0[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[146][7]_i_5_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1441][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1375][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1443][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1472][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1367][7]_i_8_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1394][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1426][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1431][7]_i_3[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1400][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1334][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1397][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1402][7]_i_6[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1448][7]_i_6_0[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1388][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1454][7]_i_5_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1411][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1455][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1470][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[134][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1364][7]_i_6_0[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1474][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[131][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1369][7]_i_7_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1390][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1405][7]_i_4_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1414][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1423][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1427][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1315][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1343][7]_i_5_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1368][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1387][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1398][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1434][7]_i_7_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1439][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1363][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1401][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1406][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1365][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1403][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1517][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[172][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[175][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[193][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[199][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[205][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[217][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[157][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1485][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[225][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[171][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[226][7]_i_7_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[229][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1506][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[170][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[218][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[239][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[242][7]_i_4_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1487][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[252][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[258][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1493][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[149][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[182][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1510][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[196][7]_i_7_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[204][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[263][7]_i_3[0]                                                                  |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[231][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[244][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[148][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1525][7]_i_5_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[180][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1482][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[194][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[201][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1490][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1522][7]_i_5_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[211][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[206][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1507][7]_i_6_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[220][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1501][7]_i_5_0[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[235][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[263][7]_i_6_0[0]                                                                |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[167][7]_i_4_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[187][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[154][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1502][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1520][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[203][7]_i_7_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[207][7]_i_7_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[270][7]_i_4[0]                                                                  |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[271][7]_i_6_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[276][7]_i_6[0]                                                                  |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1496][7]_i_6_0[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[209][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[250][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[164][7]_i_6_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1477][7]_i_6_0[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1488][7]_i_6_0[0]                                                               |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1491][7]_i_6_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[155][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[1513][7]_i_5_0[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[353][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[403][7]_i_5[0]                                                                  |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[455][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[457][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[460][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[464][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[381][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_1[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[281][7]_i_7[0]                                                                  |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[364][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_11[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[298][7]_i_8_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[342][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[395][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[328][7]_i_4_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[401][7]_i_4_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[494][7]_i_7[0]                                                                  |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[284][7]_i_3[0]                                                                  |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[435][7]_i_3_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[320][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_14[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[329][7]_i_7_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_15[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[477][7]_i_5_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[344][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[405][7]_i_3_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[502][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[430][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[468][7]_i_5_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[323][7]_i_7_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[278][7]_i_4[0]                                                                  |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[278][7]_i_7_0[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[350][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[377][7]_i_5_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[318][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[431][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[450][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[401][7]_i_4[0]                                                                  |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[452][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[459][7]_i_7_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_12[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_10[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_13[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[276][7]_i_6_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[294][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[329][7]_i_4[0]                                                                  |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[403][7]_i_7[0]                                                                  |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[340][7]_i_5[0]                                                                  |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[398][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[343][7]_i_5_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[433][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[456][7]_i_7[0]                                                                  |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[322][7]_i_4_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[321][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[349][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[461][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[390][7]_i_5_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[278][7]_i_4_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[319][7]_i_4_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[333][7]_i_6_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[361][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[451][7]_i_7_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[597][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[587][7]_i_6_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_8[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[699][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[640][7]_i_5_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[557][7]_i_4_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[704][7]_i_4_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_3[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[575][7]_i_7_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[706][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_7[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[524][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[564][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_6[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[572][7]_i_7_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[604][7]_i_6_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[635][7]_i_8_1[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[617][7]_i_6[0]                                                                  |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[525][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[576][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[566][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_8_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[534][7]_i_7_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[567][7]_i_4_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[583][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[593][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[602][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[608][7]_i_7_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[632][7]_i_6[0]                                                                  |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[522][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[582][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[635][7]_i_8_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[544][7]_i_3_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[574][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[592][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[601][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[541][7]_i_7_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[635][7]_i_8_2[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[635][7]_i_8_4[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[652][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[559][7]_i_6_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[610][7]_i_3_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[568][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[533][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_9[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_5[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[584][7]_i_7_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[635][7]_i_8_3[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[570][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[603][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[616][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[607][7]_i_7_0[0]                                                                |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[538][7]_i_4[0]                                                                  |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[653][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[662][7]_i_7_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[694][7]_i_8_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[698][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_16[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_4[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[512][7]_i_3_2[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[573][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[577][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[659][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[535][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_18[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_24[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_13[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_35[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_44[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_46[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_15[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_37[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_45[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_12[0]                                                               |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_5[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_50[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_11[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_28[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_48[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_52[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_55[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_56[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_6[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_21[0]                                                               |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_19[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_22[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_3[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_39[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_47[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_58[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[708][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_42[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_61[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_57[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_16[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_27[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_25[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_34[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_38[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_60[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_62[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_63[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_31[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_17[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_49[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_20[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_40[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_14[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_10[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_23[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_29[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_51[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_54[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_59[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_32[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_2[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_53[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_26[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_43[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_33[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[716][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_1[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[733][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_30[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_36[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_4[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_41[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_11[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_0[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_31[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_4[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_7[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_40[0]                                                               |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_34[0]                                                               |                                                                                            |                1 |              8 |         8.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_30[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_76[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_32[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_42[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_39[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_66[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_15[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_36[0]                                                               |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_45[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_3[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_25[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_77[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_47[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_48[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_49[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_8[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_10[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_17[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_24[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_64[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_68[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_13[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_43[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_79[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_23[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_73[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_75[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_1[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_12[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_2[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_20[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_33[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_38[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_69[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_44[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_70[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_16[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_46[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_72[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_9[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_21[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_22[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_65[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_14[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_67[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_19[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_26[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_71[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_27[0]                                                               |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_28[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_29[0]                                                               |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_35[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_74[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[741][7]_i_8_78[0]                                                               |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_37[0]                                                               |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_41[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_18[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_6[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[817][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[899][7]_i_7_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[980][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[994][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[784][7]_i_8_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[895][7]_i_7_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_8[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[813][7]_i_7[0]                                                                  |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[968][7]_i_5_0[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[805][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[973][7]_i_5_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[926][7]_i_4_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[848][7]_i_4_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[910][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[847][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[950][7]_i_3_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[820][7]_i_7_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[938][7]_i_4_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[984][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[989][7]_i_5_0[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[899][7]_i_6[0]                                                                  |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_53[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_9[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[986][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_50[0]                                                               |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[812][7]_i_7_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[899][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[924][7]_i_3_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[844][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[884][7]_i_5_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[931][7]_i_5_0[0]                                                                |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[955][7]_i_3_0[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[975][7]_i_6[0]                                                                  |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[819][7]_i_6[0]                                                                  |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[808][7]_i_6_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[958][7]_i_4_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_51[0]                                                               |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[920][7]_i_3_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[966][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[974][7]_i_5_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[939][7]_i_6_0[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_52[0]                                                               |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[987][7]_i_6_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[79][7]_i_6_0[0]                                                                 |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[865][7]_i_5_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_5[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[773][7]_i_8_7[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[929][7]_i_3_0[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/FRAME_BUFFER[937][7]_i_3_0[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_0[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_2[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_4[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep_1[0]                                                                    |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep_3[0]                                                                    |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_1[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep_2[0]                                                                    |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_3[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep_0[0]                                                                    |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep_4[0]                                                                    |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep_5[0]                                                                    |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_0[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_16[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_17[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_6[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_11[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_2[0]                                                                 |                                                                                            |                1 |              8 |         8.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_4[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_5[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_6[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_7[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__4_0[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_12[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_8[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_16[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_8[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_13[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_18[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_9[0]                                                                 |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][11]_1[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep_6[0]                                                                    |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_0[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_7[0]                                                                 |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_10[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_14[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_4[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_6[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_12[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_19[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_3[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_1[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_20[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_2[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_15[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_9[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_2[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__4_1[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__4_2[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_21[0]                                                                |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_5[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_4[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_1[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_11[0]                                                                |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_9[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_13[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_8[0]                                                                 |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_1[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_3[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__2_7[0]                                                                 |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_10[0]                                                                |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_14[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_10[0]                                                                |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_15[0]                                                                |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__0_3[0]                                                                 |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][0]_rep__3_0[0]                                                                 |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_5[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_8[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_12[0]                                                                      |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][15]_1[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][13]_2[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_0[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][13]_1[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_16[0]                                                                      |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_7[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_4[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_7[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][15]_2[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_10[0]                                                                      |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_9[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_13[0]                                                                      |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_14[0]                                                                      |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][15]_3[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_1[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_3[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_3[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_11[0]                                                                      |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_15[0]                                                                      |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][12]_6[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_2[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_6[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_8[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][4]_2[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][2]_6[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][4]_6[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][8]_3[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][8]_4[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][2]_4[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_1[0]                                                                         |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_10[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][4]_5[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_100[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][2]_5[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_101[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_102[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_103[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][4]_7[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_104[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_105[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_106[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][2]_2[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][4]_3[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][2]_1[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][2]_3[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][30]_2[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_130[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_150[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_152[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_153[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_154[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_121[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_155[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_156[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_115[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_158[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_125[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_13[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_117[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_127[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_140[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_148[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_16[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_160[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_136[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_157[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_120[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_161[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_11[0]                                                                        |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_162[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_142[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_15[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_159[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_112[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_132[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_163[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_12[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_126[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_147[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_164[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_151[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_110[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_123[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_134[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_114[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_124[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_129[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_109[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_111[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_108[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_135[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_139[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_141[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_146[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_122[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_116[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_107[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_118[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_119[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_131[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_133[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_137[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_138[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_113[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_128[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_14[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_145[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_149[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_143[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_144[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_176[0]                                                                       |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_173[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_186[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_167[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_191[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_188[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_205[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_193[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_207[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_185[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_199[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_200[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_165[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_184[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_174[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_171[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_177[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_19[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_202[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_203[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_21[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_213[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_172[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_175[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_179[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_195[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_170[0]                                                                       |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_169[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_182[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_197[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_208[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_210[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_214[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_192[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_204[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_178[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_190[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_194[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_198[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_180[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_211[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_217[0]                                                                       |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_2[0]                                                                         |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_187[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_196[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_20[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_168[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_183[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_216[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_218[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_22[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_181[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_219[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_221[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_220[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_201[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_209[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_189[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_206[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_166[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_17[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_18[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_212[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_215[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_27[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_270[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_274[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_262[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_252[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_246[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_277[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_273[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_269[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_272[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_249[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_250[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_234[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_228[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_239[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_25[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_278[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_26[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_223[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_28[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_245[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_235[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_260[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_240[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_23[0]                                                                        |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_257[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_279[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_254[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_266[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_261[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_244[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_238[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_276[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_253[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_271[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_24[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_248[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_275[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_256[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_242[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_222[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_229[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_226[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_264[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_265[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_231[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_233[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_258[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_227[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_247[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_224[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_232[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_243[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_251[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_237[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_236[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_225[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_259[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_263[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_267[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_241[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_268[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_230[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_255[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_309[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_306[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_335[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_295[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_285[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_30[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_322[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_327[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_336[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_337[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_281[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_283[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_312[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_282[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_307[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_304[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_314[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_292[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_32[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_319[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_323[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_293[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_305[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_308[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_315[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_29[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_303[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_287[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_301[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_294[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_310[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_318[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_299[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_286[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_324[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_31[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_325[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_313[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_289[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_316[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_317[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_328[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_280[0]                                                                       |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_297[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_329[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_298[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_300[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_290[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_284[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_311[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_291[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_321[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_326[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_330[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_331[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_332[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_333[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_296[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_334[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_3[0]                                                                         |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_302[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_320[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_288[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_33[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_358[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_37[0]                                                                        |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_385[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_388[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_389[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_342[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_39[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_353[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_352[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_364[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_346[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_365[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_384[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_379[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_347[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_386[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_387[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_390[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_392[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_393[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_341[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_359[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_361[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_370[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_373[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_378[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_349[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_394[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_391[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_395[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_340[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_356[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_368[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_351[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_363[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_344[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_355[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_367[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_375[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_339[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_345[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_348[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_357[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_360[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_354[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_350[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_366[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_369[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_343[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_372[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_376[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_34[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_36[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_35[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_371[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_377[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_362[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_374[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_38[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_380[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_338[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_381[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_382[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_383[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_434[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_437[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_444[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_44[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_398[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_425[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_436[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_441[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_409[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_433[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_446[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_447[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_4[0]                                                                         |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_397[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_419[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_421[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_422[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_432[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_438[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_40[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_413[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_448[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_403[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_418[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_443[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_445[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_449[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_406[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_430[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_450[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_451[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_415[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_453[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_411[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_440[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_404[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_439[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_442[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_408[0]                                                                       |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_452[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_426[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_402[0]                                                                       |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_405[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_401[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_412[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_410[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_416[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_431[0]                                                                       |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_429[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_43[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_399[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_400[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_417[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_41[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_423[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_428[0]                                                                       |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_414[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_407[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_42[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_424[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_427[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_435[0]                                                                       |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_396[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_420[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_55[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_456[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_56[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_57[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_59[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_458[0]                                                                       |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_53[0]                                                                        |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_54[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_47[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_48[0]                                                                        |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_49[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_6[0]                                                                         |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_60[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_46[0]                                                                        |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_455[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_51[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_5[0]                                                                         |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_457[0]                                                                       |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_50[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_52[0]                                                                        |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[state]_454[0]                                                                       |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_10[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_102[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_105[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_11[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_112[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_113[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_115[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_116[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_109[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_101[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_104[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_100[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_117[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_118[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_108[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_110[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_119[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_121[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_122[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_120[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_103[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_111[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_114[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_12[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_123[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_124[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_106[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_107[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_0[0]                                                                            |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_1[0]                                                                            |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_151[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_13[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_15[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_166[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_148[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_167[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_172[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_142[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_173[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_146[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_176[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_131[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_155[0]                                                                          |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_157[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_143[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_130[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_159[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_170[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_178[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_181[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_182[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_129[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_14[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_145[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_150[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_171[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_153[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_127[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_134[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_160[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_169[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_174[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_177[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_179[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_136[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_133[0]                                                                          |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_18[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_139[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_162[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_144[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_128[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_135[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_147[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_16[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_132[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_165[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_168[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_158[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_140[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_152[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_154[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_17[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_175[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_180[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_138[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_149[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_126[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_125[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_137[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_156[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_163[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_141[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_164[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_161[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_226[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_187[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_225[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_202[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_190[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_219[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_228[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_23[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_230[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_232[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_209[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_184[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_211[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_183[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_223[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_229[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_210[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_233[0]                                                                          |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_231[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_193[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_208[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_234[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_237[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_206[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_224[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_238[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_239[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_188[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_2[0]                                                                            |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_203[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_24[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_227[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_241[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_192[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_242[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_22[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_19[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_235[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_204[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_189[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_205[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_20[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_215[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_236[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_240[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_200[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_198[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_218[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_185[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_186[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_194[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_21[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_197[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_214[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_195[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_191[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_199[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_201[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_216[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_220[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_217[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_221[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_196[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_222[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_285[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_286[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_277[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_289[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_265[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_280[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_282[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_283[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_29[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_263[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_253[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_257[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_259[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_243[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_258[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_275[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_28[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_287[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_292[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_252[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_293[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_244[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_262[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_251[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_247[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_276[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_294[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_295[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_296[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_297[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_288[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_279[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_298[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_290[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_291[0]                                                                          |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_299[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_3[0]                                                                            |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_30[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_267[0]                                                                          |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_250[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_264[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_270[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_246[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_260[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_261[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_255[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_256[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_26[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_266[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_27[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_272[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_249[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_245[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_274[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_278[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_271[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_248[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_273[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_25[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_254[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_268[0]                                                                          |                                                                                            |                8 |              8 |         1.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_269[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_281[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_284[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_303[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_32[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_300[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_320[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_332[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_311[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_336[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_350[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_351[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_355[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_323[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_329[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_307[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_309[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_301[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_31[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_318[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_321[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_328[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_34[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_342[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_343[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_302[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_325[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_346[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_352[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_305[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_312[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_327[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_353[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_356[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_340[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_348[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_357[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_358[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_334[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_314[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_322[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_326[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_354[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_330[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_335[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_341[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_310[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_324[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_319[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_339[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_345[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_304[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_306[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_315[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_337[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_316[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_33[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_308[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_317[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_333[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_338[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_344[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_331[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_347[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_349[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_35[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_313[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_377[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_383[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_374[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_363[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_398[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_399[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_400[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_403[0]                                                                          |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_359[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_382[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_407[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_410[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_39[0]                                                                           |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_367[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_375[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_360[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_372[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_385[0]                                                                          |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_4[0]                                                                            |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_405[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_408[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_41[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_373[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_376[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_390[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_406[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_371[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_379[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_364[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_40[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_402[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_392[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_395[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_404[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_409[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_412[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_413[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_414[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_365[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_366[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_386[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_415[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_416[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_369[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_384[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_361[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_380[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_387[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_36[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_378[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_388[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_393[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_394[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_401[0]                                                                          |                                                                                            |                2 |              8 |         4.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_362[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_368[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_37[0]                                                                           |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_391[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_38[0]                                                                           |                                                                                            |                6 |              8 |         1.33 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_370[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_381[0]                                                                          |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_396[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_397[0]                                                                          |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_389[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_417[0]                                                                          |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_63[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_5[0]                                                                            |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_47[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_7[0]                                                                            |                                                                                            |                5 |              8 |         1.60 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_42[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_51[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_72[0]                                                                           |                                                                                            |                7 |              8 |         1.14 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_46[0]                                                                           |                                                                                            |                4 |              8 |         2.00 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_75[0]                                                                           |                                                                                            |                3 |              8 |         2.67 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[we]_43[0]                                                                           |                                                                                            |                5 |              8 |         1.60 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/p_1_in18_in                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                3 |              9 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                4 |              9 |         2.25 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mscratch][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                4 |              9 |         2.25 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec]                                                                                          | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                3 |              9 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtvec]                                                                                          | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                3 |              9 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc]0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                5 |              9 |         1.80 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                4 |              9 |         2.25 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/imm_o[10]_i_1_n_0               |                5 |             10 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[sreg]                                                                                    |                                                                                            |                2 |             10 |         5.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine_fifo_inst/fifo[we]                                                                       |                                                                                            |                2 |             10 |         5.00 |
|  clk_control/inst/clk_50                          |                                                                                                                                                                |                                                                                            |                2 |             10 |         5.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/E[0]                                                                                                    | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |                4 |             10 |         2.50 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/clear_i                        |                2 |             11 |         5.50 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                4 |             11 |         2.75 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/E[0]                                                                                                    | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                3 |             11 |         3.67 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine[pc][31]_i_1_n_0                                                                        | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |                5 |             11 |         2.20 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval]0                                                                                     | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                8 |             11 |         1.38 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[baud_cnt][11]_i_1_n_0                                                                    |                                                                                            |                3 |             12 |         4.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/rx_engine[baud_cnt]                                                                                |                                                                                            |                4 |             12 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[next_pc]                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                5 |             12 |         2.40 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_1[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |                4 |             12 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[3]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |                4 |             13 |         3.25 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_1[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |                3 |             13 |         4.33 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval]0                                                                                     | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                8 |             13 |         1.62 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_uart0_inst_true.neorv32_uart0_inst/tx_engine[sreg][8]_i_1_n_0                                                                         |                                                                                            |                4 |             13 |         3.25 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]__0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                5 |             14 |         2.80 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[we]__0                                                                                      | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                3 |             14 |         4.67 |
| ~clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_i                                                                    |               10 |             15 |         1.50 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg][12]_1 |                5 |             16 |         3.20 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine[pc_we]                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                9 |             16 |         1.78 |
|  clk_control/inst/clk_100                         | neorv32_top_inst/neorv32_wishbone_inst_true.neorv32_wishbone_inst/ctrl_reg[adr][1]_rep_0[0]                                                                    |                                                                                            |                5 |             16 |         3.20 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo[data][1]_6                                             |                                                                                            |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/fifo[data][0]_7                                             |                                                                                            |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo[data][0]_4                                             |                                                                                            |                6 |             17 |         2.83 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[0].prefetch_buffer_inst/fifo[data][1]_5                                             |                                                                                            |                5 |             17 |         3.40 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/fetch_engine[pc][31]_i_1_n_0                                                                        | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |                6 |             19 |         3.17 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_2[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |                6 |             25 |         4.17 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[2]_3[0]                                                                                         | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |                6 |             25 |         4.17 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[minstret][31]_i_1_n_0                                                                           | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                8 |             26 |         3.25 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_shifter_inst/shifter[sreg]                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |               13 |             26 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mcycle][31]_i_1_n_0                                                                             | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_5                                               |                6 |             26 |         4.33 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_3                                               |               13 |             28 |         2.15 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/fifo_buffer.fifo[buf][7]_i_2_0      |                6 |             28 |         4.67 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul[prod][31]_i_1_n_0 | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]_1                  |                9 |             32 |         3.56 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/multiplier_core_serial.mul[prod][31]_i_1_n_0 |                                                                                            |               14 |             32 |         2.29 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/neorv32_cpu_cp_muldiv_inst_true.neorv32_cpu_cp_muldiv_inst/mul[prod]0                                   | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/SR[0]                           |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[6]_1[0]                     |               12 |             32 |         2.67 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/SR[0]                               |               12 |             32 |         2.67 |
|  rmii_int/tx_fifo_read_clk                        | ethernet_mac/rmii_int/tx_fifo/readCounter0                                                                                                                     | ethernet_mac/rmii_int/i__n_0                                                               |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[34]_0[0]                                                                                   |                                                                                            |               10 |             32 |         3.20 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/E[0]                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |                8 |             32 |         4.00 |
|  clk_control/inst/clk_100                         | ethernet_mac/eth_tx/writeCounter0                                                                                                                              | ethernet_mac/rmii_int/i___0_n_0                                                            |                8 |             32 |         4.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/prefetch_buffer[1].prefetch_buffer_inst/execute_engine[i_reg_nxt]                                   | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |               18 |             34 |         1.89 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |               13 |             39 |         3.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr]                                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0                                                      |               13 |             46 |         3.54 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr]                                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_8                                               |               36 |             46 |         1.28 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_9                                               |               16 |             48 |         3.00 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_7                                               |               22 |             58 |         2.64 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/ctrl_reg[39]_0[6]                                                                                   |                                                                                            |               19 |             69 |         3.63 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_4                                               |               18 |             70 |         3.89 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr]                                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_6                                               |               30 |             72 |         2.40 |
|  eth_tx/currentState[1]                           |                                                                                                                                                                |                                                                                            |               33 |             76 |         2.30 |
|  clk_i_IBUF_BUFG                                  |                                                                                                                                                                |                                                                                            |               49 |             92 |         1.88 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr]                                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_2                                               |               57 |            114 |         2.00 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr]                                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN                                                 |               73 |            164 |         2.25 |
|  clk_i_IBUF_BUFG                                  | neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/ctrl[adr]                                                                                               | neorv32_top_inst/rstn_int_reg_inv_n_0_repN_1                                               |              111 |            229 |         2.06 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------------+----------------+--------------+


