/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [19:0] _01_;
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [8:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_2z[0] & _00_);
  assign celloutsig_1_9z = !(celloutsig_1_6z[4] ? celloutsig_1_0z : celloutsig_1_2z[5]);
  assign celloutsig_1_0z = in_data[125] | in_data[160];
  assign celloutsig_1_19z = celloutsig_1_5z | celloutsig_1_4z[16];
  reg [19:0] _06_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 20'h00000;
    else _06_ <= in_data[118:99];
  assign { _01_[19:6], _00_, _01_[4:0] } = _06_;
  assign celloutsig_1_4z = { _01_[16:6], _00_, _01_[4:0] } / { 1'h1, in_data[177:162] };
  assign celloutsig_1_10z = celloutsig_1_4z[16:8] % { 1'h1, celloutsig_1_6z[4:3], celloutsig_1_5z, celloutsig_1_2z[6:2] };
  assign celloutsig_1_8z = { in_data[106:101], celloutsig_1_5z } * { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_8z[6:2], celloutsig_1_9z } * { celloutsig_1_0z, celloutsig_1_2z[6:2] };
  assign celloutsig_1_6z = ~ in_data[151:146];
  assign celloutsig_1_14z = celloutsig_1_4z[13:11] | celloutsig_1_8z[4:2];
  assign celloutsig_0_1z = ~^ in_data[70:66];
  always_latch
    if (!clkin_data[32]) celloutsig_0_0z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[79:74];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_2z = { in_data[125:118], celloutsig_1_0z };
  assign celloutsig_1_18z = ~((celloutsig_1_15z[4] & celloutsig_1_14z[2]) | (celloutsig_1_10z[4] & in_data[168]));
  assign _01_[5] = _00_;
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
