Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  5 16:31:16 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1010)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1010)
---------------------------------------------------
 There are 1010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.618        0.000                      0                  680        0.117        0.000                      0                  680        4.500        0.000                       0                   412  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.618        0.000                      0                  680        0.117        0.000                      0                  680        4.500        0.000                       0                   412  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 3.669ns (45.938%)  route 4.318ns (54.062%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          1.021    13.102    u_game/u_color_find/target1_D_count
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.431    14.772    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[4]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X47Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/target1_D_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 3.669ns (45.938%)  route 4.318ns (54.062%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          1.021    13.102    u_game/u_color_find/target1_D_count
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.431    14.772    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[5]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X47Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/target1_D_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 3.669ns (45.938%)  route 4.318ns (54.062%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          1.021    13.102    u_game/u_color_find/target1_D_count
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.431    14.772    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[6]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X47Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/target1_D_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.987ns  (logic 3.669ns (45.938%)  route 4.318ns (54.062%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          1.021    13.102    u_game/u_color_find/target1_D_count
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.431    14.772    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y24         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[7]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X47Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.720    u_game/u_color_find/target1_D_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.102    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 3.669ns (46.599%)  route 4.205ns (53.401%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    12.988    u_game/u_color_find/target1_D_count
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.433    14.774    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[0]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/target1_D_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 3.669ns (46.599%)  route 4.205ns (53.401%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    12.988    u_game/u_color_find/target1_D_count
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.433    14.774    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[1]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/target1_D_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 3.669ns (46.599%)  route 4.205ns (53.401%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    12.988    u_game/u_color_find/target1_D_count
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.433    14.774    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[2]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/target1_D_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.874ns  (logic 3.669ns (46.599%)  route 4.205ns (53.401%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          0.908    12.988    u_game/u_color_find/target1_D_count
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.433    14.774    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y23         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[3]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/target1_D_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.988    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 3.669ns (46.691%)  route 4.189ns (53.309%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          0.892    12.973    u_game/u_color_find/target1_D_count
    SLICE_X47Y26         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.433    14.774    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y26         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[12]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/target1_D_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target1_D_count_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 3.669ns (46.691%)  route 4.189ns (53.309%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.594     5.115    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.987 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.052    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12_n_1
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.477 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/DOBDO[0]
                         net (fo=3, routed)           1.864    10.341    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12_n_67
    SLICE_X47Y35         LUT6 (Prop_lut6_I0_O)        0.124    10.465 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11/O
                         net (fo=1, routed)           0.509    10.974    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_11_n_0
    SLICE_X48Y35         LUT6 (Prop_lut6_I4_O)        0.124    11.098 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4/O
                         net (fo=2, routed)           0.858    11.956    u_OV7670_VGA_Display/U_Frame_Buffer/target1_U_count[0]_i_4_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.080 r  u_OV7670_VGA_Display/U_Frame_Buffer/target1_D_count[0]_i_1/O
                         net (fo=32, routed)          0.892    12.973    u_game/u_color_find/target1_D_count
    SLICE_X47Y26         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         1.433    14.774    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X47Y26         FDCE                                         r  u_game/u_color_find/target1_D_count_reg[13]/C
                         clock pessimism              0.188    14.962    
                         clock uncertainty           -0.035    14.927    
    SLICE_X47Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.722    u_game/u_color_find/target1_D_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.973    
  -------------------------------------------------------------------
                         slack                                  1.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.551     1.434    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  u_game/u_xorshift128/x_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  u_game/u_xorshift128/x_reg[26]/Q
                         net (fo=2, routed)           0.065     1.640    u_game/u_xorshift128/x[26]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.685 r  u_game/u_xorshift128/w[26]_i_1/O
                         net (fo=1, routed)           0.000     1.685    u_game/u_xorshift128/w0[26]
    SLICE_X38Y26         FDCE                                         r  u_game/u_xorshift128/w_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.817     1.944    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  u_game/u_xorshift128/w_reg[26]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.121     1.568    u_game/u_xorshift128/w_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.551     1.434    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X39Y26         FDCE                                         r  u_game/u_xorshift128/x_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  u_game/u_xorshift128/x_reg[26]/Q
                         net (fo=2, routed)           0.067     1.642    u_game/u_xorshift128/x[26]
    SLICE_X38Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.687 r  u_game/u_xorshift128/w[18]_i_1/O
                         net (fo=1, routed)           0.000     1.687    u_game/u_xorshift128/w0[18]
    SLICE_X38Y26         FDPE                                         r  u_game/u_xorshift128/w_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.817     1.944    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y26         FDPE                                         r  u_game/u_xorshift128/w_reg[18]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y26         FDPE (Hold_fdpe_C_D)         0.120     1.567    u_game/u_xorshift128/w_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.551     1.434    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X39Y26         FDPE                                         r  u_game/u_xorshift128/x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  u_game/u_xorshift128/x_reg[18]/Q
                         net (fo=4, routed)           0.086     1.662    u_game/u_xorshift128/x[18]
    SLICE_X38Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.707 r  u_game/u_xorshift128/w[10]_i_1/O
                         net (fo=1, routed)           0.000     1.707    u_game/u_xorshift128/w0[10]
    SLICE_X38Y26         FDPE                                         r  u_game/u_xorshift128/w_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.817     1.944    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y26         FDPE                                         r  u_game/u_xorshift128/w_reg[10]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y26         FDPE (Hold_fdpe_C_D)         0.121     1.568    u_game/u_xorshift128/w_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[18]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.551     1.434    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X39Y26         FDPE                                         r  u_game/u_xorshift128/x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.575 r  u_game/u_xorshift128/x_reg[18]/Q
                         net (fo=4, routed)           0.088     1.664    u_game/u_xorshift128/x[18]
    SLICE_X38Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.709 r  u_game/u_xorshift128/w[29]_i_1/O
                         net (fo=1, routed)           0.000     1.709    u_game/u_xorshift128/w0[29]
    SLICE_X38Y26         FDCE                                         r  u_game/u_xorshift128/w_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.817     1.944    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y26         FDCE                                         r  u_game/u_xorshift128/w_reg[29]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X38Y26         FDCE (Hold_fdce_C_D)         0.121     1.568    u_game/u_xorshift128/w_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.550     1.433    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  u_game/u_xorshift128/w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_game/u_xorshift128/w_reg[2]/Q
                         net (fo=3, routed)           0.079     1.653    u_game/u_xorshift128/w_reg_n_0_[2]
    SLICE_X39Y25         FDCE                                         r  u_game/u_xorshift128/z_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.816     1.943    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X39Y25         FDCE                                         r  u_game/u_xorshift128/z_reg[2]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X39Y25         FDCE (Hold_fdce_C_D)         0.075     1.508    u_game/u_xorshift128/z_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/y_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/x_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.550     1.433    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X37Y24         FDPE                                         r  u_game/u_xorshift128/y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  u_game/u_xorshift128/y_reg[31]/Q
                         net (fo=1, routed)           0.099     1.673    u_game/u_xorshift128/y[31]
    SLICE_X38Y24         FDCE                                         r  u_game/u_xorshift128/x_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.816     1.943    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y24         FDCE                                         r  u_game/u_xorshift128/x_reg[31]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y24         FDCE (Hold_fdce_C_D)         0.076     1.522    u_game/u_xorshift128/x_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/rnd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_Flag_cmd/selected_cmd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.551     1.434    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  u_game/u_xorshift128/rnd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u_game/u_xorshift128/rnd_reg[0]/Q
                         net (fo=4, routed)           0.097     1.672    u_game/u_xorshift128/rnd_reg_n_0_[0]
    SLICE_X41Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.720 r  u_game/u_xorshift128/selected_cmd[1]_i_1/O
                         net (fo=1, routed)           0.000     1.720    u_game/u_Flag_cmd/D[1]
    SLICE_X41Y23         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.818     1.945    u_game/u_Flag_cmd/clk_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[1]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.107     1.554    u_game/u_Flag_cmd/selected_cmd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.340%)  route 0.128ns (47.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.550     1.433    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X37Y24         FDPE                                         r  u_game/u_xorshift128/w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  u_game/u_xorshift128/w_reg[1]/Q
                         net (fo=3, routed)           0.128     1.703    u_game/u_xorshift128/w_reg_n_0_[1]
    SLICE_X41Y24         FDRE                                         r  u_game/u_xorshift128/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.817     1.944    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  u_game/u_xorshift128/rnd_reg[1]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.070     1.536    u_game/u_xorshift128/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/y_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/x_reg[20]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.550     1.433    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X37Y24         FDCE                                         r  u_game/u_xorshift128/y_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  u_game/u_xorshift128/y_reg[20]/Q
                         net (fo=1, routed)           0.101     1.675    u_game/u_xorshift128/y[20]
    SLICE_X38Y24         FDPE                                         r  u_game/u_xorshift128/x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.816     1.943    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y24         FDPE                                         r  u_game/u_xorshift128/x_reg[20]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X38Y24         FDPE (Hold_fdpe_C_D)         0.060     1.506    u_game/u_xorshift128/x_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.553     1.436    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y21         FDPE                                         r  u_game/u_xorshift128/w_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDPE (Prop_fdpe_C_Q)         0.164     1.600 r  u_game/u_xorshift128/w_reg[17]/Q
                         net (fo=2, routed)           0.067     1.667    u_game/u_xorshift128/w_reg_n_0_[17]
    SLICE_X38Y21         FDCE                                         r  u_game/u_xorshift128/z_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=411, routed)         0.820     1.947    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X38Y21         FDCE                                         r  u_game/u_xorshift128/z_reg[17]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X38Y21         FDCE (Hold_fdce_C_D)         0.060     1.496    u_game/u_xorshift128/z_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y59   u_OV7670_SCCB_core/U_btn_detector/start_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y35  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X54Y25  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y65   u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y22  u_game/u_FlagGame/FSM_onehot_game_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y22  u_game/u_FlagGame/FSM_onehot_game_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y22  u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y56   u_OV7670_SCCB_core/U_btn_detector/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y56   u_OV7670_SCCB_core/U_btn_detector/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y56   u_OV7670_SCCB_core/U_btn_detector/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y56   u_OV7670_SCCB_core/U_btn_detector/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y56   u_OV7670_SCCB_core/U_btn_detector/counter_reg[4]/C



