

================================================================
== Vivado HLS Report for 'image_filter_Mat2AXIvideo'
================================================================
* Date:           Tue Dec 13 04:20:37 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|      3.48|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  2076841|    1|  2076841|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3_i)
3 --> 
	5  / (exitcond4_i)
	4  / (!exitcond4_i)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.84ns
ST_1: tmp_user_V [1/1] 0.00ns
entry:0  %tmp_user_V = alloca i1

ST_1: stg_7 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: cols_read [1/1] 0.00ns
entry:3  %cols_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %cols)

ST_1: rows_read [1/1] 0.00ns
entry:4  %rows_read = call i11 @_ssdm_op_Read.ap_stable.i11(i11 %rows)

ST_1: stg_11 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecInterface(i11 %cols, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecInterface(i11 %rows, [10 x i8]* @ap_stable_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecInterface(i16* %AXI_video_strm_V_data_V, i2* %AXI_video_strm_V_keep_V, i2* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [14 x i8]* @p_str1808, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1807) nounwind

ST_1: r_V [1/1] 1.84ns
entry:8  %r_V = add i11 %cols_read, -1

ST_1: stg_15 [1/1] 1.57ns
entry:9  store i1 true, i1* %tmp_user_V

ST_1: stg_16 [1/1] 1.57ns
entry:10  br label %.preheader.i


 <State 2>: 3.48ns
ST_2: p_i [1/1] 0.00ns
.preheader.i:0  %p_i = phi i11 [ %i_V, %2 ], [ 0, %entry ]

ST_2: exitcond3_i [1/1] 2.11ns
.preheader.i:1  %exitcond3_i = icmp eq i11 %p_i, %rows_read

ST_2: stg_19 [1/1] 0.00ns
.preheader.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)

ST_2: i_V [1/1] 1.84ns
.preheader.i:3  %i_V = add i11 %p_i, 1

ST_2: stg_21 [1/1] 0.00ns
.preheader.i:4  br i1 %exitcond3_i, label %"Mat2AXIvideo<16, 1080, 1920, 2048>.exit", label %0

ST_2: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp_i [1/1] 0.00ns
:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_24 [1/1] 1.57ns
:2  br label %1

ST_2: stg_25 [1/1] 0.00ns
Mat2AXIvideo<16, 1080, 1920, 2048>.exit:0  ret void


 <State 3>: 3.48ns
ST_3: p_3_i [1/1] 0.00ns
:0  %p_3_i = phi i11 [ 0, %0 ], [ %j_V, %"operator>>.exit.i" ]

ST_3: exitcond4_i [1/1] 2.11ns
:1  %exitcond4_i = icmp eq i11 %p_3_i, %cols_read

ST_3: stg_28 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i11 %p_3_i, 1

ST_3: stg_30 [1/1] 0.00ns
:4  br i1 %exitcond4_i, label %2, label %"operator>>.exit.i"

ST_3: axi_last_V [1/1] 2.11ns
operator>>.exit.i:4  %axi_last_V = icmp eq i11 %p_3_i, %r_V


 <State 4>: 2.92ns
ST_4: tmp_user_V_load [1/1] 0.00ns
operator>>.exit.i:0  %tmp_user_V_load = load i1* %tmp_user_V

ST_4: stg_33 [1/1] 0.00ns
operator>>.exit.i:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_4: tmp_26_i [1/1] 0.00ns
operator>>.exit.i:2  %tmp_26_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_4: stg_35 [1/1] 0.00ns
operator>>.exit.i:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_27_i [1/1] 0.00ns
operator>>.exit.i:5  %tmp_27_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_4: stg_37 [1/1] 0.00ns
operator>>.exit.i:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_4: tmp_7 [1/1] 2.92ns
operator>>.exit.i:7  %tmp_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)

ST_4: tmp [1/1] 2.92ns
operator>>.exit.i:8  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit.i:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_27_i)

ST_4: tmp_data_V [1/1] 0.00ns
operator>>.exit.i:10  %tmp_data_V = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %tmp, i8 %tmp_7)

ST_4: stg_42 [1/1] 0.00ns
operator>>.exit.i:11  call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %AXI_video_strm_V_data_V, i2* %AXI_video_strm_V_keep_V, i2* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i16 %tmp_data_V, i2 -1, i2 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)

ST_4: empty_47 [1/1] 0.00ns
operator>>.exit.i:12  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_26_i)

ST_4: stg_44 [1/1] 1.57ns
operator>>.exit.i:13  store i1 false, i1* %tmp_user_V

ST_4: stg_45 [1/1] 0.00ns
operator>>.exit.i:14  br label %1


 <State 5>: 0.00ns
ST_5: empty_48 [1/1] 0.00ns
:0  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_i)

ST_5: stg_47 [1/1] 0.00ns
:1  br label %.preheader.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V      (alloca           ) [ 011111]
stg_7           (specinterface    ) [ 000000]
stg_8           (specinterface    ) [ 000000]
cols_read       (read             ) [ 001111]
rows_read       (read             ) [ 001111]
stg_11          (specinterface    ) [ 000000]
stg_12          (specinterface    ) [ 000000]
stg_13          (specinterface    ) [ 000000]
r_V             (add              ) [ 001111]
stg_15          (store            ) [ 000000]
stg_16          (br               ) [ 011111]
p_i             (phi              ) [ 001000]
exitcond3_i     (icmp             ) [ 001111]
stg_19          (speclooptripcount) [ 000000]
i_V             (add              ) [ 011111]
stg_21          (br               ) [ 000000]
stg_22          (specloopname     ) [ 000000]
tmp_i           (specregionbegin  ) [ 000111]
stg_24          (br               ) [ 001111]
stg_25          (ret              ) [ 000000]
p_3_i           (phi              ) [ 000100]
exitcond4_i     (icmp             ) [ 001111]
stg_28          (speclooptripcount) [ 000000]
j_V             (add              ) [ 001111]
stg_30          (br               ) [ 000000]
axi_last_V      (icmp             ) [ 000110]
tmp_user_V_load (load             ) [ 000000]
stg_33          (specloopname     ) [ 000000]
tmp_26_i        (specregionbegin  ) [ 000000]
stg_35          (specpipeline     ) [ 000000]
tmp_27_i        (specregionbegin  ) [ 000000]
stg_37          (specprotocol     ) [ 000000]
tmp_7           (read             ) [ 000000]
tmp             (read             ) [ 000000]
empty           (specregionend    ) [ 000000]
tmp_data_V      (bitconcatenate   ) [ 000000]
stg_42          (write            ) [ 000000]
empty_47        (specregionend    ) [ 000000]
stg_44          (store            ) [ 000000]
stg_45          (br               ) [ 001111]
empty_48        (specregionend    ) [ 000000]
stg_47          (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_stable_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_user_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cols_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="11" slack="0"/>
<pin id="99" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rows_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="11" slack="0"/>
<pin id="104" dir="0" index="1" bw="11" slack="0"/>
<pin id="105" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_7_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="stg_42_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="0" index="3" bw="2" slack="0"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="0" index="5" bw="1" slack="0"/>
<pin id="127" dir="0" index="6" bw="1" slack="0"/>
<pin id="128" dir="0" index="7" bw="1" slack="0"/>
<pin id="129" dir="0" index="8" bw="16" slack="0"/>
<pin id="130" dir="0" index="9" bw="1" slack="0"/>
<pin id="131" dir="0" index="10" bw="1" slack="0"/>
<pin id="132" dir="0" index="11" bw="1" slack="0"/>
<pin id="133" dir="0" index="12" bw="1" slack="1"/>
<pin id="134" dir="0" index="13" bw="1" slack="0"/>
<pin id="135" dir="0" index="14" bw="1" slack="0"/>
<pin id="136" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="p_i_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="1"/>
<pin id="151" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_i_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="p_3_i_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="1"/>
<pin id="162" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_3_i (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_3_i_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="11" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3_i/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="r_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="11" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="stg_15_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_15/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond3_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3_i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond4_i_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="11" slack="0"/>
<pin id="195" dir="0" index="1" bw="11" slack="2"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="axi_last_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="2"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_user_V_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="3"/>
<pin id="211" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_data_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="stg_44_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="3"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/4 "/>
</bind>
</comp>

<comp id="227" class="1005" name="tmp_user_V_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="cols_read_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="2"/>
<pin id="236" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="rows_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="1"/>
<pin id="241" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="r_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="2"/>
<pin id="246" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="exitcond3_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3_i "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_V_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="258" class="1005" name="exitcond4_i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="262" class="1005" name="j_V_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="267" class="1005" name="axi_last_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="145"><net_src comp="84" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="146"><net_src comp="86" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="120" pin=13"/></net>

<net id="148"><net_src comp="88" pin="0"/><net_sink comp="120" pin=14"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="96" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="48" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="153" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="153" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="164" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="164" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="58" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="164" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="120" pin=11"/></net>

<net id="218"><net_src comp="80" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="114" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="108" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="221"><net_src comp="213" pin="3"/><net_sink comp="120" pin=8"/></net>

<net id="226"><net_src comp="90" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="92" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="233"><net_src comp="227" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="237"><net_src comp="96" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="242"><net_src comp="102" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="247"><net_src comp="171" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="252"><net_src comp="182" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="187" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="261"><net_src comp="193" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="198" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="270"><net_src comp="204" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="120" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {4 }
	Port: AXI_video_strm_V_keep_V | {4 }
	Port: AXI_video_strm_V_strb_V | {4 }
	Port: AXI_video_strm_V_user_V | {4 }
	Port: AXI_video_strm_V_last_V | {4 }
	Port: AXI_video_strm_V_id_V | {4 }
	Port: AXI_video_strm_V_dest_V | {4 }
 - Input state : 
	Port: image_filter_Mat2AXIvideo : rows | {1 }
	Port: image_filter_Mat2AXIvideo : cols | {1 }
	Port: image_filter_Mat2AXIvideo : img_data_stream_0_V | {4 }
	Port: image_filter_Mat2AXIvideo : img_data_stream_1_V | {4 }
  - Chain level:
	State 1
		stg_15 : 1
	State 2
		exitcond3_i : 1
		i_V : 1
		stg_21 : 2
	State 3
		exitcond4_i : 1
		j_V : 1
		stg_30 : 2
		axi_last_V : 1
	State 4
		empty : 1
		stg_42 : 1
		empty_47 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       r_V_fu_171      |    0    |    11   |
|    add   |       i_V_fu_187      |    0    |    11   |
|          |       j_V_fu_198      |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |   exitcond3_i_fu_182  |    0    |    4    |
|   icmp   |   exitcond4_i_fu_193  |    0    |    4    |
|          |   axi_last_V_fu_204   |    0    |    4    |
|----------|-----------------------|---------|---------|
|          |  cols_read_read_fu_96 |    0    |    0    |
|   read   | rows_read_read_fu_102 |    0    |    0    |
|          |   tmp_7_read_fu_108   |    0    |    0    |
|          |    tmp_read_fu_114    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |  stg_42_write_fu_120  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   tmp_data_V_fu_213   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    45   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| axi_last_V_reg_267|    1   |
| cols_read_reg_234 |   11   |
|exitcond3_i_reg_249|    1   |
|exitcond4_i_reg_258|    1   |
|    i_V_reg_253    |   11   |
|    j_V_reg_262    |   11   |
|   p_3_i_reg_160   |   11   |
|    p_i_reg_149    |   11   |
|    r_V_reg_244    |   11   |
| rows_read_reg_239 |   11   |
| tmp_user_V_reg_227|    1   |
+-------------------+--------+
|       Total       |   81   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   45   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   81   |    -   |
+-----------+--------+--------+
|   Total   |   81   |   45   |
+-----------+--------+--------+
