<dec f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='204' type='bool'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='632' u='r' c='_ZNK4llvm12X86Subtarget9hasCLZEROEv'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='203'>/// Processor has Cache Line Zero instruction</doc>
