

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_27_22'
================================================================
* Date:           Thu Oct  2 22:22:08 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.887 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      774|      774|  3.096 us|  3.096 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      772|      772|         6|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 9 'alloca' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%norm_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm_2"   --->   Operation 10 'read' 'norm_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln27_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27_2"   --->   Operation 11 'read' 'sext_ln27_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln27_2_cast = sext i62 %sext_ln27_2_read"   --->   Operation 12 'sext' 'sext_ln27_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 0, i10 %i_8" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 14 'store' 'store_ln27' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i62"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i10 %i_8" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln27 = add i10 %i, i10 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 17 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i, i10 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 19 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc16.i62.split, void %kernel_rmsnorm.exit63.exitStub" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 20 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i10 %i" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 21 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln27_2 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i, i32 3, i32 9" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 22 'partselect' 'lshr_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i7 %lshr_ln27_2" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 23 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer_output_addr = getelementptr i32 %layer_output, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 24 'getelementptr' 'layer_output_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer_output_28_addr = getelementptr i32 %layer_output_28, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 25 'getelementptr' 'layer_output_28_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer_output_29_addr = getelementptr i32 %layer_output_29, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 26 'getelementptr' 'layer_output_29_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer_output_30_addr = getelementptr i32 %layer_output_30, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 27 'getelementptr' 'layer_output_30_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer_output_31_addr = getelementptr i32 %layer_output_31, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 28 'getelementptr' 'layer_output_31_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer_output_32_addr = getelementptr i32 %layer_output_32, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 29 'getelementptr' 'layer_output_32_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer_output_33_addr = getelementptr i32 %layer_output_33, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 30 'getelementptr' 'layer_output_33_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer_output_34_addr = getelementptr i32 %layer_output_34, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 31 'getelementptr' 'layer_output_34_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_load = muxlogic i7 %layer_output_addr"   --->   Operation 32 'muxlogic' 'muxLogicRAMAddr_to_layer_output_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 33 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 33 'load' 'layer_output_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_28_load = muxlogic i7 %layer_output_28_addr"   --->   Operation 34 'muxlogic' 'muxLogicRAMAddr_to_layer_output_28_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 35 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 35 'load' 'layer_output_28_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 36 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_29_load = muxlogic i7 %layer_output_29_addr"   --->   Operation 36 'muxlogic' 'muxLogicRAMAddr_to_layer_output_29_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 37 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 37 'load' 'layer_output_29_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 38 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_30_load = muxlogic i7 %layer_output_30_addr"   --->   Operation 38 'muxlogic' 'muxLogicRAMAddr_to_layer_output_30_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 39 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 39 'load' 'layer_output_30_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 40 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_31_load = muxlogic i7 %layer_output_31_addr"   --->   Operation 40 'muxlogic' 'muxLogicRAMAddr_to_layer_output_31_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 41 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 41 'load' 'layer_output_31_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 42 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_32_load = muxlogic i7 %layer_output_32_addr"   --->   Operation 42 'muxlogic' 'muxLogicRAMAddr_to_layer_output_32_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 43 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 43 'load' 'layer_output_32_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 44 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_33_load = muxlogic i7 %layer_output_33_addr"   --->   Operation 44 'muxlogic' 'muxLogicRAMAddr_to_layer_output_33_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 45 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 45 'load' 'layer_output_33_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 46 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_layer_output_34_load = muxlogic i7 %layer_output_34_addr"   --->   Operation 46 'muxlogic' 'muxLogicRAMAddr_to_layer_output_34_load' <Predicate = (!icmp_ln27)> <Delay = 0.42>
ST_1 : Operation 47 [2/2] (0.72ns) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 47 'load' 'layer_output_34_load' <Predicate = (!icmp_ln27)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ffn_input_addr = getelementptr i32 %ffn_input, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 48 'getelementptr' 'ffn_input_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%ffn_input_44_addr = getelementptr i32 %ffn_input_44, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 49 'getelementptr' 'ffn_input_44_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ffn_input_45_addr = getelementptr i32 %ffn_input_45, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 50 'getelementptr' 'ffn_input_45_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ffn_input_46_addr = getelementptr i32 %ffn_input_46, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 51 'getelementptr' 'ffn_input_46_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%ffn_input_47_addr = getelementptr i32 %ffn_input_47, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 52 'getelementptr' 'ffn_input_47_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ffn_input_48_addr = getelementptr i32 %ffn_input_48, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 53 'getelementptr' 'ffn_input_48_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ffn_input_49_addr = getelementptr i32 %ffn_input_49, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 54 'getelementptr' 'ffn_input_49_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ffn_input_50_addr = getelementptr i32 %ffn_input_50, i64 0, i64 %zext_ln27_2" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 55 'getelementptr' 'ffn_input_50_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.36ns)   --->   "%switch_ln28 = switch i3 %trunc_ln27, void %arrayidx15.i5993.case.7, i3 0, void %arrayidx15.i5993.case.0, i3 1, void %arrayidx15.i5993.case.1, i3 2, void %arrayidx15.i5993.case.2, i3 3, void %arrayidx15.i5993.case.3, i3 4, void %arrayidx15.i5993.case.4, i3 5, void %arrayidx15.i5993.case.5, i3 6, void %arrayidx15.i5993.case.6" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 56 'switch' 'switch_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.36>
ST_1 : Operation 57 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 %add_ln27, i10 %i_8" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 57 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.39>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc16.i62" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 58 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.28>
ST_2 : Operation 59 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_load = load i7 %layer_output_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 59 'load' 'layer_output_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 60 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_28_load = load i7 %layer_output_28_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 60 'load' 'layer_output_28_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 61 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_29_load = load i7 %layer_output_29_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 61 'load' 'layer_output_29_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 62 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_30_load = load i7 %layer_output_30_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 62 'load' 'layer_output_30_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 63 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_31_load = load i7 %layer_output_31_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 63 'load' 'layer_output_31_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 64 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_32_load = load i7 %layer_output_32_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 64 'load' 'layer_output_32_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 65 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_33_load = load i7 %layer_output_33_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 65 'load' 'layer_output_33_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 66 [1/2] ( I:0.87ns O:0.87ns ) (share mux size 4)   --->   "%layer_output_34_load = load i7 %layer_output_34_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 66 'load' 'layer_output_34_load' <Predicate = true> <Delay = 0.87> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %layer_output_load, i3 1, i32 %layer_output_28_load, i3 2, i32 %layer_output_29_load, i3 3, i32 %layer_output_30_load, i3 4, i32 %layer_output_31_load, i3 5, i32 %layer_output_32_load, i3 6, i32 %layer_output_33_load, i3 7, i32 %layer_output_34_load, i32 <undef>, i3 %trunc_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 67 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.70> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul10_i2 = muxlogic i32 %tmp_7"   --->   Operation 68 'muxlogic' 'muxLogicI0_to_mul10_i2' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 69 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul10_i2 = muxlogic i32 %norm_2_read"   --->   Operation 69 'muxlogic' 'muxLogicI1_to_mul10_i2' <Predicate = true> <Delay = 0.70>

State 3 <SV = 2> <Delay = 2.48>
ST_3 : Operation 70 [1/1] (2.48ns) (share mux size 6)   --->   "%mul10_i2 = fmul i32 %tmp_7, i32 %norm_2_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 70 'fmul' 'mul10_i2' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.88>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27_2_cast" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 71 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 72 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 73 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 73 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %gmem2_addr_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 74 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul13_i2 = muxlogic i32 %mul10_i2"   --->   Operation 75 'muxlogic' 'muxLogicI0_to_mul13_i2' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 76 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul13_i2 = muxlogic i32 %bitcast_ln28"   --->   Operation 76 'muxlogic' 'muxLogicI1_to_mul13_i2' <Predicate = true> <Delay = 0.70>

State 5 <SV = 4> <Delay = 2.48>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 77 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:138]   --->   Operation 79 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (2.48ns) (share mux size 6)   --->   "%mul13_i2 = fmul i32 %mul10_i2, i32 %bitcast_ln28" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 80 'fmul' 'mul13_i2' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.28>

State 6 <SV = 5> <Delay = 1.14>
ST_6 : Operation 81 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 81 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 82 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_49_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 83 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_49_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 83 'store' 'store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 84 'br' 'br_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 85 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 86 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_48_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 87 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_48_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 87 'store' 'store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 88 'br' 'br_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 89 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 90 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_47_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 91 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_47_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 91 'store' 'store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 92 'br' 'br_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 93 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 94 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_46_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 95 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_46_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 95 'store' 'store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 96 'br' 'br_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 97 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 98 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_45_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 99 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_45_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 99 'store' 'store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 100 'br' 'br_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 101 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 102 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_44_addr"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 103 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_44_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 103 'store' 'store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 104 'br' 'br_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 105 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 106 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_addr"   --->   Operation 106 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 107 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 107 'store' 'store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 108 'br' 'br_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i2"   --->   Operation 109 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 110 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %ffn_input_50_addr"   --->   Operation 110 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 111 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln28 = store i32 %mul13_i2, i7 %ffn_input_50_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 111 'store' 'store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i5993.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:138]   --->   Operation 112 'br' 'br_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln27_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ffn_input]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ layer_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_32]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_33]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer_output_34]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ffn_input_44]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ffn_input_45]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ffn_input_46]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ffn_input_47]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ffn_input_48]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ffn_input_49]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ffn_input_50]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_8                                     (alloca           ) [ 0100000]
norm_2_read                             (read             ) [ 0111000]
sext_ln27_2_read                        (read             ) [ 0000000]
sext_ln27_2_cast                        (sext             ) [ 0111100]
specinterface_ln0                       (specinterface    ) [ 0000000]
store_ln27                              (store            ) [ 0000000]
br_ln0                                  (br               ) [ 0000000]
i                                       (load             ) [ 0000000]
add_ln27                                (add              ) [ 0000000]
specbitsmap_ln0                         (specbitsmap      ) [ 0000000]
icmp_ln27                               (icmp             ) [ 0111110]
br_ln27                                 (br               ) [ 0000000]
trunc_ln27                              (trunc            ) [ 0111111]
lshr_ln27_2                             (partselect       ) [ 0000000]
zext_ln27_2                             (zext             ) [ 0000000]
layer_output_addr                       (getelementptr    ) [ 0110000]
layer_output_28_addr                    (getelementptr    ) [ 0110000]
layer_output_29_addr                    (getelementptr    ) [ 0110000]
layer_output_30_addr                    (getelementptr    ) [ 0110000]
layer_output_31_addr                    (getelementptr    ) [ 0110000]
layer_output_32_addr                    (getelementptr    ) [ 0110000]
layer_output_33_addr                    (getelementptr    ) [ 0110000]
layer_output_34_addr                    (getelementptr    ) [ 0110000]
muxLogicRAMAddr_to_layer_output_load    (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_layer_output_28_load (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_layer_output_29_load (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_layer_output_30_load (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_layer_output_31_load (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_layer_output_32_load (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_layer_output_33_load (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_layer_output_34_load (muxlogic         ) [ 0000000]
ffn_input_addr                          (getelementptr    ) [ 0111111]
ffn_input_44_addr                       (getelementptr    ) [ 0111111]
ffn_input_45_addr                       (getelementptr    ) [ 0111111]
ffn_input_46_addr                       (getelementptr    ) [ 0111111]
ffn_input_47_addr                       (getelementptr    ) [ 0111111]
ffn_input_48_addr                       (getelementptr    ) [ 0111111]
ffn_input_49_addr                       (getelementptr    ) [ 0111111]
ffn_input_50_addr                       (getelementptr    ) [ 0111111]
switch_ln28                             (switch           ) [ 0000000]
store_ln27                              (store            ) [ 0000000]
br_ln27                                 (br               ) [ 0000000]
layer_output_load                       (load             ) [ 0000000]
layer_output_28_load                    (load             ) [ 0000000]
layer_output_29_load                    (load             ) [ 0000000]
layer_output_30_load                    (load             ) [ 0000000]
layer_output_31_load                    (load             ) [ 0000000]
layer_output_32_load                    (load             ) [ 0000000]
layer_output_33_load                    (load             ) [ 0000000]
layer_output_34_load                    (load             ) [ 0000000]
tmp_7                                   (sparsemux        ) [ 0101000]
muxLogicI0_to_mul10_i2                  (muxlogic         ) [ 0000000]
muxLogicI1_to_mul10_i2                  (muxlogic         ) [ 0000000]
mul10_i2                                (fmul             ) [ 0100110]
gmem2_addr                              (getelementptr    ) [ 0000000]
muxLogicAXIMCE_to_gmem2_addr_read       (muxlogic         ) [ 0000000]
gmem2_addr_read                         (read             ) [ 0000000]
bitcast_ln28                            (bitcast          ) [ 0100010]
muxLogicI0_to_mul13_i2                  (muxlogic         ) [ 0000000]
muxLogicI1_to_mul13_i2                  (muxlogic         ) [ 0000000]
specpipeline_ln27                       (specpipeline     ) [ 0000000]
speclooptripcount_ln27                  (speclooptripcount) [ 0000000]
specloopname_ln27                       (specloopname     ) [ 0000000]
mul13_i2                                (fmul             ) [ 0100001]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28           (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28           (muxlogic         ) [ 0000000]
store_ln28                              (store            ) [ 0000000]
br_ln28                                 (br               ) [ 0000000]
ret_ln0                                 (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln27_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ffn_input">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_output">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_output_28">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_output_29">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_output_30">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_output_31">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_output_32">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_output_33">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_output_34">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_output_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ffn_input_44">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_44"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ffn_input_45">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_45"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ffn_input_46">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_46"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ffn_input_47">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_47"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ffn_input_48">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_48"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ffn_input_49">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_49"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ffn_input_50">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ffn_input_50"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_8_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="norm_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln27_2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="62" slack="0"/>
<pin id="122" dir="0" index="1" bw="62" slack="0"/>
<pin id="123" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_2_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="layer_output_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_addr/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="layer_output_28_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_28_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="layer_output_29_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="7" slack="0"/>
<pin id="144" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_29_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="layer_output_30_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_30_addr/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="layer_output_31_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_31_addr/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="layer_output_32_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_32_addr/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layer_output_33_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_33_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="layer_output_34_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="7" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_output_34_addr/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_load/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_28_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_29_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_30_load/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_31_load/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_32_load/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_33_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_output_34_load/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ffn_input_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_addr/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ffn_input_44_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_44_addr/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ffn_input_45_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_45_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ffn_input_46_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_46_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ffn_input_47_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_47_addr/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="ffn_input_48_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_48_addr/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="ffn_input_49_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_49_addr/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="ffn_input_50_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ffn_input_50_addr/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln28_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="5"/>
<pin id="288" dir="0" index="1" bw="32" slack="1"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln28_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="5"/>
<pin id="293" dir="0" index="1" bw="32" slack="1"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln28_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="5"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln28_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="5"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln28_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="5"/>
<pin id="308" dir="0" index="1" bw="32" slack="1"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln28_access_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="5"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln28_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="5"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln28_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="5"/>
<pin id="323" dir="0" index="1" bw="32" slack="1"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="gmem2_addr_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="0" index="1" bw="32" slack="2"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul10_i2/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="2"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13_i2/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln27_2_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="62" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_2_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln27_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln27_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln27_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="trunc_ln27_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="lshr_ln27_2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="5" slack="0"/>
<pin id="375" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln27_2/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln27_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="muxLogicRAMAddr_to_layer_output_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_load/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="muxLogicRAMAddr_to_layer_output_28_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_28_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="muxLogicRAMAddr_to_layer_output_29_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_29_load/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="muxLogicRAMAddr_to_layer_output_30_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_30_load/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="muxLogicRAMAddr_to_layer_output_31_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_31_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="muxLogicRAMAddr_to_layer_output_32_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_32_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="muxLogicRAMAddr_to_layer_output_33_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_33_load/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="muxLogicRAMAddr_to_layer_output_34_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_layer_output_34_load/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="switch_ln28_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="0" index="3" bw="3" slack="0"/>
<pin id="437" dir="0" index="4" bw="3" slack="0"/>
<pin id="438" dir="0" index="5" bw="3" slack="0"/>
<pin id="439" dir="0" index="6" bw="3" slack="0"/>
<pin id="440" dir="0" index="7" bw="2" slack="0"/>
<pin id="441" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln28/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln27_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="10" slack="0"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_7_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="3" slack="0"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="0" index="3" bw="3" slack="0"/>
<pin id="460" dir="0" index="4" bw="32" slack="0"/>
<pin id="461" dir="0" index="5" bw="3" slack="0"/>
<pin id="462" dir="0" index="6" bw="32" slack="0"/>
<pin id="463" dir="0" index="7" bw="3" slack="0"/>
<pin id="464" dir="0" index="8" bw="32" slack="0"/>
<pin id="465" dir="0" index="9" bw="3" slack="0"/>
<pin id="466" dir="0" index="10" bw="32" slack="0"/>
<pin id="467" dir="0" index="11" bw="3" slack="0"/>
<pin id="468" dir="0" index="12" bw="32" slack="0"/>
<pin id="469" dir="0" index="13" bw="3" slack="0"/>
<pin id="470" dir="0" index="14" bw="32" slack="0"/>
<pin id="471" dir="0" index="15" bw="3" slack="0"/>
<pin id="472" dir="0" index="16" bw="32" slack="0"/>
<pin id="473" dir="0" index="17" bw="32" slack="0"/>
<pin id="474" dir="0" index="18" bw="3" slack="1"/>
<pin id="475" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="muxLogicI0_to_mul10_i2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul10_i2/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="muxLogicI1_to_mul10_i2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul10_i2/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="gmem2_addr_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="62" slack="3"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="muxLogicAXIMCE_to_gmem2_addr_read_fu_507">
<pin_list>
<pin id="508" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem2_addr_read/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="bitcast_ln28_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="muxLogicI0_to_mul13_i2_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="1"/>
<pin id="515" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul13_i2/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="muxLogicI1_to_mul13_i2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul13_i2/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="5"/>
<pin id="522" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="5"/>
<pin id="525" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="5"/>
<pin id="528" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="5"/>
<pin id="531" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="5"/>
<pin id="534" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="7" slack="5"/>
<pin id="537" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="5"/>
<pin id="540" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="5"/>
<pin id="543" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="544" class="1005" name="i_8_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="10" slack="0"/>
<pin id="546" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="551" class="1005" name="norm_2_read_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="norm_2_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="sext_ln27_2_cast_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="3"/>
<pin id="559" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln27_2_cast "/>
</bind>
</comp>

<comp id="562" class="1005" name="icmp_ln27_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="4"/>
<pin id="564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln27_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="1"/>
<pin id="568" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="571" class="1005" name="layer_output_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="1"/>
<pin id="573" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="layer_output_28_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="1"/>
<pin id="578" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_28_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="layer_output_29_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="1"/>
<pin id="583" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_29_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="layer_output_30_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="1"/>
<pin id="588" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_30_addr "/>
</bind>
</comp>

<comp id="591" class="1005" name="layer_output_31_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="1"/>
<pin id="593" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_31_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="layer_output_32_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="1"/>
<pin id="598" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_32_addr "/>
</bind>
</comp>

<comp id="601" class="1005" name="layer_output_33_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="7" slack="1"/>
<pin id="603" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_33_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="layer_output_34_addr_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="7" slack="1"/>
<pin id="608" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="layer_output_34_addr "/>
</bind>
</comp>

<comp id="611" class="1005" name="ffn_input_addr_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="5"/>
<pin id="613" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="ffn_input_44_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="5"/>
<pin id="619" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_44_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="ffn_input_45_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="5"/>
<pin id="625" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_45_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="ffn_input_46_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="5"/>
<pin id="631" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_46_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="ffn_input_47_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="5"/>
<pin id="637" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_47_addr "/>
</bind>
</comp>

<comp id="641" class="1005" name="ffn_input_48_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="7" slack="5"/>
<pin id="643" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_48_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="ffn_input_49_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="5"/>
<pin id="649" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_49_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="ffn_input_50_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="5"/>
<pin id="655" dir="1" index="1" bw="7" slack="5"/>
</pin_list>
<bind>
<opset="ffn_input_50_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_7_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="664" class="1005" name="mul10_i2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul10_i2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="bitcast_ln28_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="675" class="1005" name="mul13_i2_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_i2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="42" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="76" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="76" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="76" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="76" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="76" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="76" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="76" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="126" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="133" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="140" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="147" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="154" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="161" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="168" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="175" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="6" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="76" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="76" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="76" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="76" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="76" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="76" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="76" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="345"><net_src comp="120" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="358"><net_src comp="351" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="64" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="351" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="68" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="351" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="351" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="74" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="370" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="389"><net_src comp="380" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="391"><net_src comp="380" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="392"><net_src comp="380" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="393"><net_src comp="380" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="394"><net_src comp="380" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="395"><net_src comp="380" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="396"><net_src comp="380" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="397"><net_src comp="380" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="398"><net_src comp="380" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="399"><net_src comp="380" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="403"><net_src comp="126" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="133" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="140" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="147" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="154" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="161" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="168" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="175" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="442"><net_src comp="366" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="78" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="82" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="446"><net_src comp="84" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="447"><net_src comp="86" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="448"><net_src comp="88" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="449"><net_src comp="90" pin="0"/><net_sink comp="432" pin=7"/></net>

<net id="454"><net_src comp="354" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="476"><net_src comp="92" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="477"><net_src comp="78" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="478"><net_src comp="182" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="480"><net_src comp="188" pin="3"/><net_sink comp="455" pin=4"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="455" pin=5"/></net>

<net id="482"><net_src comp="194" pin="3"/><net_sink comp="455" pin=6"/></net>

<net id="483"><net_src comp="84" pin="0"/><net_sink comp="455" pin=7"/></net>

<net id="484"><net_src comp="200" pin="3"/><net_sink comp="455" pin=8"/></net>

<net id="485"><net_src comp="86" pin="0"/><net_sink comp="455" pin=9"/></net>

<net id="486"><net_src comp="206" pin="3"/><net_sink comp="455" pin=10"/></net>

<net id="487"><net_src comp="88" pin="0"/><net_sink comp="455" pin=11"/></net>

<net id="488"><net_src comp="212" pin="3"/><net_sink comp="455" pin=12"/></net>

<net id="489"><net_src comp="90" pin="0"/><net_sink comp="455" pin=13"/></net>

<net id="490"><net_src comp="218" pin="3"/><net_sink comp="455" pin=14"/></net>

<net id="491"><net_src comp="94" pin="0"/><net_sink comp="455" pin=15"/></net>

<net id="492"><net_src comp="224" pin="3"/><net_sink comp="455" pin=16"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="455" pin=17"/></net>

<net id="497"><net_src comp="455" pin="19"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="0" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="501" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="512"><net_src comp="326" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="547"><net_src comp="110" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="554"><net_src comp="114" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="560"><net_src comp="342" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="565"><net_src comp="360" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="366" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="455" pin=18"/></net>

<net id="574"><net_src comp="126" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="579"><net_src comp="133" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="584"><net_src comp="140" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="589"><net_src comp="147" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="594"><net_src comp="154" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="599"><net_src comp="161" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="604"><net_src comp="168" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="609"><net_src comp="175" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="614"><net_src comp="230" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="620"><net_src comp="237" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="626"><net_src comp="244" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="632"><net_src comp="251" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="638"><net_src comp="258" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="644"><net_src comp="265" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="650"><net_src comp="272" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="656"><net_src comp="279" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="662"><net_src comp="455" pin="19"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="667"><net_src comp="331" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="673"><net_src comp="509" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="678"><net_src comp="335" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="685"><net_src comp="675" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="686"><net_src comp="675" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="687"><net_src comp="675" pin="1"/><net_sink comp="321" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ffn_input | {6 }
	Port: ffn_input_44 | {6 }
	Port: ffn_input_45 | {6 }
	Port: ffn_input_46 | {6 }
	Port: ffn_input_47 | {6 }
	Port: ffn_input_48 | {6 }
	Port: ffn_input_49 | {6 }
	Port: ffn_input_50 | {6 }
 - Input state : 
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : gmem2 | {4 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : sext_ln27_2 | {1 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : norm_2 | {1 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output_28 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output_29 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output_30 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output_31 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output_32 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output_33 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_22 : layer_output_34 | {1 2 }
  - Chain level:
	State 1
		store_ln27 : 1
		i : 1
		add_ln27 : 2
		icmp_ln27 : 2
		br_ln27 : 3
		trunc_ln27 : 2
		lshr_ln27_2 : 2
		zext_ln27_2 : 3
		layer_output_addr : 4
		layer_output_28_addr : 4
		layer_output_29_addr : 4
		layer_output_30_addr : 4
		layer_output_31_addr : 4
		layer_output_32_addr : 4
		layer_output_33_addr : 4
		layer_output_34_addr : 4
		muxLogicRAMAddr_to_layer_output_load : 5
		layer_output_load : 5
		muxLogicRAMAddr_to_layer_output_28_load : 5
		layer_output_28_load : 5
		muxLogicRAMAddr_to_layer_output_29_load : 5
		layer_output_29_load : 5
		muxLogicRAMAddr_to_layer_output_30_load : 5
		layer_output_30_load : 5
		muxLogicRAMAddr_to_layer_output_31_load : 5
		layer_output_31_load : 5
		muxLogicRAMAddr_to_layer_output_32_load : 5
		layer_output_32_load : 5
		muxLogicRAMAddr_to_layer_output_33_load : 5
		layer_output_33_load : 5
		muxLogicRAMAddr_to_layer_output_34_load : 5
		layer_output_34_load : 5
		ffn_input_addr : 4
		ffn_input_44_addr : 4
		ffn_input_45_addr : 4
		ffn_input_46_addr : 4
		ffn_input_47_addr : 4
		ffn_input_48_addr : 4
		ffn_input_49_addr : 4
		ffn_input_50_addr : 4
		switch_ln28 : 3
		store_ln27 : 3
	State 2
		tmp_7 : 1
		muxLogicI0_to_mul10_i2 : 2
	State 3
	State 4
		gmem2_addr_read : 1
		bitcast_ln28 : 1
		muxLogicI1_to_mul13_i2 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
| sparsemux|                  tmp_7_fu_455                  |    0    |    0    |    96   |
|----------|------------------------------------------------|---------|---------|---------|
|    add   |                 add_ln27_fu_354                |    0    |    0    |    10   |
|----------|------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln27_fu_360                |    0    |    0    |    4    |
|----------|------------------------------------------------|---------|---------|---------|
|   fmul   |                   grp_fu_331                   |    1    |    0    |    0    |
|          |                   grp_fu_335                   |    1    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |             norm_2_read_read_fu_114            |    0    |    0    |    0    |
|   read   |          sext_ln27_2_read_read_fu_120          |    0    |    0    |    0    |
|          |           gmem2_addr_read_read_fu_326          |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|          |                   grp_fu_339                   |    0    |    0    |    0    |
|          |   muxLogicRAMAddr_to_layer_output_load_fu_400  |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_layer_output_28_load_fu_404 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_layer_output_29_load_fu_408 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_layer_output_30_load_fu_412 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_layer_output_31_load_fu_416 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_layer_output_32_load_fu_420 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_layer_output_33_load_fu_424 |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_layer_output_34_load_fu_428 |    0    |    0    |    0    |
|          |          muxLogicI0_to_mul10_i2_fu_494         |    0    |    0    |    0    |
| muxlogic |          muxLogicI1_to_mul10_i2_fu_498         |    0    |    0    |    0    |
|          |    muxLogicAXIMCE_to_gmem2_addr_read_fu_507    |    0    |    0    |    0    |
|          |          muxLogicI0_to_mul13_i2_fu_513         |    0    |    0    |    0    |
|          |          muxLogicI1_to_mul13_i2_fu_516         |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_520      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_523      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_526      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_529      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_532      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_535      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_538      |    0    |    0    |    0    |
|          |      muxLogicRAMAddr_to_store_ln28_fu_541      |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   sext   |             sext_ln27_2_cast_fu_342            |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   trunc  |                trunc_ln27_fu_366               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|partselect|               lshr_ln27_2_fu_370               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   zext   |               zext_ln27_2_fu_380               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|  switch  |               switch_ln28_fu_432               |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |    2    |    0    |   110   |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|    bitcast_ln28_reg_670    |   32   |
|  ffn_input_44_addr_reg_617 |    7   |
|  ffn_input_45_addr_reg_623 |    7   |
|  ffn_input_46_addr_reg_629 |    7   |
|  ffn_input_47_addr_reg_635 |    7   |
|  ffn_input_48_addr_reg_641 |    7   |
|  ffn_input_49_addr_reg_647 |    7   |
|  ffn_input_50_addr_reg_653 |    7   |
|   ffn_input_addr_reg_611   |    7   |
|         i_8_reg_544        |   10   |
|      icmp_ln27_reg_562     |    1   |
|layer_output_28_addr_reg_576|    7   |
|layer_output_29_addr_reg_581|    7   |
|layer_output_30_addr_reg_586|    7   |
|layer_output_31_addr_reg_591|    7   |
|layer_output_32_addr_reg_596|    7   |
|layer_output_33_addr_reg_601|    7   |
|layer_output_34_addr_reg_606|    7   |
|  layer_output_addr_reg_571 |    7   |
|      mul10_i2_reg_664      |   32   |
|      mul13_i2_reg_675      |   32   |
|     norm_2_read_reg_551    |   32   |
|  sext_ln27_2_cast_reg_557  |   64   |
|        tmp_7_reg_659       |   32   |
|     trunc_ln27_reg_566     |    3   |
+----------------------------+--------+
|            Total           |   350  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_182 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_188 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_194 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_200 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_206 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_212 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_218 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_224 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   112  ||   2.88  ||    0    ||    64   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   64   |
|  Register |    -   |    -   |   350  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   350  |   174  |
+-----------+--------+--------+--------+--------+
