Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec  5 18:16:04 2017
| Host         : LAB-SCI-214-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file heli_top_control_sets_placed.rpt
| Design       : heli_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             262 |          100 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              72 |           19 |
| Yes          | No                    | No                     |              41 |           11 |
| Yes          | No                    | Yes                    |              20 |            9 |
| Yes          | Yes                   | No                     |              23 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+--------------------------------+------------------+----------------+
|              Clock Signal              |        Enable Signal       |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------+--------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                         |                            | reset_IBUF                     |                1 |              2 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] |                            | reset_IBUF                     |                2 |              2 |
|  video_on_BUFG                         |                            |                                |                2 |              2 |
|  vga_sync_unit/Q[0]                    |                            | vga_sync_unit/green_reg_reg[3] |                1 |              3 |
|  vga_sync_unit/Q[0]                    |                            |                                |                2 |              4 |
|  vga_sync_unit/Q[0]                    |                            | vga_sync_unit/red_reg          |                2 |              5 |
|  update_pos_BUFG                       | y[8]_i_1_n_0               |                                |                3 |              9 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/v_count_reg0 | reset_IBUF                     |                4 |             10 |
|  vga_sync_unit/clk_divider_reg_n_0_[0] | vga_sync_unit/Q[0]         | reset_IBUF                     |                5 |             10 |
|  update_pos_BUFG                       | y[8]_i_1_n_0               | y[31]_i_1_n_0                  |                4 |             23 |
|  video_on_BUFG                         |                            | clear                          |                8 |             32 |
|  video_on_BUFG                         |                            | update_pos_reg_i_1_n_0         |                8 |             32 |
|  update_pos_BUFG                       | velocity_y[0]_i_1_n_0      |                                |                8 |             32 |
|  update_walls_BUFG                     |                            |                                |               96 |            256 |
+----------------------------------------+----------------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 9      |                     1 |
| 10     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


