

================================================================
== Vitis HLS Report for 'thresholding_1080_1920_s'
================================================================
* Date:           Mon Nov  2 14:21:27 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        edge_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.079 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073602|  2073602| 20.736 ms | 20.736 ms |  2073602|  2073602|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_23_1_VITIS_LOOP_25_2  |  2073600|  2073600|         2|          1|          1|  2073600|    yes   |
        |- VITIS_LOOP_35_3_VITIS_LOOP_37_4  |  2073600|  2073600|         2|          1|          1|  2073600|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    135|    -|
|Register         |        -|    -|      62|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      62|    275|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_148_p2                |     +    |   0|  0|  28|          21|           1|
    |add_ln35_fu_116_p2                |     +    |   0|  0|  28|          21|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln23_fu_142_p2               |   icmp   |   0|  0|  20|          21|          16|
    |icmp_ln35_fu_110_p2               |   icmp   |   0|  0|  20|          21|          16|
    |icmp_ln44_fu_122_p2               |   icmp   |   0|  0|  11|           8|           8|
    |icmp_ln874_fu_104_p2              |   icmp   |   0|  0|  11|           8|           1|
    |ap_block_state1                   |    or    |   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |   0|  0|   2|           1|           1|
    |select_ln167_fu_133_p3            |  select  |   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |   0|  0|   2|           2|           1|
    |xor_ln44_fu_127_p2                |    xor   |   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 140|         113|          58|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |indvar_flatten7_reg_82   |   9|          2|   21|         42|
    |indvar_flatten_reg_93    |   9|          2|   21|         42|
    |real_start               |   9|          2|    1|          2|
    |sobelImg_4233_blk_n      |   9|          2|    1|          2|
    |thresholdImg_4234_blk_n  |   9|          2|    1|          2|
    |thresholdImg_4234_din    |  15|          3|    8|         24|
    |threshold_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 135|         28|   58|        129|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |icmp_ln23_reg_172        |   1|   0|    1|          0|
    |icmp_ln35_reg_163        |   1|   0|    1|          0|
    |indvar_flatten7_reg_82   |  21|   0|   21|          0|
    |indvar_flatten_reg_93    |  21|   0|   21|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |threshold_read_reg_154   |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  62|   0|   62|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|start_out                 | out |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|start_write               | out |    1| ap_ctrl_hs | thresholding<1080, 1920> | return value |
|sobelImg_4233_dout        |  in |    8|   ap_fifo  |       sobelImg_4233      |    pointer   |
|sobelImg_4233_empty_n     |  in |    1|   ap_fifo  |       sobelImg_4233      |    pointer   |
|sobelImg_4233_read        | out |    1|   ap_fifo  |       sobelImg_4233      |    pointer   |
|thresholdImg_4234_din     | out |    8|   ap_fifo  |     thresholdImg_4234    |    pointer   |
|thresholdImg_4234_full_n  |  in |    1|   ap_fifo  |     thresholdImg_4234    |    pointer   |
|thresholdImg_4234_write   | out |    1|   ap_fifo  |     thresholdImg_4234    |    pointer   |
|threshold_dout            |  in |    8|   ap_fifo  |         threshold        |    pointer   |
|threshold_empty_n         |  in |    1|   ap_fifo  |         threshold        |    pointer   |
|threshold_read            | out |    1|   ap_fifo  |         threshold        |    pointer   |
+--------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 4 3 
3 --> 2 
4 --> 
5 --> 4 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_4233, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %thresholdImg_4234, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %threshold, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %thresholdImg_4234, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sobelImg_4233, void @empty_9, i32, i32, void @empty_7, i32, i32, void @empty_7, void @empty_7, void @empty_7, i32, i32, i32, i32, void @empty_7, void @empty_7"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.15ns)   --->   "%threshold_read = read i8 @_ssdm_op_Read.ap_fifo.i8P, i8 %threshold"   --->   Operation 12 'read' 'threshold_read' <Predicate = true> <Delay = 2.15> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 5> <FIFO>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln874 = icmp_eq  i8 %threshold_read, i8"   --->   Operation 13 'icmp' 'icmp_ln874' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln874, void %.preheader.i.preheader.preheader, void %.preheader1.i.preheader.preheader" [source/edge_detector.cpp:21]   --->   Operation 14 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "%br_ln35 = br void %.preheader.i.preheader" [source/edge_detector.cpp:35]   --->   Operation 15 'br' 'br_ln35' <Predicate = (!icmp_ln874)> <Delay = 0.75>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%br_ln23 = br void %.preheader1.i.preheader" [source/edge_detector.cpp:23]   --->   Operation 16 'br' 'br_ln23' <Predicate = (icmp_ln874)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.07>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i21 %add_ln35, void %.preheader.i, i21, void %.preheader.i.preheader.preheader" [source/edge_detector.cpp:35]   --->   Operation 17 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.94ns)   --->   "%icmp_ln35 = icmp_eq  i21 %indvar_flatten7, i21" [source/edge_detector.cpp:35]   --->   Operation 18 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.07ns)   --->   "%add_ln35 = add i21 %indvar_flatten7, i21" [source/edge_detector.cpp:35]   --->   Operation 19 'add' 'add_ln35' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.preheader.i, void %.exit.loopexit" [source/edge_detector.cpp:35]   --->   Operation 20 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_3_VITIS_LOOP_37_4_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [source/edge_detector.cpp:19]   --->   Operation 23 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [source/edge_detector.cpp:19]   --->   Operation 24 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.94ns)   --->   "%tmp_V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %sobelImg_4233" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'tmp_V' <Predicate = (!icmp_ln35)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 26 [1/1] (0.85ns)   --->   "%icmp_ln44 = icmp_ult  i8 %threshold_read, i8 %tmp_V" [source/edge_detector.cpp:44]   --->   Operation 26 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln35)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln167)   --->   "%xor_ln44 = xor i1 %icmp_ln44, i1" [source/edge_detector.cpp:44]   --->   Operation 27 'xor' 'xor_ln44' <Predicate = (!icmp_ln35)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln167 = select i1 %xor_ln44, i8, i8" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 28 'select' 'select_ln167' <Predicate = (!icmp_ln35)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %thresholdImg_4234, i8 %select_ln167" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 29 'write' 'write_ln167' <Predicate = (!icmp_ln35)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.i.preheader"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln874)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 32 'br' 'br_ln0' <Predicate = (icmp_ln874)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 1.07>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i21 %add_ln23, void %.preheader1.i, i21, void %.preheader1.i.preheader.preheader" [source/edge_detector.cpp:23]   --->   Operation 34 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.94ns)   --->   "%icmp_ln23 = icmp_eq  i21 %indvar_flatten, i21" [source/edge_detector.cpp:23]   --->   Operation 35 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (1.07ns)   --->   "%add_ln23 = add i21 %indvar_flatten, i21" [source/edge_detector.cpp:23]   --->   Operation 36 'add' 'add_ln23' <Predicate = true> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.preheader1.i, void %.exit.loopexit15" [source/edge_detector.cpp:23]   --->   Operation 37 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.89>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_1_VITIS_LOOP_25_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_7" [source/edge_detector.cpp:19]   --->   Operation 40 'specpipeline' 'specpipeline_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [source/edge_detector.cpp:19]   --->   Operation 41 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.94ns)   --->   "%sobelImg_4233_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %sobelImg_4233" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'read' 'sobelImg_4233_read' <Predicate = (!icmp_ln23)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_6 : Operation 43 [1/1] (1.94ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %thresholdImg_4234, i8 %sobelImg_4233_read" [F:/xilinx_2020.1/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 43 'write' 'write_ln167' <Predicate = (!icmp_ln23)> <Delay = 1.94> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.i.preheader"   --->   Operation 44 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sobelImg_4233]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ thresholdImg_4234]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ threshold]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
threshold_read        (read             ) [ 0011000]
icmp_ln874            (icmp             ) [ 0111111]
br_ln21               (br               ) [ 0000000]
br_ln35               (br               ) [ 0111000]
br_ln23               (br               ) [ 0100011]
indvar_flatten7       (phi              ) [ 0010000]
icmp_ln35             (icmp             ) [ 0011000]
add_ln35              (add              ) [ 0111000]
br_ln35               (br               ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln19     (specpipeline     ) [ 0000000]
specloopname_ln19     (specloopname     ) [ 0000000]
tmp_V                 (read             ) [ 0000000]
icmp_ln44             (icmp             ) [ 0000000]
xor_ln44              (xor              ) [ 0000000]
select_ln167          (select           ) [ 0000000]
write_ln167           (write            ) [ 0000000]
br_ln0                (br               ) [ 0111000]
br_ln0                (br               ) [ 0000000]
br_ln0                (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
indvar_flatten        (phi              ) [ 0000010]
icmp_ln23             (icmp             ) [ 0000011]
add_ln23              (add              ) [ 0100011]
br_ln23               (br               ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln19     (specpipeline     ) [ 0000000]
specloopname_ln19     (specloopname     ) [ 0000000]
sobelImg_4233_read    (read             ) [ 0000000]
write_ln167           (write            ) [ 0000000]
br_ln0                (br               ) [ 0100011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sobelImg_4233">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobelImg_4233"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="thresholdImg_4234">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresholdImg_4234"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_35_3_VITIS_LOOP_37_4_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_1_VITIS_LOOP_25_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="threshold_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 sobelImg_4233_read/6 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/3 write_ln167/6 "/>
</bind>
</comp>

<comp id="82" class="1005" name="indvar_flatten7_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="21" slack="1"/>
<pin id="84" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten7_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="21" slack="0"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="1" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="indvar_flatten_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="21" slack="1"/>
<pin id="95" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="indvar_flatten_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="21" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln874_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln874/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln35_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="21" slack="0"/>
<pin id="112" dir="0" index="1" bw="21" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln35_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="21" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln44_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="2"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="xor_ln44_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="select_ln167_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln167/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln23_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="21" slack="0"/>
<pin id="144" dir="0" index="1" bw="21" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln23_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="21" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="154" class="1005" name="threshold_read_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="2"/>
<pin id="156" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="159" class="1005" name="icmp_ln874_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln874 "/>
</bind>
</comp>

<comp id="163" class="1005" name="icmp_ln35_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="167" class="1005" name="add_ln35_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="21" slack="0"/>
<pin id="169" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="172" class="1005" name="icmp_ln23_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="176" class="1005" name="add_ln23_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="21" slack="0"/>
<pin id="178" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="50" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="56" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="68" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="108"><net_src comp="62" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="86" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="86" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="68" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="138"><net_src comp="127" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="146"><net_src comp="97" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="30" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="97" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="62" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="162"><net_src comp="104" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="110" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="116" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="175"><net_src comp="142" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="148" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: thresholdImg_4234 | {3 6 }
 - Input state : 
	Port: thresholding<1080, 1920> : sobelImg_4233 | {3 6 }
	Port: thresholding<1080, 1920> : threshold | {1 }
  - Chain level:
	State 1
		br_ln21 : 1
	State 2
		icmp_ln35 : 1
		add_ln35 : 1
		br_ln35 : 2
	State 3
		xor_ln44 : 1
		select_ln167 : 1
		write_ln167 : 2
	State 4
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     icmp_ln874_fu_104     |    0    |    11   |
|   icmp   |      icmp_ln35_fu_110     |    0    |    20   |
|          |      icmp_ln44_fu_122     |    0    |    11   |
|          |      icmp_ln23_fu_142     |    0    |    20   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln35_fu_116      |    0    |    28   |
|          |      add_ln23_fu_148      |    0    |    28   |
|----------|---------------------------|---------|---------|
|  select  |    select_ln167_fu_133    |    0    |    8    |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln44_fu_127      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | threshold_read_read_fu_62 |    0    |    0    |
|          |       grp_read_fu_68      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_74      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   128   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln23_reg_176   |   21   |
|   add_ln35_reg_167   |   21   |
|   icmp_ln23_reg_172  |    1   |
|   icmp_ln35_reg_163  |    1   |
|  icmp_ln874_reg_159  |    1   |
|indvar_flatten7_reg_82|   21   |
| indvar_flatten_reg_93|   21   |
|threshold_read_reg_154|    8   |
+----------------------+--------+
|         Total        |   95   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_74 |  p2  |   2  |   8  |   16   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   16   ||  0.755  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   128  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   95   |   137  |
+-----------+--------+--------+--------+
