

================================================================
== Vitis HLS Report for 'encoder_Pipeline_VITIS_LOOP_50_2'
================================================================
* Date:           Mon Dec  5 17:41:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ecc_encoder_src
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.433 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  60.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_50_2  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_V = alloca i32 1"   --->   Operation 5 'alloca' 'out_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%part_set_i_i_lcssa276 = alloca i32 1"   --->   Operation 7 'alloca' 'part_set_i_i_lcssa276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_in_temp_V = alloca i32 1"   --->   Operation 8 'alloca' 'data_in_temp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_axiu_last_V = alloca i32 1"   --->   Operation 9 'alloca' 'data_in_axiu_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_in_axiu_strb_V = alloca i32 1"   --->   Operation 10 'alloca' 'data_in_axiu_strb_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_axiu_keep_V = alloca i32 1"   --->   Operation 11 'alloca' 'data_in_axiu_keep_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %mul"   --->   Operation 20 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_V_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %s_V_load"   --->   Operation 21 'read' 's_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 %s_V_load_read, i6 %part_set_i_i_lcssa276"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %out_V"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i"   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%icmp_ln50 = icmp_eq  i31 %i_1, i31 %mul_read" [ecc_encoder_src/src/encoder.cpp:50]   --->   Operation 28 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%i_2 = add i31 %i_1, i31 1" [ecc_encoder_src/src/encoder.cpp:50]   --->   Operation 30 'add' 'i_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split9, void %._crit_edge.loopexit.exitStub" [ecc_encoder_src/src/encoder.cpp:50]   --->   Operation 31 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_14 = trunc i31 %i_1"   --->   Operation 32 'trunc' 'empty_14' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ecc_encoder_src/src/encoder.cpp:49]   --->   Operation 33 'specloopname' 'specloopname_ln49' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %empty_14, void, void %.split9._crit_edge" [ecc_encoder_src/src/encoder.cpp:52]   --->   Operation 34 'br' 'br_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_15 = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V"   --->   Operation 35 'read' 'empty_15' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_16 = extractvalue i81 %empty_15"   --->   Operation 36 'extractvalue' 'tmp_16' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_17 = extractvalue i81 %empty_15"   --->   Operation 37 'extractvalue' 'tmp_17' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_18 = extractvalue i81 %empty_15"   --->   Operation 38 'extractvalue' 'tmp_18' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_19 = extractvalue i81 %empty_15"   --->   Operation 39 'extractvalue' 'tmp_19' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln57 = store i8 %tmp_17, i8 %data_in_axiu_keep_V" [ecc_encoder_src/src/encoder.cpp:57]   --->   Operation 40 'store' 'store_ln57' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln57 = store i8 %tmp_18, i8 %data_in_axiu_strb_V" [ecc_encoder_src/src/encoder.cpp:57]   --->   Operation 41 'store' 'store_ln57' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln57 = store i1 %tmp_19, i1 %data_in_axiu_last_V" [ecc_encoder_src/src/encoder.cpp:57]   --->   Operation 42 'store' 'store_ln57' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln57 = store i64 %tmp_16, i64 %data_in_temp_V" [ecc_encoder_src/src/encoder.cpp:57]   --->   Operation 43 'store' 'store_ln57' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln57 = br void %.split9._crit_edge" [ecc_encoder_src/src/encoder.cpp:57]   --->   Operation 44 'br' 'br_ln57' <Predicate = (!icmp_ln50 & !empty_14)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln50 = store i31 %i_2, i31 %i" [ecc_encoder_src/src/encoder.cpp:50]   --->   Operation 45 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%part_set_i_i_lcssa276_load_1 = load i6 %part_set_i_i_lcssa276"   --->   Operation 88 'load' 'part_set_i_i_lcssa276_load_1' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %part_set_i_i_lcssa276_out, i6 %part_set_i_i_lcssa276_load_1"   --->   Operation 89 'write' 'write_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 90 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%out_V_load = load i8 %out_V"   --->   Operation 46 'load' 'out_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%part_set_i_i_lcssa276_load = load i6 %part_set_i_i_lcssa276"   --->   Operation 47 'load' 'part_set_i_i_lcssa276_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %data_in_temp_V"   --->   Operation 48 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_15 = load i1 %data_in_axiu_last_V"   --->   Operation 49 'load' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_14 = load i8 %data_in_axiu_strb_V"   --->   Operation 50 'load' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_13 = load i8 %data_in_axiu_keep_V"   --->   Operation 51 'load' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty_14, i1 0"   --->   Operation 52 'bitconcatenate' 'mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %mul1" [ecc_encoder_src/src/encoder.cpp:61]   --->   Operation 53 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %p_Val2_s, i64 %zext_ln61"   --->   Operation 54 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %part_set_i_i_lcssa276_load, i32 5" [ecc_encoder_src/src/encoder.cpp:62]   --->   Operation 55 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %part_set_i_i_lcssa276_load, i32 1" [ecc_encoder_src/src/encoder.cpp:62]   --->   Operation 56 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %part_set_i_i_lcssa276_load, i32 2" [ecc_encoder_src/src/encoder.cpp:62]   --->   Operation 57 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %part_set_i_i_lcssa276_load, i32 4" [ecc_encoder_src/src/encoder.cpp:62]   --->   Operation 58 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844)   --->   "%xor_ln844_4 = xor i1 %tmp_4, i1 %tmp"   --->   Operation 59 'xor' 'xor_ln844_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.28ns)   --->   "%xor_ln844_5 = xor i1 %tmp_6, i1 %p_Result_3"   --->   Operation 60 'xor' 'xor_ln844_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844)   --->   "%xor_ln844_6 = xor i1 %xor_ln844_5, i1 %tmp_5"   --->   Operation 61 'xor' 'xor_ln844_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln844 = xor i1 %xor_ln844_6, i1 %xor_ln844_4"   --->   Operation 62 'xor' 'xor_ln844' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i6 %part_set_i_i_lcssa276_load" [ecc_encoder_src/src/encoder.cpp:63]   --->   Operation 63 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_1)   --->   "%xor_ln844_7 = xor i1 %trunc_ln63, i1 %tmp"   --->   Operation 64 'xor' 'xor_ln844_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_1)   --->   "%xor_ln844_8 = xor i1 %tmp_5, i1 %p_Result_3"   --->   Operation 65 'xor' 'xor_ln844_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_1)   --->   "%xor_ln844_9 = xor i1 %xor_ln844_8, i1 %tmp_4"   --->   Operation 66 'xor' 'xor_ln844_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln844_1 = xor i1 %xor_ln844_9, i1 %xor_ln844_7"   --->   Operation 67 'xor' 'xor_ln844_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln62 = or i2 %mul1, i2 1" [ecc_encoder_src/src/encoder.cpp:62]   --->   Operation 68 'or' 'or_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln819 = zext i2 %or_ln62"   --->   Operation 69 'zext' 'zext_ln819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_3_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %p_Val2_s, i64 %zext_ln819"   --->   Operation 70 'bitselect' 'p_Result_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %part_set_i_i_lcssa276_load, i32 3" [ecc_encoder_src/src/encoder.cpp:62]   --->   Operation 71 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_2)   --->   "%xor_ln844_11 = xor i1 %tmp_4, i1 %tmp_7"   --->   Operation 72 'xor' 'xor_ln844_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_2)   --->   "%xor_ln844_10 = xor i1 %trunc_ln63, i1 %tmp_6"   --->   Operation 73 'xor' 'xor_ln844_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_2)   --->   "%xor_ln844_12 = xor i1 %xor_ln844_10, i1 %p_Result_3_1"   --->   Operation 74 'xor' 'xor_ln844_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln844_2 = xor i1 %xor_ln844_12, i1 %xor_ln844_11"   --->   Operation 75 'xor' 'xor_ln844_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_3)   --->   "%xor_ln844_13 = xor i1 %p_Result_3_1, i1 %tmp_4"   --->   Operation 76 'xor' 'xor_ln844_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln844_3)   --->   "%xor_ln844_14 = xor i1 %xor_ln844_5, i1 %trunc_ln63"   --->   Operation 77 'xor' 'xor_ln844_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln844_3 = xor i1 %xor_ln844_14, i1 %xor_ln844_13"   --->   Operation 78 'xor' 'xor_ln844_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %xor_ln844_3, i1 %xor_ln844_2, i1 %xor_ln844_1, i1 %xor_ln844"   --->   Operation 79 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%data_in_axiu_data_V = partset i8 @_ssdm_op_PartSet.i8.i8.i4.i32.i32, i8 %out_V_load, i4 %tmp_8, i32 0, i32 3"   --->   Operation 80 'partset' 'data_in_axiu_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1676 = trunc i6 %part_set_i_i_lcssa276_load"   --->   Operation 81 'trunc' 'trunc_ln1676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_6_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i1.i1, i4 %trunc_ln1676, i1 %p_Result_3, i1 %p_Result_3_1"   --->   Operation 82 'bitconcatenate' 'p_Result_6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i8 %data_in_axiu_data_V"   --->   Operation 83 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %zext_ln217, i8 %tmp_13, i8 %tmp_14, i1 %tmp_15"   --->   Operation 84 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln849 = store i6 %p_Result_6_1, i6 %part_set_i_i_lcssa276"   --->   Operation 85 'store' 'store_ln849' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln844 = store i8 %data_in_axiu_data_V, i8 %out_V"   --->   Operation 86 'store' 'store_ln844' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ part_set_i_i_lcssa276_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_V                        (alloca           ) [ 011]
i                            (alloca           ) [ 010]
part_set_i_i_lcssa276        (alloca           ) [ 011]
data_in_temp_V               (alloca           ) [ 011]
data_in_axiu_last_V          (alloca           ) [ 011]
data_in_axiu_strb_V          (alloca           ) [ 011]
data_in_axiu_keep_V          (alloca           ) [ 011]
specinterface_ln0            (specinterface    ) [ 000]
specinterface_ln0            (specinterface    ) [ 000]
specinterface_ln0            (specinterface    ) [ 000]
specinterface_ln0            (specinterface    ) [ 000]
specinterface_ln0            (specinterface    ) [ 000]
specinterface_ln0            (specinterface    ) [ 000]
specinterface_ln0            (specinterface    ) [ 000]
specinterface_ln0            (specinterface    ) [ 000]
mul_read                     (read             ) [ 000]
s_V_load_read                (read             ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
store_ln0                    (store            ) [ 000]
br_ln0                       (br               ) [ 000]
i_1                          (load             ) [ 000]
specpipeline_ln0             (specpipeline     ) [ 000]
icmp_ln50                    (icmp             ) [ 010]
empty                        (speclooptripcount) [ 000]
i_2                          (add              ) [ 000]
br_ln50                      (br               ) [ 000]
empty_14                     (trunc            ) [ 011]
specloopname_ln49            (specloopname     ) [ 000]
br_ln52                      (br               ) [ 000]
empty_15                     (read             ) [ 000]
tmp_16                       (extractvalue     ) [ 000]
tmp_17                       (extractvalue     ) [ 000]
tmp_18                       (extractvalue     ) [ 000]
tmp_19                       (extractvalue     ) [ 000]
store_ln57                   (store            ) [ 000]
store_ln57                   (store            ) [ 000]
store_ln57                   (store            ) [ 000]
store_ln57                   (store            ) [ 000]
br_ln57                      (br               ) [ 000]
store_ln50                   (store            ) [ 000]
out_V_load                   (load             ) [ 000]
part_set_i_i_lcssa276_load   (load             ) [ 000]
p_Val2_s                     (load             ) [ 000]
tmp_15                       (load             ) [ 000]
tmp_14                       (load             ) [ 000]
tmp_13                       (load             ) [ 000]
mul1                         (bitconcatenate   ) [ 000]
zext_ln61                    (zext             ) [ 000]
p_Result_3                   (bitselect        ) [ 000]
tmp                          (bitselect        ) [ 000]
tmp_4                        (bitselect        ) [ 000]
tmp_5                        (bitselect        ) [ 000]
tmp_6                        (bitselect        ) [ 000]
xor_ln844_4                  (xor              ) [ 000]
xor_ln844_5                  (xor              ) [ 000]
xor_ln844_6                  (xor              ) [ 000]
xor_ln844                    (xor              ) [ 000]
trunc_ln63                   (trunc            ) [ 000]
xor_ln844_7                  (xor              ) [ 000]
xor_ln844_8                  (xor              ) [ 000]
xor_ln844_9                  (xor              ) [ 000]
xor_ln844_1                  (xor              ) [ 000]
or_ln62                      (or               ) [ 000]
zext_ln819                   (zext             ) [ 000]
p_Result_3_1                 (bitselect        ) [ 000]
tmp_7                        (bitselect        ) [ 000]
xor_ln844_11                 (xor              ) [ 000]
xor_ln844_10                 (xor              ) [ 000]
xor_ln844_12                 (xor              ) [ 000]
xor_ln844_2                  (xor              ) [ 000]
xor_ln844_13                 (xor              ) [ 000]
xor_ln844_14                 (xor              ) [ 000]
xor_ln844_3                  (xor              ) [ 000]
tmp_8                        (bitconcatenate   ) [ 000]
data_in_axiu_data_V          (partset          ) [ 000]
trunc_ln1676                 (trunc            ) [ 000]
p_Result_6_1                 (bitconcatenate   ) [ 000]
zext_ln217                   (zext             ) [ 000]
write_ln304                  (write            ) [ 000]
store_ln849                  (store            ) [ 000]
store_ln844                  (store            ) [ 000]
br_ln0                       (br               ) [ 000]
part_set_i_i_lcssa276_load_1 (load             ) [ 000]
write_ln0                    (write            ) [ 000]
ret_ln0                      (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="part_set_i_i_lcssa276_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="part_set_i_i_lcssa276_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i8.i8.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="out_V_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_V/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="part_set_i_i_lcssa276_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="part_set_i_i_lcssa276/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_in_temp_V_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_temp_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_in_axiu_last_V_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_axiu_last_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_in_axiu_strb_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_axiu_strb_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_in_axiu_keep_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in_axiu_keep_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mul_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="31" slack="0"/>
<pin id="122" dir="0" index="1" bw="31" slack="0"/>
<pin id="123" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="s_V_load_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_V_load_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_15_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="81" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="0" index="3" bw="8" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln304_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="0" index="3" bw="8" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="8" slack="0"/>
<pin id="151" dir="0" index="6" bw="8" slack="0"/>
<pin id="152" dir="0" index="7" bw="8" slack="0"/>
<pin id="153" dir="0" index="8" bw="1" slack="0"/>
<pin id="154" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln0_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="0" index="2" bw="6" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="31" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_1_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln50_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="31" slack="0"/>
<pin id="187" dir="0" index="1" bw="31" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="empty_14_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="0"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_16_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="81" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_17_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="81" slack="0"/>
<pin id="207" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_18_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="81" slack="0"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_18/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_19_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="81" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_19/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln57_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln57_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln57_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln57_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln50_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="31" slack="0"/>
<pin id="239" dir="0" index="1" bw="31" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="out_V_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="1"/>
<pin id="244" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_V_load/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="part_set_i_i_lcssa276_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="part_set_i_i_lcssa276_load/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Val2_s_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_15_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_14_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_13_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="mul1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="1"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mul1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln61_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="p_Result_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="2" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="6" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_6_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="6" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_ln844_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_4/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="xor_ln844_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_5/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="xor_ln844_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_6/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln844_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln63_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xor_ln844_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_7/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="xor_ln844_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_8/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln844_9_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_9/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln844_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_1/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln62_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln819_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln819/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Result_3_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="2" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3_1/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="6" slack="0"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln844_11_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_11/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="xor_ln844_10_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_10/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="xor_ln844_12_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_12/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln844_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_2/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln844_13_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_13/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln844_14_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_14/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln844_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln844_3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_8_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="0" index="3" bw="1" slack="0"/>
<pin id="439" dir="0" index="4" bw="1" slack="0"/>
<pin id="440" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="data_in_axiu_data_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="0" index="2" bw="4" slack="0"/>
<pin id="450" dir="0" index="3" bw="1" slack="0"/>
<pin id="451" dir="0" index="4" bw="3" slack="0"/>
<pin id="452" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="data_in_axiu_data_V/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln1676_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1676/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Result_6_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="4" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="0" index="3" bw="1" slack="0"/>
<pin id="467" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_6_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln217_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="store_ln849_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="6" slack="1"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln849/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln844_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="1"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln844/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="part_set_i_i_lcssa276_load_1_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="part_set_i_i_lcssa276_load_1/1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="out_V_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="out_V "/>
</bind>
</comp>

<comp id="498" class="1005" name="i_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="31" slack="0"/>
<pin id="500" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="505" class="1005" name="part_set_i_i_lcssa276_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="part_set_i_i_lcssa276 "/>
</bind>
</comp>

<comp id="513" class="1005" name="data_in_temp_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="data_in_temp_V "/>
</bind>
</comp>

<comp id="519" class="1005" name="data_in_axiu_last_V_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="data_in_axiu_last_V "/>
</bind>
</comp>

<comp id="525" class="1005" name="data_in_axiu_strb_V_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="data_in_axiu_strb_V "/>
</bind>
</comp>

<comp id="531" class="1005" name="data_in_axiu_keep_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="data_in_axiu_keep_V "/>
</bind>
</comp>

<comp id="540" class="1005" name="empty_14_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="139"><net_src comp="62" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="155"><net_src comp="88" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="165"><net_src comp="90" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="126" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="120" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="182" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="132" pin="5"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="132" pin="5"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="132" pin="5"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="132" pin="5"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="205" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="209" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="213" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="201" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="191" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="144" pin=8"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="144" pin=7"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="144" pin=6"/></net>

<net id="268"><net_src comp="64" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="273"><net_src comp="263" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="68" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="248" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="70" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="245" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="72" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="245" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="70" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="245" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="74" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="70" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="245" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="76" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="290" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="282" pin="3"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="306" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="274" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="298" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="314" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="245" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="282" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="298" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="274" pin="3"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="290" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="342" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="263" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="78" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="248" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="70" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="245" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="80" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="290" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="384" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="338" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="306" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="376" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="392" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="376" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="290" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="320" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="338" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="416" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="441"><net_src comp="82" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="410" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="360" pin="2"/><net_sink comp="434" pin=3"/></net>

<net id="445"><net_src comp="332" pin="2"/><net_sink comp="434" pin=4"/></net>

<net id="453"><net_src comp="84" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="242" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="434" pin="5"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="28" pin="0"/><net_sink comp="446" pin=3"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="446" pin=4"/></net>

<net id="461"><net_src comp="245" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="274" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="376" pin="3"/><net_sink comp="462" pin=3"/></net>

<net id="475"><net_src comp="446" pin="5"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="144" pin=5"/></net>

<net id="481"><net_src comp="462" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="446" pin="5"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="487" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="494"><net_src comp="92" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="501"><net_src comp="96" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="504"><net_src comp="498" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="508"><net_src comp="100" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="516"><net_src comp="104" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="522"><net_src comp="108" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="528"><net_src comp="112" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="534"><net_src comp="116" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="543"><net_src comp="197" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="263" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {2 }
	Port: data_out_V_keep_V | {2 }
	Port: data_out_V_strb_V | {2 }
	Port: data_out_V_last_V | {2 }
	Port: part_set_i_i_lcssa276_out | {1 }
 - Input state : 
	Port: encoder_Pipeline_VITIS_LOOP_50_2 : s_V_load | {1 }
	Port: encoder_Pipeline_VITIS_LOOP_50_2 : mul | {1 }
	Port: encoder_Pipeline_VITIS_LOOP_50_2 : data_in_V_data_V | {1 }
	Port: encoder_Pipeline_VITIS_LOOP_50_2 : data_in_V_keep_V | {1 }
	Port: encoder_Pipeline_VITIS_LOOP_50_2 : data_in_V_strb_V | {1 }
	Port: encoder_Pipeline_VITIS_LOOP_50_2 : data_in_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln50 : 2
		i_2 : 2
		br_ln50 : 3
		empty_14 : 2
		br_ln52 : 3
		store_ln57 : 1
		store_ln57 : 1
		store_ln57 : 1
		store_ln57 : 1
		store_ln50 : 3
		part_set_i_i_lcssa276_load_1 : 1
		write_ln0 : 2
	State 2
		zext_ln61 : 1
		p_Result_3 : 2
		tmp : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		xor_ln844_4 : 2
		xor_ln844_5 : 3
		xor_ln844_6 : 3
		xor_ln844 : 3
		trunc_ln63 : 1
		xor_ln844_7 : 2
		xor_ln844_8 : 3
		xor_ln844_9 : 3
		xor_ln844_1 : 3
		or_ln62 : 1
		zext_ln819 : 1
		p_Result_3_1 : 2
		tmp_7 : 1
		xor_ln844_11 : 2
		xor_ln844_10 : 2
		xor_ln844_12 : 3
		xor_ln844_2 : 3
		xor_ln844_13 : 3
		xor_ln844_14 : 3
		xor_ln844_3 : 3
		tmp_8 : 3
		data_in_axiu_data_V : 4
		trunc_ln1676 : 1
		p_Result_6_1 : 3
		zext_ln217 : 5
		write_ln304 : 6
		store_ln849 : 4
		store_ln844 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         i_2_fu_191         |    0    |    38   |
|----------|----------------------------|---------|---------|
|          |     xor_ln844_4_fu_314     |    0    |    2    |
|          |     xor_ln844_5_fu_320     |    0    |    2    |
|          |     xor_ln844_6_fu_326     |    0    |    2    |
|          |      xor_ln844_fu_332      |    0    |    2    |
|          |     xor_ln844_7_fu_342     |    0    |    2    |
|          |     xor_ln844_8_fu_348     |    0    |    2    |
|          |     xor_ln844_9_fu_354     |    0    |    2    |
|    xor   |     xor_ln844_1_fu_360     |    0    |    2    |
|          |     xor_ln844_11_fu_392    |    0    |    2    |
|          |     xor_ln844_10_fu_398    |    0    |    2    |
|          |     xor_ln844_12_fu_404    |    0    |    2    |
|          |     xor_ln844_2_fu_410     |    0    |    2    |
|          |     xor_ln844_13_fu_416    |    0    |    2    |
|          |     xor_ln844_14_fu_422    |    0    |    2    |
|          |     xor_ln844_3_fu_428     |    0    |    2    |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln50_fu_185      |    0    |    19   |
|----------|----------------------------|---------|---------|
|          |    mul_read_read_fu_120    |    0    |    0    |
|   read   |  s_V_load_read_read_fu_126 |    0    |    0    |
|          |    empty_15_read_fu_132    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln304_write_fu_144  |    0    |    0    |
|          |   write_ln0_write_fu_160   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       empty_14_fu_197      |    0    |    0    |
|   trunc  |      trunc_ln63_fu_338     |    0    |    0    |
|          |     trunc_ln1676_fu_458    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_16_fu_201       |    0    |    0    |
|extractvalue|        tmp_17_fu_205       |    0    |    0    |
|          |        tmp_18_fu_209       |    0    |    0    |
|          |        tmp_19_fu_213       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         mul1_fu_263        |    0    |    0    |
|bitconcatenate|        tmp_8_fu_434        |    0    |    0    |
|          |     p_Result_6_1_fu_462    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln61_fu_270      |    0    |    0    |
|   zext   |      zext_ln819_fu_372     |    0    |    0    |
|          |      zext_ln217_fu_472     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_3_fu_274     |    0    |    0    |
|          |         tmp_fu_282         |    0    |    0    |
|          |        tmp_4_fu_290        |    0    |    0    |
| bitselect|        tmp_5_fu_298        |    0    |    0    |
|          |        tmp_6_fu_306        |    0    |    0    |
|          |     p_Result_3_1_fu_376    |    0    |    0    |
|          |        tmp_7_fu_384        |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |       or_ln62_fu_366       |    0    |    0    |
|----------|----------------------------|---------|---------|
|  partset | data_in_axiu_data_V_fu_446 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    87   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| data_in_axiu_keep_V_reg_531 |    8   |
| data_in_axiu_last_V_reg_519 |    1   |
| data_in_axiu_strb_V_reg_525 |    8   |
|    data_in_temp_V_reg_513   |   64   |
|       empty_14_reg_540      |    1   |
|          i_reg_498          |   31   |
|        out_V_reg_491        |    8   |
|part_set_i_i_lcssa276_reg_505|    6   |
+-----------------------------+--------+
|            Total            |   127  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   87   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   127  |    -   |
+-----------+--------+--------+
|   Total   |   127  |   87   |
+-----------+--------+--------+
