\hypertarget{stm32g4xx__hal__gpio_8h}{}\doxysection{Drivers/\+STM32\+G4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32g4xx\+\_\+hal\+\_\+gpio.h File Reference}
\label{stm32g4xx__hal__gpio_8h}\index{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_gpio.h@{Drivers/STM32G4xx\_HAL\_Driver/Inc/stm32g4xx\_hal\_gpio.h}}


Header file of GPIO HAL module.  


{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32g4xx\+\_\+hal\+\_\+gpio\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em GPIO Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+0}~((uint16\+\_\+t)0x0001)  /$\ast$ Pin 0 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+1}~((uint16\+\_\+t)0x0002)  /$\ast$ Pin 1 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+2}~((uint16\+\_\+t)0x0004)  /$\ast$ Pin 2 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+3}~((uint16\+\_\+t)0x0008)  /$\ast$ Pin 3 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+4}~((uint16\+\_\+t)0x0010)  /$\ast$ Pin 4 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+5}~((uint16\+\_\+t)0x0020)  /$\ast$ Pin 5 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+6}~((uint16\+\_\+t)0x0040)  /$\ast$ Pin 6 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+7}~((uint16\+\_\+t)0x0080)  /$\ast$ Pin 7 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+8}~((uint16\+\_\+t)0x0100)  /$\ast$ Pin 8 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+9}~((uint16\+\_\+t)0x0200)  /$\ast$ Pin 9 selected    $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+10}~((uint16\+\_\+t)0x0400)  /$\ast$ Pin 10 selected   $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+11}~((uint16\+\_\+t)0x0800)  /$\ast$ Pin 11 selected   $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+12}~((uint16\+\_\+t)0x1000)  /$\ast$ Pin 12 selected   $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+13}~((uint16\+\_\+t)0x2000)  /$\ast$ Pin 13 selected   $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+14}~((uint16\+\_\+t)0x4000)  /$\ast$ Pin 14 selected   $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+15}~((uint16\+\_\+t)0x8000)  /$\ast$ Pin 15 selected   $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+\+All}~((uint16\+\_\+t)0x\+FFFF)  /$\ast$ All pins selected $\ast$/
\item 
\#define {\bfseries GPIO\+\_\+\+PIN\+\_\+\+MASK}~(0x0000\+FFFFU) /$\ast$ PIN mask for assert test $\ast$/
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_gaf40bec3146810028a84b628d37d3b391}{GPIO\+\_\+\+MODE\+\_\+\+INPUT}}~MODE\+\_\+\+INPUT
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga1013838a64cec2f8c88f079c449d1982}{GPIO\+\_\+\+MODE\+\_\+\+OUTPUT\+\_\+\+PP}}~(MODE\+\_\+\+OUTPUT $\vert$ OUTPUT\+\_\+\+PP)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga2f91757829f6e9505ec386b840941929}{GPIO\+\_\+\+MODE\+\_\+\+OUTPUT\+\_\+\+OD}}~(MODE\+\_\+\+OUTPUT $\vert$ OUTPUT\+\_\+\+OD)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga526c72c5264316fc05c775b6cad4aa6a}{GPIO\+\_\+\+MODE\+\_\+\+AF\+\_\+\+PP}}~(MODE\+\_\+\+AF $\vert$ OUTPUT\+\_\+\+PP)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga282b9fd37c8ef31daba314ffae6bf023}{GPIO\+\_\+\+MODE\+\_\+\+AF\+\_\+\+OD}}~(MODE\+\_\+\+AF $\vert$ OUTPUT\+\_\+\+OD)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga7a04f9ab65ad572ad20791a35009220c}{GPIO\+\_\+\+MODE\+\_\+\+ANALOG}}~MODE\+\_\+\+ANALOG
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga088659562e68426d9a72821ea4fd8d50}{GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING}}~(MODE\+\_\+\+INPUT $\vert$ EXTI\+\_\+\+IT $\vert$ TRIGGER\+\_\+\+RISING)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_gaa166210a6da3ac7e8d7504702520e522}{GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+FALLING}}~(MODE\+\_\+\+INPUT $\vert$ EXTI\+\_\+\+IT $\vert$ TRIGGER\+\_\+\+FALLING)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga0678e61090ed61e91a6496f22ddfb3d1}{GPIO\+\_\+\+MODE\+\_\+\+IT\+\_\+\+RISING\+\_\+\+FALLING}}~(MODE\+\_\+\+INPUT $\vert$ EXTI\+\_\+\+IT $\vert$ TRIGGER\+\_\+\+RISING $\vert$ TRIGGER\+\_\+\+FALLING)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga97d78b82ea178ff7a4c35aa60b4e9338}{GPIO\+\_\+\+MODE\+\_\+\+EVT\+\_\+\+RISING}}~(MODE\+\_\+\+INPUT $\vert$ EXTI\+\_\+\+EVT $\vert$ TRIGGER\+\_\+\+RISING)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_gadbfa532b3566783ac6c0e07c2e0ffe5e}{GPIO\+\_\+\+MODE\+\_\+\+EVT\+\_\+\+FALLING}}~(MODE\+\_\+\+INPUT $\vert$ EXTI\+\_\+\+EVT $\vert$ TRIGGER\+\_\+\+FALLING)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__mode_ga1b760771297ed2fc55a6b13071188491}{GPIO\+\_\+\+MODE\+\_\+\+EVT\+\_\+\+RISING\+\_\+\+FALLING}}~(MODE\+\_\+\+INPUT $\vert$ EXTI\+\_\+\+EVT $\vert$ TRIGGER\+\_\+\+RISING $\vert$ TRIGGER\+\_\+\+FALLING)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed_gab7916c4265bfa1b26a5205ea9c1caa4e}{GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+LOW}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed_ga1724a25a9cf00ebf485daeb09cfa1e25}{GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+MEDIUM}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed_gaef5898db71cdb957cd41f940b0087af8}{GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+HIGH}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__speed_ga1944cf10e2ab172810d38b681d40b771}{GPIO\+\_\+\+SPEED\+\_\+\+FREQ\+\_\+\+VERY\+\_\+\+HIGH}}~(0x00000003U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pull_ga5c2862579882c1cc64e36d38fbd07a4c}{GPIO\+\_\+\+NOPULL}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pull_gae689bc8f5c42d6df7bd54a8dd372e072}{GPIO\+\_\+\+PULLUP}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o__pull_ga75d958d0410c36da7f27d1f4f5c36c14}{GPIO\+\_\+\+PULLDOWN}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_gaae18fc8d92ffa4df2172c78869e712fc}{\+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(EXTI-\/$>$PR1 \& (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified EXTI line flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_ga2f28fc349d1812cdc55a77c68d2b278d}{\+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(EXTI-\/$>$PR1 = (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the EXTI\textquotesingle{}s line pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_ga27f0e1f6c38745169d74620f6a178a94}{\+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GET\+\_\+\+IT}}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(EXTI-\/$>$PR1 \& (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified EXTI line is asserted or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_ga2a086506eec826f49b200fba64beb9f1}{\+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+CLEAR\+\_\+\+IT}}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(EXTI-\/$>$PR1 = (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the EXTI\textquotesingle{}s line pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___exported___macros_gac50aef6881e1f76032941ead9c9bce61}{\+\_\+\+\_\+\+HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+GENERATE\+\_\+\+SWIT}}(\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+)~(EXTI-\/$>$SWIER1 $\vert$= (\+\_\+\+\_\+\+EXTI\+\_\+\+LINE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Generate a Software interrupt on selected EXTI line. \end{DoxyCompactList}\item 
\#define {\bfseries GPIO\+\_\+\+MODE\+\_\+\+Pos}~0U
\item 
\#define {\bfseries GPIO\+\_\+\+MODE}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries MODE\+\_\+\+INPUT}~(0x0\+UL $<$$<$ GPIO\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries MODE\+\_\+\+OUTPUT}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries MODE\+\_\+\+AF}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries MODE\+\_\+\+ANALOG}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries OUTPUT\+\_\+\+TYPE\+\_\+\+Pos}~4U
\item 
\#define {\bfseries OUTPUT\+\_\+\+TYPE}~(0x1\+UL $<$$<$ OUTPUT\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries OUTPUT\+\_\+\+PP}~(0x0\+UL $<$$<$ OUTPUT\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries OUTPUT\+\_\+\+OD}~(0x1\+UL $<$$<$ OUTPUT\+\_\+\+TYPE\+\_\+\+Pos)
\item 
\#define {\bfseries EXTI\+\_\+\+MODE\+\_\+\+Pos}~16U
\item 
\#define {\bfseries EXTI\+\_\+\+MODE}~(0x3\+UL $<$$<$ EXTI\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries EXTI\+\_\+\+IT}~(0x1\+UL $<$$<$ EXTI\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries EXTI\+\_\+\+EVT}~(0x2\+UL $<$$<$ EXTI\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries TRIGGER\+\_\+\+MODE\+\_\+\+Pos}~20U
\item 
\#define {\bfseries TRIGGER\+\_\+\+MODE}~(0x7\+UL $<$$<$ TRIGGER\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries TRIGGER\+\_\+\+RISING}~(0x1\+UL $<$$<$ TRIGGER\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries TRIGGER\+\_\+\+FALLING}~(0x2\+UL $<$$<$ TRIGGER\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+PIN\+\_\+\+ACTION}(ACTION)~(((ACTION) == GPIO\+\_\+\+PIN\+\_\+\+RESET) $\vert$$\vert$ ((ACTION) == GPIO\+\_\+\+PIN\+\_\+\+SET))
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___private___macros_ga4911823233fa2bf64a4f04c6dbfa5485}{IS\+\_\+\+GPIO\+\_\+\+PIN}}(\+\_\+\+\_\+\+PIN\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___private___macros_ga7e5d84d697017fb4f1cd820fb0a6ac83}{IS\+\_\+\+GPIO\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___private___macros_gaa0f47c8ac2940a95613fbf60795c81c5}{IS\+\_\+\+GPIO\+\_\+\+SPEED}}(\+\_\+\+\_\+\+SPEED\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___private___macros_ga6424c3fc83173de0f9f9374ed6633dc8}{IS\+\_\+\+GPIO\+\_\+\+PULL}}(\+\_\+\+\_\+\+PULL\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}\label{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}} 
enum \mbox{\hyperlink{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}{GPIO\+\_\+\+Pin\+State}} \{ {\bfseries GPIO\+\_\+\+PIN\+\_\+\+RESET} = 0U
, {\bfseries GPIO\+\_\+\+PIN\+\_\+\+SET}
 \}
\begin{DoxyCompactList}\small\item\em GPIO Bit SET and Bit RESET enumeration. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries HAL\+\_\+\+GPIO\+\_\+\+Init} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$GPIOx, \mbox{\hyperlink{struct_g_p_i_o___init_type_def}{GPIO\+\_\+\+Init\+Type\+Def}} $\ast$GPIO\+\_\+\+Init)
\item 
void {\bfseries HAL\+\_\+\+GPIO\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$GPIOx, uint32\+\_\+t GPIO\+\_\+\+Pin)
\item 
\mbox{\hyperlink{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}{GPIO\+\_\+\+Pin\+State}} {\bfseries HAL\+\_\+\+GPIO\+\_\+\+Read\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
void {\bfseries HAL\+\_\+\+GPIO\+\_\+\+Write\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin, \mbox{\hyperlink{group___g_p_i_o___exported___types_ga5b3ef0486b179415581eb342e0ea6b43}{GPIO\+\_\+\+Pin\+State}} Pin\+State)
\item 
void {\bfseries HAL\+\_\+\+GPIO\+\_\+\+Toggle\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
\mbox{\hyperlink{stm32g4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+GPIO\+\_\+\+Lock\+Pin} (\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$GPIOx, uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
void {\bfseries HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+IRQHandler} (uint16\+\_\+t GPIO\+\_\+\+Pin)
\item 
void {\bfseries HAL\+\_\+\+GPIO\+\_\+\+EXTI\+\_\+\+Callback} (uint16\+\_\+t GPIO\+\_\+\+Pin)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of GPIO HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2019 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 