

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop'
================================================================
* Date:           Sat Jun 24 07:23:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.863 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  1.400 us|  1.400 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                                |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |err_squared_sum_V_macply_fu_74  |macply  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +--------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |       12|       12|         2|          2|          3|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     19|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|     183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     183|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln240_fu_100_p2  |         +|   0|  0|  11|           3|           1|
    |icmp_ln240_fu_94_p2  |      icmp|   0|  0|   8|           3|           3|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  19|           6|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6       |   9|          2|    3|          6|
    |err_squared_sum_V_1_fu_50  |   9|          2|  177|        354|
    |i_fu_46                    |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  50|         11|  185|        371|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    2|   0|    2|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |err_squared_sum_V_1_fu_50  |  177|   0|  177|          0|
    |i_fu_46                    |    3|   0|    3|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  183|   0|  183|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_993_p_din1   |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_993_p_din2   |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_993_p_din3   |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_993_p_dout0  |   in|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_993_p_ready  |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|e_V_address0               |  out|    3|   ap_memory|                                  e_V|         array|
|e_V_ce0                    |  out|    1|   ap_memory|                                  e_V|         array|
|e_V_q0                     |   in|  177|   ap_memory|                                  e_V|         array|
|p_Val2_20_out              |  out|  177|      ap_vld|                        p_Val2_20_out|       pointer|
|p_Val2_20_out_ap_vld       |  out|    1|      ap_vld|                        p_Val2_20_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%err_squared_sum_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'err_squared_sum_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i177 0, i177 %err_squared_sum_V_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body303"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_6 = load i3 %i" [src/runge_kutta_45.cpp:240]   --->   Operation 10 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln240 = icmp_eq  i3 %i_6, i3 6" [src/runge_kutta_45.cpp:240]   --->   Operation 11 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln240 = add i3 %i_6, i3 1" [src/runge_kutta_45.cpp:240]   --->   Operation 13 'add' 'add_ln240' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.body303.split, void %err_sqrt.exitStub" [src/runge_kutta_45.cpp:240]   --->   Operation 14 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i3 %i_6" [src/runge_kutta_45.cpp:240]   --->   Operation 15 'zext' 'zext_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%e_V_addr = getelementptr i177 %e_V, i64 0, i64 %zext_ln240"   --->   Operation 16 'getelementptr' 'e_V_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr"   --->   Operation 17 'load' 'e_V_load' <Predicate = (!icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln240 = store i3 %add_ln240, i3 %i" [src/runge_kutta_45.cpp:240]   --->   Operation 18 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%err_squared_sum_V_1_load = load i177 %err_squared_sum_V_1"   --->   Operation 29 'load' 'err_squared_sum_V_1_load' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %p_Val2_20_out, i177 %err_squared_sum_V_1_load"   --->   Operation 30 'write' 'write_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 63.8>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%err_squared_sum_V_1_load_1 = load i177 %err_squared_sum_V_1" [src/runge_kutta_45.cpp:242]   --->   Operation 19 'load' 'err_squared_sum_V_1_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_10" [src/runge_kutta_45.cpp:241]   --->   Operation 20 'specpipeline' 'specpipeline_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/runge_kutta_45.cpp:240]   --->   Operation 21 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%e_V_load = load i3 %e_V_addr"   --->   Operation 22 'load' 'e_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 177> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %e_V_load, i32 55, i32 139"   --->   Operation 23 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln884_s = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %tmp_s, i55 0"   --->   Operation 24 'bitconcatenate' 'shl_ln884_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i140 %shl_ln884_s" [src/runge_kutta_45.cpp:242]   --->   Operation 25 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (59.0ns)   --->   "%err_squared_sum_V = call i177 @macply, i177 %err_squared_sum_V_1_load_1, i177 %sext_ln242, i177 %sext_ln242" [src/runge_kutta_45.cpp:242]   --->   Operation 26 'call' 'err_squared_sum_V' <Predicate = true> <Delay = 59.0> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln240 = store i177 %err_squared_sum_V, i177 %err_squared_sum_V_1" [src/runge_kutta_45.cpp:240]   --->   Operation 27 'store' 'store_ln240' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.body303" [src/runge_kutta_45.cpp:240]   --->   Operation 28 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ e_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_Val2_20_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 010]
err_squared_sum_V_1        (alloca           ) [ 011]
store_ln0                  (store            ) [ 000]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i_6                        (load             ) [ 000]
icmp_ln240                 (icmp             ) [ 010]
speclooptripcount_ln0      (speclooptripcount) [ 000]
add_ln240                  (add              ) [ 000]
br_ln240                   (br               ) [ 000]
zext_ln240                 (zext             ) [ 000]
e_V_addr                   (getelementptr    ) [ 001]
store_ln240                (store            ) [ 000]
err_squared_sum_V_1_load_1 (load             ) [ 000]
specpipeline_ln241         (specpipeline     ) [ 000]
specloopname_ln240         (specloopname     ) [ 000]
e_V_load                   (load             ) [ 000]
tmp_s                      (partselect       ) [ 000]
shl_ln884_s                (bitconcatenate   ) [ 000]
sext_ln242                 (sext             ) [ 000]
err_squared_sum_V          (call             ) [ 000]
store_ln240                (store            ) [ 000]
br_ln240                   (br               ) [ 000]
err_squared_sum_V_1_load   (load             ) [ 000]
write_ln0                  (write            ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="e_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_Val2_20_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_20_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i85.i177.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i140.i85.i55"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="macply"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i177P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="err_squared_sum_V_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="err_squared_sum_V_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln0_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="177" slack="0"/>
<pin id="57" dir="0" index="2" bw="177" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="e_V_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="177" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_V_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="0" index="1" bw="177" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_V_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="err_squared_sum_V_macply_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="177" slack="0"/>
<pin id="76" dir="0" index="1" bw="177" slack="0"/>
<pin id="77" dir="0" index="2" bw="140" slack="0"/>
<pin id="78" dir="0" index="3" bw="140" slack="0"/>
<pin id="79" dir="1" index="4" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="err_squared_sum_V/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="177" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln0_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="3" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_6_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="3" slack="0"/>
<pin id="93" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln240_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="3" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="add_ln240_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln240_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln240_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="3" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="err_squared_sum_V_1_load_1_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="177" slack="1"/>
<pin id="118" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="err_squared_sum_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_s_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="85" slack="0"/>
<pin id="122" dir="0" index="1" bw="177" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="0" index="3" bw="9" slack="0"/>
<pin id="125" dir="1" index="4" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln884_s_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="140" slack="0"/>
<pin id="132" dir="0" index="1" bw="85" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="140" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln884_s/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln242_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="140" slack="0"/>
<pin id="140" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln242/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln240_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="177" slack="0"/>
<pin id="146" dir="0" index="1" bw="177" slack="1"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="err_squared_sum_V_1_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="177" slack="0"/>
<pin id="151" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="err_squared_sum_V_1_load/1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="160" class="1005" name="err_squared_sum_V_1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="177" slack="0"/>
<pin id="162" dir="1" index="1" bw="177" slack="0"/>
</pin_list>
<bind>
<opset="err_squared_sum_V_1 "/>
</bind>
</comp>

<comp id="171" class="1005" name="e_V_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="3" slack="1"/>
<pin id="173" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="e_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="44" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="91" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="115"><net_src comp="100" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="116" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="68" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="120" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="40" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="74" pin=3"/></net>

<net id="148"><net_src comp="74" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="149" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="156"><net_src comp="46" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="163"><net_src comp="50" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="166"><net_src comp="160" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="174"><net_src comp="61" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_Val2_20_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_sq_sum_loop : e_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_6 : 1
		icmp_ln240 : 2
		add_ln240 : 2
		br_ln240 : 3
		zext_ln240 : 2
		e_V_addr : 3
		e_V_load : 4
		store_ln240 : 3
		err_squared_sum_V_1_load : 1
		write_ln0 : 2
	State 2
		tmp_s : 1
		shl_ln884_s : 2
		sext_ln242 : 3
		err_squared_sum_V : 4
		store_ln240 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   | err_squared_sum_V_macply_fu_74 |    46   |    0    |  15123  |
|----------|--------------------------------|---------|---------|---------|
|    add   |        add_ln240_fu_100        |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln240_fu_94        |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|   write  |      write_ln0_write_fu_54     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln240_fu_106       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|          tmp_s_fu_120          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln884_s_fu_130       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |        sext_ln242_fu_138       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    46   |    0    |  15142  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      e_V_addr_reg_171     |    3   |
|err_squared_sum_V_1_reg_160|   177  |
|         i_reg_153         |    3   |
+---------------------------+--------+
|           Total           |   183  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   46   |    -   |    0   |  15142 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   183  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   46   |    1   |   183  |  15151 |
+-----------+--------+--------+--------+--------+
