ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"ble_e95.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.__NVIC_SystemReset,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	__NVIC_SystemReset:
  26              	.LFB120:
  27              		.file 1 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 2


  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 3


  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 4


 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 5


 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 6


 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 7


 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 8


 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 9


 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 10


 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 11


 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 12


 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 13


 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 14


 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 15


 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 16


 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 17


 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 18


 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 19


1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 20


1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 21


1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 22


1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 23


1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 24


1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 25


1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 26


1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 27


1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 28


1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 29


1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 30


1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 31


1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 32


1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 33


1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 34


1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
1877:Drivers/CMSIS/Include/core_cm4.h **** 
1878:Drivers/CMSIS/Include/core_cm4.h **** 
1879:Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:Drivers/CMSIS/Include/core_cm4.h **** {
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:Drivers/CMSIS/Include/core_cm4.h **** 
1899:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:Drivers/CMSIS/Include/core_cm4.h **** }
1902:Drivers/CMSIS/Include/core_cm4.h **** 
1903:Drivers/CMSIS/Include/core_cm4.h **** 
1904:Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 35


1913:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Drivers/CMSIS/Include/core_cm4.h **** {
1915:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Drivers/CMSIS/Include/core_cm4.h **** }
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** 
1920:Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Drivers/CMSIS/Include/core_cm4.h **** {
1930:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Drivers/CMSIS/Include/core_cm4.h **** }
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** 
1935:Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:Drivers/CMSIS/Include/core_cm4.h **** {
  28              		.loc 1 1940 1 view -0
  29              		.cfi_startproc
  30              		@ Volatile: function does not return.
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
1941:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
  34              		.loc 1 1941 3 view .LVU1
  35              	.LBB22:
  36              	.LBI22:
  37              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 36


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 37


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 38


 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 39


 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 40


 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 41


 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 42


 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 43


 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 44


 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 45


 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 46


 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 47


 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 48


 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 49


 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 50


 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 51


 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  38              		.loc 2 877 27 view .LVU2
  39              	.LBB23:
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  40              		.loc 2 879 3 view .LVU3
  41              		.syntax unified
  42              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  43 0000 BFF34F8F 		dsb 0xF
  44              	@ 0 "" 2
  45              		.thumb
  46              		.syntax unified
  47              	.LBE23:
  48              	.LBE22:
1942:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  49              		.loc 1 1943 3 view .LVU4
1944:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  50              		.loc 1 1944 32 is_stmt 0 view .LVU5
  51 0004 0549     		ldr	r1, .L3
  52 0006 CA68     		ldr	r2, [r1, #12]
  53              		.loc 1 1944 40 view .LVU6
  54 0008 02F4E062 		and	r2, r2, #1792
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  55              		.loc 1 1943 17 view .LVU7
  56 000c 044B     		ldr	r3, .L3+4
  57 000e 1343     		orrs	r3, r3, r2
1943:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  58              		.loc 1 1943 15 view .LVU8
  59 0010 CB60     		str	r3, [r1, #12]
1945:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
  60              		.loc 1 1946 3 is_stmt 1 view .LVU9
  61              	.LBB24:
  62              	.LBI24:
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** {
  63              		.loc 2 877 27 view .LVU10
  64              	.LBB25:
  65              		.loc 2 879 3 view .LVU11
  66              		.syntax unified
  67              	@ 879 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  68 0012 BFF34F8F 		dsb 0xF
  69              	@ 0 "" 2
  70              		.thumb
  71              		.syntax unified
  72              	.L2:
  73              	.LBE25:
  74              	.LBE24:
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
  75              		.loc 1 1948 3 discriminator 1 view .LVU12
1949:Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
  76              		.loc 1 1950 5 discriminator 1 view .LVU13
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 52


  77              		.syntax unified
  78              	@ 1950 "Drivers/CMSIS/Include/core_cm4.h" 1
  79 0016 00BF     		nop
  80              	@ 0 "" 2
1948:Drivers/CMSIS/Include/core_cm4.h ****   {
  81              		.loc 1 1948 8 discriminator 1 view .LVU14
  82              		.thumb
  83              		.syntax unified
  84 0018 FDE7     		b	.L2
  85              	.L4:
  86 001a 00BF     		.align	2
  87              	.L3:
  88 001c 00ED00E0 		.word	-536810240
  89 0020 0400FA05 		.word	100270084
  90              		.cfi_endproc
  91              	.LFE120:
  93              		.section	.text.ble_e95_reset,"ax",%progbits
  94              		.align	1
  95              		.global	ble_e95_reset
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	ble_e95_reset:
 102              	.LFB317:
 103              		.file 3 "Src/ble_e95.c"
   1:Src/ble_e95.c **** /*
   2:Src/ble_e95.c ****     Copyright 2019 SHENZHEN ZHILAI SCI AND TECH CO., LTD,
   3:Src/ble_e95.c ****     15th floor, C3 building, Nanshan ipark,Xueyuan road 1001,
   4:Src/ble_e95.c **** 	Nanshan District, Shenzhen 518052, China.
   5:Src/ble_e95.c ****     All rights are reserved. Reproduction in whole or in part is prohibited
   6:Src/ble_e95.c ****     without the prior written consent of the copyright owner.
   7:Src/ble_e95.c **** 
   8:Src/ble_e95.c ****     COMPANY CONFIDENTIAL
   9:Src/ble_e95.c **** 
  10:Src/ble_e95.c **** Filename  :  ble_e95.c
  11:Src/ble_e95.c **** 
  12:Src/ble_e95.c **** 
  13:Src/ble_e95.c **** Rev     Date    Author  Comments
  14:Src/ble_e95.c **** -------------------------------------------------------------------------------
  15:Src/ble_e95.c **** 001  2021.3.27   zjs
  16:Src/ble_e95.c **** 002
  17:Src/ble_e95.c **** 003
  18:Src/ble_e95.c **** 004
  19:Src/ble_e95.c **** -------------------------------------------------------------------------------
  20:Src/ble_e95.c **** 
  21:Src/ble_e95.c **** @Begin
  22:Src/ble_e95.c **** @module
  23:Src/ble_e95.c ****         Module name
  24:Src/ble_e95.c ****         Module description (Driving Bluetooth module E95)
  25:Src/ble_e95.c **** @end
  26:Src/ble_e95.c **** */
  27:Src/ble_e95.c **** 
  28:Src/ble_e95.c **** /* Includes ------------------------------------------------------------------*/
  29:Src/ble_e95.c **** #include "ble_e95.h"
  30:Src/ble_e95.c **** #include "user_gpio.h"
  31:Src/ble_e95.c **** #include "aes.h"
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 53


  32:Src/ble_e95.c **** #include "usart.h"
  33:Src/ble_e95.c **** #include "w25q64.h"
  34:Src/ble_e95.c **** #include "adc.h"
  35:Src/ble_e95.c **** #include "pcf85263.h"
  36:Src/ble_e95.c **** #include "DHT22.h"
  37:Src/ble_e95.c **** #include "lis2dh.h"
  38:Src/ble_e95.c **** 
  39:Src/ble_e95.c **** extern UART_HandleTypeDef hlpuart1;
  40:Src/ble_e95.c **** struct AES_ctx aes_test;
  41:Src/ble_e95.c **** const uint8_t aes_key[] = {0xE7,0xB9,0xF9,0xBD,0xEC,0x14,0xB0,0x27,0x49,0x03,0xAC,0x18,0x1C,0x08,0x
  42:Src/ble_e95.c **** uint8_t ar_usart1_tx_buffer[MAX_RECEIVE_DATA] = {I_ZERO};
  43:Src/ble_e95.c **** uint8_t ar_usart1_rx_buffer[MAX_RECEIVE_DATA] = {I_ZERO};
  44:Src/ble_e95.c **** uint8_t g_usart1_tx_len = I_ZERO;
  45:Src/ble_e95.c **** uint8_t g_usart1_rx_finish = I_ZERO;
  46:Src/ble_e95.c **** uint8_t ar_response_buffer[MAX_RECEIVE_DATA] = {I_ZERO};
  47:Src/ble_e95.c **** /*the name length is limited to 20 bytes*/
  48:Src/ble_e95.c **** uint8_t ar_ble_name_buf[BLE_NAME_MAX_LEN] = "ZL_ZY";
  49:Src/ble_e95.c **** uint8_t ar_software_ver[14] = "V1.1.4.210820";
  50:Src/ble_e95.c **** /*1:Command mode2Transparent transmission mode
  51:Src/ble_e95.c ****  First work in the command mode, set the parameters 
  52:Src/ble_e95.c ****  and then enter the transparent mode*/
  53:Src/ble_e95.c **** volatile uint8_t g_ble_e95_work_mode = E95_SET_MODE;
  54:Src/ble_e95.c **** uint8_t g_ble_e92_cmd = I_ZERO;
  55:Src/ble_e95.c **** /*set step-1:set ble name;2:set broadcast;3:set Transmitting power4get model*/
  56:Src/ble_e95.c **** uint8_t g_set_step = I_ZERO;
  57:Src/ble_e95.c **** /**/
  58:Src/ble_e95.c **** uint8_t g_e95_start_init = V_ONE;
  59:Src/ble_e95.c **** /*3*/
  60:Src/ble_e95.c **** uint8_t g_send_cmd_cnt = I_ZERO;
  61:Src/ble_e95.c **** /**/
  62:Src/ble_e95.c **** volatile uint8_t g_set_param_timeout_flag = V_ZERO;
  63:Src/ble_e95.c **** /*2s*/
  64:Src/ble_e95.c **** volatile uint16_t g_set_param_count = V_ZERO;
  65:Src/ble_e95.c **** /*123
  66:Src/ble_e95.c **** volatile uint8_t g_current_step = V_ZERO;
  67:Src/ble_e95.c **** /*AES*/
  68:Src/ble_e95.c **** uint8_t ar_ble_decrypt_buf[AES_D_E_DATA_LEN] = {I_ZERO};
  69:Src/ble_e95.c **** protocol_fram_t new_protocol_fram = {V_ZERO,V_ZERO,V_ZERO,V_ZERO,V_ZERO,V_ZERO,V_ZERO,\
  70:Src/ble_e95.c **** V_ZERO,V_ZERO,V_ZERO,{V_ZERO},V_ZERO,V_ZERO,V_ZERO};
  71:Src/ble_e95.c **** uint8_t g_ble_boardcost_time = I_ZERO;
  72:Src/ble_e95.c **** uint8_t g_ble_transmit_power = I_ZERO;
  73:Src/ble_e95.c **** RTC_COUNT_TIME_T get_rtc_date_time;
  74:Src/ble_e95.c **** RTC_COUNT_TIME_T set_rtc_date_time;
  75:Src/ble_e95.c **** RTC_COUNT_TIME_T rec_rtc_count_time;
  76:Src/ble_e95.c **** /**/
  77:Src/ble_e95.c **** uint8_t ar_set_boardcast_params[L_SIX] = {V_ZERO};
  78:Src/ble_e95.c **** /**/
  79:Src/ble_e95.c **** uint8_t ar_set_name_params[L_TWENTY_FOUR] = {V_ZERO};
  80:Src/ble_e95.c **** /**/
  81:Src/ble_e95.c **** uint8_t ar_set_transmit_power[L_FIVE] = {V_ZERO};
  82:Src/ble_e95.c **** uint8_t xor_check(uint8_t *pdata, uint16_t data_len);
  83:Src/ble_e95.c **** /*E95*/
  84:Src/ble_e95.c **** uint8_t ar_ble_model[L_TWENTY] = {V_ZERO};
  85:Src/ble_e95.c **** /*e95LSD4BT-E95ALSP001*/
  86:Src/ble_e95.c **** const uint8_t ar_e95_get_model[L_FIVE] = {0x01, 0xfc, 0x18, 0x01, 0x00};
  87:Src/ble_e95.c **** /*SN,SN36+1+1bccSN
  88:Src/ble_e95.c **** uint8_t ar_sn_buf[SN_DATA_LEN+L_TWO] = {I_ZERO};
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 54


  89:Src/ble_e95.c **** /*flash 0x004000R*/
  90:Src/ble_e95.c **** void lis2dh_config_save(uint8_t value);
  91:Src/ble_e95.c **** /*bit 0bit1
  92:Src/ble_e95.c ****   byte0bit0-bit71-8
  93:Src/ble_e95.c ****   byte1bit0-bit79-16
  94:Src/ble_e95.c ****   byte2bit0-bit717-24*/
  95:Src/ble_e95.c **** uint8_t ar_open_slot_num[V_THREE] = {I_ZERO};
  96:Src/ble_e95.c **** /*0-23*/
  97:Src/ble_e95.c **** uint8_t g_open_multiple_doors_num = I_ZERO;
  98:Src/ble_e95.c **** /**/
  99:Src/ble_e95.c **** uint8_t g_open_one_door_flag = V_ZERO;
 100:Src/ble_e95.c **** /*1s*/
 101:Src/ble_e95.c **** uint8_t g_start_open_door_flag = I_ZERO;
 102:Src/ble_e95.c **** /**/
 103:Src/ble_e95.c **** uint16_t g_start_open_door_cnt = I_ZERO;
 104:Src/ble_e95.c **** uint8_t g_package_num = I_ZERO;
 105:Src/ble_e95.c **** 
 106:Src/ble_e95.c **** /*iot*/
 107:Src/ble_e95.c **** uint8_t g_iot_start_test = V_ZERO;
 108:Src/ble_e95.c **** /*sn*/
 109:Src/ble_e95.c **** uint8_t g_sn_data_len = V_ZERO;
 110:Src/ble_e95.c **** uint8_t g_ble_name_len = V_ZERO;
 111:Src/ble_e95.c **** /*sn*/
 112:Src/ble_e95.c **** uint8_t ar_sn_num[SN_DATA_LEN] = "000-0000000";
 113:Src/ble_e95.c **** /**/
 114:Src/ble_e95.c **** uint8_t g_alarm_set_num = V_SIX;
 115:Src/ble_e95.c **** 
 116:Src/ble_e95.c **** axis_info_t acc_sample;
 117:Src/ble_e95.c **** filter_avg_t acc_data;
 118:Src/ble_e95.c **** 
 119:Src/ble_e95.c **** uint8_t g_read_dht22_flag = 0;
 120:Src/ble_e95.c **** /*********************************************************************
 121:Src/ble_e95.c ****  *	function name:  ble_load_name
 122:Src/ble_e95.c ****  *	describe: read setting parameters from external flash:ble namebroadcasttransmit power and 
 123:Src/ble_e95.c ****  *	input: void
 124:Src/ble_e95.c ****  *	output: void
 125:Src/ble_e95.c ****  *	return: void
 126:Src/ble_e95.c ****  *	revision histroy :   1.
 127:Src/ble_e95.c ****  *                      2.
 128:Src/ble_e95.c ****  **********************************************************************/
 129:Src/ble_e95.c **** void ble_load_name(void)
 130:Src/ble_e95.c **** {
 131:Src/ble_e95.c ****     uint8_t ble_name_buf[L_TWENTY_FOUR];
 132:Src/ble_e95.c ****     uint8_t ar_boardcast_time[V_FOUR] = {I_ZERO};
 133:Src/ble_e95.c ****     uint8_t bcc = I_ZERO;
 134:Src/ble_e95.c ****     uint8_t m_data_len = I_ZERO;
 135:Src/ble_e95.c **** 
 136:Src/ble_e95.c ****     W25Q16_HighSpeedBufferRead(FLASH_BLE_NAME_ADDR, ble_name_buf, L_TWENTY_FOUR);     /*
 137:Src/ble_e95.c ****     if((ble_name_buf[V_ZERO] >= L_TWO) && (ble_name_buf[V_ZERO] <= L_TWENTY_TWO))     /*
 138:Src/ble_e95.c ****     {
 139:Src/ble_e95.c ****         bcc = xor_check(ble_name_buf, ble_name_buf[V_ZERO]);
 140:Src/ble_e95.c ****         if(ble_name_buf[ble_name_buf[V_ZERO]] == bcc)     /**/
 141:Src/ble_e95.c ****         {
 142:Src/ble_e95.c ****             memset(ar_ble_name_buf, V_ZERO, L_TWENTY);
 143:Src/ble_e95.c ****             memcpy(ar_ble_name_buf, &ble_name_buf[V_ONE], ble_name_buf[V_ZERO]-L_ONE);
 144:Src/ble_e95.c ****             g_ble_name_len = ble_name_buf[V_ZERO]-L_ONE;
 145:Src/ble_e95.c ****             ar_set_name_params[V_THREE] = ble_name_buf[V_ZERO];
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 55


 146:Src/ble_e95.c ****             memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, strlen(ar_ble_name_buf));
 147:Src/ble_e95.c ****             printf("ble name : %s\r\n", ar_ble_name_buf);
 148:Src/ble_e95.c ****         }
 149:Src/ble_e95.c ****         else     /*ZL_ZY*/
 150:Src/ble_e95.c ****         {
 151:Src/ble_e95.c ****             memcpy(ar_ble_name_buf, (uint8_t *)"ZL_ZY", L_FIVE);
 152:Src/ble_e95.c ****             g_ble_name_len = L_FIVE;
 153:Src/ble_e95.c ****             ar_set_name_params[V_THREE] = L_FIVE;
 154:Src/ble_e95.c ****             memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, L_FIVE);
 155:Src/ble_e95.c ****             printf("bcc err use default ble name:ZL_ZY!\r\n");
 156:Src/ble_e95.c ****         }
 157:Src/ble_e95.c ****     }/*ZL_ZY*/
 158:Src/ble_e95.c ****     else
 159:Src/ble_e95.c ****     {
 160:Src/ble_e95.c ****         memcpy(ar_ble_name_buf, (uint8_t *)"ZL_ZY", L_FIVE);
 161:Src/ble_e95.c ****         g_ble_name_len = L_FIVE;
 162:Src/ble_e95.c ****         ar_set_name_params[V_THREE] = L_FIVE;
 163:Src/ble_e95.c ****         memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, L_FIVE);
 164:Src/ble_e95.c ****         printf("head err use default ble name:ZL_ZY!\r\n");
 165:Src/ble_e95.c ****     }
 166:Src/ble_e95.c **** 
 167:Src/ble_e95.c ****     W25Q16_HighSpeedBufferRead(FLASH_BLE_BOARDCOST_PARA, ar_boardcast_time, L_FOUR);     /*
 168:Src/ble_e95.c ****     if(ar_boardcast_time[V_ZERO] == FLASH_WRITE_FLAG)     /**/
 169:Src/ble_e95.c ****     {
 170:Src/ble_e95.c ****         bcc = xor_check(ar_boardcast_time, L_THREE);
 171:Src/ble_e95.c ****         if(bcc == ar_boardcast_time[V_THREE])     /**/
 172:Src/ble_e95.c ****         {
 173:Src/ble_e95.c ****             ar_set_boardcast_params[V_FOUR] = (ar_boardcast_time[V_ONE]*100)%256;
 174:Src/ble_e95.c ****             ar_set_boardcast_params[V_FIVE] = (ar_boardcast_time[V_ONE]*100)/256;
 175:Src/ble_e95.c ****             g_ble_boardcost_time = ar_boardcast_time[V_ONE];
 176:Src/ble_e95.c ****             ar_set_transmit_power[V_FOUR] = ar_boardcast_time[V_TWO];
 177:Src/ble_e95.c ****             if(ar_set_transmit_power[V_FOUR] < V_ZERO)
 178:Src/ble_e95.c ****             {
 179:Src/ble_e95.c ****                 ar_set_transmit_power[V_FOUR] = V_ZERO;
 180:Src/ble_e95.c ****             }
 181:Src/ble_e95.c ****             if(ar_set_transmit_power[V_FOUR] >= V_EIGHT)
 182:Src/ble_e95.c ****             {
 183:Src/ble_e95.c ****                 ar_set_transmit_power[V_FOUR] = V_EIGHT;
 184:Src/ble_e95.c ****             }
 185:Src/ble_e95.c ****             g_ble_transmit_power = ar_set_transmit_power[V_FOUR];
 186:Src/ble_e95.c ****         }
 187:Src/ble_e95.c ****         else     /*300ms0db*/
 188:Src/ble_e95.c ****         {
 189:Src/ble_e95.c ****             ar_set_boardcast_params[V_FOUR] = DEFAULT_BROADCAST%256;
 190:Src/ble_e95.c ****             ar_set_boardcast_params[V_FIVE] = DEFAULT_BROADCAST/256;   /*300ms*/
 191:Src/ble_e95.c ****             g_ble_boardcost_time = ((ar_set_boardcast_params[V_FOUR] << 8) + ar_set_boardcast_param
 192:Src/ble_e95.c ****             g_ble_transmit_power = DEFAULT_TRANSMIT_POWER;
 193:Src/ble_e95.c ****             ar_set_transmit_power[V_FOUR] = g_ble_transmit_power;
 194:Src/ble_e95.c ****         }
 195:Src/ble_e95.c ****     }
 196:Src/ble_e95.c ****     else/*300ms0db*/
 197:Src/ble_e95.c ****     {
 198:Src/ble_e95.c ****         ar_set_boardcast_params[V_FOUR] = DEFAULT_BROADCAST;
 199:Src/ble_e95.c ****         ar_set_boardcast_params[V_FIVE] = DEFAULT_BROADCAST/256;   /*300ms*/
 200:Src/ble_e95.c ****         g_ble_boardcost_time = (ar_set_boardcast_params[V_FOUR] + (ar_set_boardcast_params[V_FIVE] 
 201:Src/ble_e95.c ****         g_ble_transmit_power = DEFAULT_TRANSMIT_POWER;
 202:Src/ble_e95.c ****         ar_set_transmit_power[V_FOUR] = g_ble_transmit_power;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 56


 203:Src/ble_e95.c ****     }
 204:Src/ble_e95.c ****     printf("boardcast time : %d00ms\r\n", g_ble_boardcost_time);
 205:Src/ble_e95.c ****     printf("transmit power : %d\r\n", g_ble_transmit_power);
 206:Src/ble_e95.c **** 
 207:Src/ble_e95.c ****     W25Q16_HighSpeedBufferRead(FLASH_LIS2DH_THRESHOLD_ADDR, (uint8_t *)&lis2dh_config_t, sizeof(lis
 208:Src/ble_e95.c ****     if((lis2dh_config_t.head1 == BLE_HEAD_ONE) && (lis2dh_config_t.head2 == BLE_HEAD_TWO))
 209:Src/ble_e95.c ****     {
 210:Src/ble_e95.c ****         bcc = xor_check((uint8_t *)&lis2dh_config_t,sizeof(lis2dh_config_t) - 1);
 211:Src/ble_e95.c ****         if(lis2dh_config_t.crc == bcc)
 212:Src/ble_e95.c ****         { 
 213:Src/ble_e95.c ****             printf("lis2dh_config_load success,threshold:%d\r\n", lis2dh_config_t.value);
 214:Src/ble_e95.c ****             // return lis2dh_config_t.value;
 215:Src/ble_e95.c ****         }
 216:Src/ble_e95.c ****         else
 217:Src/ble_e95.c ****         {
 218:Src/ble_e95.c ****             lis2dh_config_t.value = LIS2DH_DEFAULT_THRESHOLD;
 219:Src/ble_e95.c ****             printf("lis2dh_config_load crc check fail\r\n");
 220:Src/ble_e95.c ****         } 
 221:Src/ble_e95.c ****     }
 222:Src/ble_e95.c ****     else
 223:Src/ble_e95.c ****     {
 224:Src/ble_e95.c ****             lis2dh_config_t.value = LIS2DH_DEFAULT_THRESHOLD;
 225:Src/ble_e95.c ****             printf("lis2dh_config_load head check fail\r\n");
 226:Src/ble_e95.c ****     }
 227:Src/ble_e95.c ****     lis2dh_set_threshold(lis2dh_config_t.value);
 228:Src/ble_e95.c **** 
 229:Src/ble_e95.c ****     W25Q16_HighSpeedBufferRead(FLASH_SN_ADDR, ar_sn_buf, SN_DATA_LEN+L_THREE);
 230:Src/ble_e95.c ****     m_data_len = ar_sn_buf[L_ONE];
 231:Src/ble_e95.c ****     // printf("----------------------\n");
 232:Src/ble_e95.c ****     if(m_data_len <= SN_DATA_LEN)
 233:Src/ble_e95.c ****     {
 234:Src/ble_e95.c ****         // printf("m_data_len <= SN_DATA_LEN\n");
 235:Src/ble_e95.c ****         bcc = xor_check(ar_sn_buf, m_data_len+L_TWO);
 236:Src/ble_e95.c ****     }
 237:Src/ble_e95.c ****     else
 238:Src/ble_e95.c ****     {
 239:Src/ble_e95.c ****         // printf("m_data_len > 36\n");
 240:Src/ble_e95.c ****         m_data_len = L_ZERO;
 241:Src/ble_e95.c ****     }
 242:Src/ble_e95.c ****     if((ar_sn_buf[V_ZERO] == FLASH_WRITE_FLAG) && (ar_sn_buf[m_data_len+L_TWO] == bcc))    /*
 243:Src/ble_e95.c ****     {
 244:Src/ble_e95.c ****         // printf("sn be writed\n");
 245:Src/ble_e95.c ****         g_sn_data_len = m_data_len;
 246:Src/ble_e95.c ****         memcpy(ar_sn_num, &ar_sn_buf[V_TWO], m_data_len);
 247:Src/ble_e95.c ****         printf("sn=");
 248:Src/ble_e95.c ****         for(uint8_t i = V_ZERO; i < g_sn_data_len; i++)
 249:Src/ble_e95.c ****         {
 250:Src/ble_e95.c ****             printf("%c", ar_sn_num[i]);
 251:Src/ble_e95.c ****         }
 252:Src/ble_e95.c ****     }
 253:Src/ble_e95.c ****     else
 254:Src/ble_e95.c ****     {
 255:Src/ble_e95.c ****         printf("default sn=%s\r\n", ar_sn_num);
 256:Src/ble_e95.c ****         g_sn_data_len = sizeof(ar_sn_num)/sizeof(ar_sn_num[0]);
 257:Src/ble_e95.c ****     }
 258:Src/ble_e95.c **** }
 259:Src/ble_e95.c **** 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 57


 260:Src/ble_e95.c **** /*********************************************************************
 261:Src/ble_e95.c ****  *	function name:  ble_e95_reset
 262:Src/ble_e95.c ****  *	describe: reset e95 modular
 263:Src/ble_e95.c ****  *	input:
 264:Src/ble_e95.c ****  *	output:
 265:Src/ble_e95.c ****  *	return:null
 266:Src/ble_e95.c ****  *	revision histroy :   1.
 267:Src/ble_e95.c ****  *                      2.
 268:Src/ble_e95.c ****  **********************************************************************/
 269:Src/ble_e95.c **** void ble_e95_reset(void)
 270:Src/ble_e95.c **** {
 104              		.loc 3 270 1 view -0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 0
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108 0000 10B5     		push	{r4, lr}
 109              	.LCFI0:
 110              		.cfi_def_cfa_offset 8
 111              		.cfi_offset 4, -8
 112              		.cfi_offset 14, -4
 271:Src/ble_e95.c ****     /*E95*/
 272:Src/ble_e95.c ****     E95_RESET_LOW;
 113              		.loc 3 272 5 view .LVU16
 114 0002 094C     		ldr	r4, .L7
 115 0004 0022     		movs	r2, #0
 116 0006 8021     		movs	r1, #128
 117 0008 2046     		mov	r0, r4
 118 000a FFF7FEFF 		bl	HAL_GPIO_WritePin
 119              	.LVL0:
 273:Src/ble_e95.c ****     HAL_Delay(10);
 120              		.loc 3 273 5 view .LVU17
 121 000e 0A20     		movs	r0, #10
 122 0010 FFF7FEFF 		bl	HAL_Delay
 123              	.LVL1:
 274:Src/ble_e95.c ****     E95_RESET_HIGH;
 124              		.loc 3 274 5 view .LVU18
 125 0014 0122     		movs	r2, #1
 126 0016 8021     		movs	r1, #128
 127 0018 2046     		mov	r0, r4
 128 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 129              	.LVL2:
 275:Src/ble_e95.c ****     HAL_Delay(500);     /**/
 130              		.loc 3 275 5 view .LVU19
 131 001e 4FF4FA70 		mov	r0, #500
 132 0022 FFF7FEFF 		bl	HAL_Delay
 133              	.LVL3:
 276:Src/ble_e95.c **** }
 134              		.loc 3 276 1 is_stmt 0 view .LVU20
 135 0026 10BD     		pop	{r4, pc}
 136              	.L8:
 137              		.align	2
 138              	.L7:
 139 0028 00080048 		.word	1207961600
 140              		.cfi_endproc
 141              	.LFE317:
 143              		.section	.text.xor_check,"ax",%progbits
 144              		.align	1
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 58


 145              		.global	xor_check
 146              		.syntax unified
 147              		.thumb
 148              		.thumb_func
 149              		.fpu fpv4-sp-d16
 151              	xor_check:
 152              	.LVL4:
 153              	.LFB319:
 277:Src/ble_e95.c **** 
 278:Src/ble_e95.c **** /***************************************************************
 279:Src/ble_e95.c **** * brief  Response to upper computer
 280:Src/ble_e95.c **** * param  unsigned char *response_buf; uint16_t buf_len:buf_len <= 1013; 
 281:Src/ble_e95.c **** * return :null
 282:Src/ble_e95.c **** **************************************************************/
 283:Src/ble_e95.c **** void uart1_response_computer(uint8_t *input, \
 284:Src/ble_e95.c ****                             uint16_t input_buf_len, \
 285:Src/ble_e95.c ****                             unsigned char *out_put)
 286:Src/ble_e95.c **** {
 287:Src/ble_e95.c ****     uint16_t out_data_len = I_ZERO;
 288:Src/ble_e95.c ****     uint8_t data_buf[MAX_RECEIVE_DATA];
 289:Src/ble_e95.c ****     memset(data_buf, V_ZERO, MAX_RECEIVE_DATA);
 290:Src/ble_e95.c ****     /**/
 291:Src/ble_e95.c ****     if((input != NULL) && (input_buf_len <= MAX_RECEIVE_DATA))
 292:Src/ble_e95.c ****     {
 293:Src/ble_e95.c ****         out_data_len = Encrypt(input, input_buf_len, out_put);    /**/
 294:Src/ble_e95.c ****         memcpy(&data_buf[V_SEVEN], out_put, out_data_len);
 295:Src/ble_e95.c ****         data_buf[L_ZERO] = FRAME_RES_FIRST_HEAD;     /*10xc5*/
 296:Src/ble_e95.c ****         data_buf[L_ONE] = FRAME_RES_SECOND_HEAD;     /*20xAA*/
 297:Src/ble_e95.c ****         data_buf[L_TWO] = (uint8_t)(out_data_len + L_ELEVEN);     /**/
 298:Src/ble_e95.c ****         data_buf[L_THREE] = (out_data_len + L_ELEVEN) >> V_EIGHT;
 299:Src/ble_e95.c ****         data_buf[L_FOUR] = ENPT_TINA_AES;     /*3AES*/
 300:Src/ble_e95.c ****         data_buf[L_FIVE] = (uint8_t)CUSTOMER_NUM;     /*0x101*/
 301:Src/ble_e95.c ****         data_buf[L_SIX] = CUSTOMER_NUM >> V_EIGHT;
 302:Src/ble_e95.c ****         data_buf[L_SEVEN+out_data_len] = V_ZERO;     /*:0*/
 303:Src/ble_e95.c ****         data_buf[L_EIGHT+out_data_len] = V_ZERO;
 304:Src/ble_e95.c ****         data_buf[L_NINE+out_data_len] = xor_check(data_buf, out_data_len+V_SEVEN);
 305:Src/ble_e95.c ****         data_buf[L_TEN+out_data_len] = FRAME_TERMINATOR;     /*0xaa*/
 306:Src/ble_e95.c ****         //g_res_e92_data_len = V_ELEVEN+out_data_len;i++
 307:Src/ble_e95.c ****         //memcpy(input, data_buf, g_res_e92_data_len);
 308:Src/ble_e95.c ****         HAL_UART_Transmit(&hlpuart1, data_buf, V_ELEVEN+out_data_len, 0xffffff);
 309:Src/ble_e95.c ****         printf("send data:");
 310:Src/ble_e95.c ****         for(uint8_t i = V_ZERO; i < (out_data_len+V_ELEVEN); i++)
 311:Src/ble_e95.c ****         {
 312:Src/ble_e95.c ****             printf("%02x ", data_buf[i]);
 313:Src/ble_e95.c ****         }
 314:Src/ble_e95.c ****     }
 315:Src/ble_e95.c ****     else
 316:Src/ble_e95.c ****     {
 317:Src/ble_e95.c ****         printf("pst err!");
 318:Src/ble_e95.c ****     }
 319:Src/ble_e95.c **** }
 320:Src/ble_e95.c **** 
 321:Src/ble_e95.c **** /*********************************************************************
 322:Src/ble_e95.c ****  *	function name:  xor_check
 323:Src/ble_e95.c ****  *	describe: Calculate XOR value
 324:Src/ble_e95.c ****  *	input:char *padta:buffer; uint16_t data_len:buffer length; 
 325:Src/ble_e95.c **** *         char *strStore converted String
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 59


 326:Src/ble_e95.c ****  *	output:null
 327:Src/ble_e95.c ****  *	return:crc value
 328:Src/ble_e95.c ****  *	revision histroy :   1.
 329:Src/ble_e95.c ****  *                      2.
 330:Src/ble_e95.c ****  **********************************************************************/
 331:Src/ble_e95.c **** uint8_t xor_check(uint8_t *pdata, uint16_t data_len)
 332:Src/ble_e95.c **** {
 154              		.loc 3 332 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 333:Src/ble_e95.c ****     uint8_t m_bcc = 0;
 159              		.loc 3 333 5 view .LVU22
 334:Src/ble_e95.c **** 
 335:Src/ble_e95.c ****     if(pdata != NULL)
 160              		.loc 3 335 5 view .LVU23
 161              		.loc 3 335 7 is_stmt 0 view .LVU24
 162 0000 80B1     		cbz	r0, .L13
 332:Src/ble_e95.c ****     uint8_t m_bcc = 0;
 163              		.loc 3 332 1 view .LVU25
 164 0002 10B4     		push	{r4}
 165              	.LCFI1:
 166              		.cfi_def_cfa_offset 4
 167              		.cfi_offset 4, -4
 168 0004 0446     		mov	r4, r0
 336:Src/ble_e95.c ****     {
 337:Src/ble_e95.c ****         if(data_len != 0)
 169              		.loc 3 337 9 is_stmt 1 view .LVU26
 170              		.loc 3 337 11 is_stmt 0 view .LVU27
 171 0006 51B9     		cbnz	r1, .L14
 333:Src/ble_e95.c **** 
 172              		.loc 3 333 13 view .LVU28
 173 0008 0020     		movs	r0, #0
 174              	.LVL5:
 175              	.L10:
 338:Src/ble_e95.c ****         {
 339:Src/ble_e95.c ****             for(uint16_t i = 0; i < data_len; i++)
 340:Src/ble_e95.c ****             {
 341:Src/ble_e95.c ****                 m_bcc ^= pdata[i];
 342:Src/ble_e95.c ****             }
 343:Src/ble_e95.c ****         }
 344:Src/ble_e95.c ****         else
 345:Src/ble_e95.c ****         {
 346:Src/ble_e95.c ****             /* code */
 347:Src/ble_e95.c ****         }
 348:Src/ble_e95.c ****         
 349:Src/ble_e95.c ****     }
 350:Src/ble_e95.c ****     else
 351:Src/ble_e95.c ****     {
 352:Src/ble_e95.c ****         /* code */
 353:Src/ble_e95.c ****     }
 176              		.loc 3 353 5 is_stmt 1 view .LVU29
 354:Src/ble_e95.c **** 
 355:Src/ble_e95.c ****     return m_bcc;
 177              		.loc 3 355 5 view .LVU30
 356:Src/ble_e95.c **** }
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 60


 178              		.loc 3 356 1 is_stmt 0 view .LVU31
 179 000a 5DF8044B 		ldr	r4, [sp], #4
 180              	.LCFI2:
 181              		.cfi_remember_state
 182              		.cfi_restore 4
 183              		.cfi_def_cfa_offset 0
 184              	.LVL6:
 185              		.loc 3 356 1 view .LVU32
 186 000e 7047     		bx	lr
 187              	.LVL7:
 188              	.L12:
 189              	.LCFI3:
 190              		.cfi_restore_state
 191              	.LBB26:
 341:Src/ble_e95.c ****             }
 192              		.loc 3 341 17 is_stmt 1 discriminator 3 view .LVU33
 341:Src/ble_e95.c ****             }
 193              		.loc 3 341 31 is_stmt 0 discriminator 3 view .LVU34
 194 0010 E25C     		ldrb	r2, [r4, r3]	@ zero_extendqisi2
 341:Src/ble_e95.c ****             }
 195              		.loc 3 341 23 discriminator 3 view .LVU35
 196 0012 5040     		eors	r0, r0, r2
 197              	.LVL8:
 339:Src/ble_e95.c ****             {
 198              		.loc 3 339 47 is_stmt 1 discriminator 3 view .LVU36
 339:Src/ble_e95.c ****             {
 199              		.loc 3 339 48 is_stmt 0 discriminator 3 view .LVU37
 200 0014 0133     		adds	r3, r3, #1
 201              	.LVL9:
 339:Src/ble_e95.c ****             {
 202              		.loc 3 339 48 discriminator 3 view .LVU38
 203 0016 9BB2     		uxth	r3, r3
 204              	.LVL10:
 205              	.L11:
 339:Src/ble_e95.c ****             {
 206              		.loc 3 339 33 is_stmt 1 discriminator 1 view .LVU39
 339:Src/ble_e95.c ****             {
 207              		.loc 3 339 13 is_stmt 0 discriminator 1 view .LVU40
 208 0018 8B42     		cmp	r3, r1
 209 001a F9D3     		bcc	.L12
 210 001c F5E7     		b	.L10
 211              	.LVL11:
 212              	.L14:
 339:Src/ble_e95.c ****             {
 213              		.loc 3 339 26 view .LVU41
 214 001e 0023     		movs	r3, #0
 215              	.LBE26:
 333:Src/ble_e95.c **** 
 216              		.loc 3 333 13 view .LVU42
 217 0020 1846     		mov	r0, r3
 218              	.LVL12:
 333:Src/ble_e95.c **** 
 219              		.loc 3 333 13 view .LVU43
 220 0022 F9E7     		b	.L11
 221              	.LVL13:
 222              	.L13:
 223              	.LCFI4:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 61


 224              		.cfi_def_cfa_offset 0
 225              		.cfi_restore 4
 333:Src/ble_e95.c **** 
 226              		.loc 3 333 13 view .LVU44
 227 0024 0020     		movs	r0, #0
 228              	.LVL14:
 353:Src/ble_e95.c **** 
 229              		.loc 3 353 5 is_stmt 1 view .LVU45
 355:Src/ble_e95.c **** }
 230              		.loc 3 355 5 view .LVU46
 231              		.loc 3 356 1 is_stmt 0 view .LVU47
 232 0026 7047     		bx	lr
 233              		.cfi_endproc
 234              	.LFE319:
 236              		.section	.rodata.ble_load_name.str1.4,"aMS",%progbits,1
 237              		.align	2
 238              	.LC0:
 239 0000 626C6520 		.ascii	"ble name : %s\015\012\000"
 239      6E616D65 
 239      203A2025 
 239      730D0A00 
 240              		.align	2
 241              	.LC1:
 242 0010 5A4C5F5A 		.ascii	"ZL_ZY\000"
 242      5900
 243 0016 0000     		.align	2
 244              	.LC2:
 245 0018 62636320 		.ascii	"bcc err use default ble name:ZL_ZY!\015\000"
 245      65727220 
 245      75736520 
 245      64656661 
 245      756C7420 
 246 003d 000000   		.align	2
 247              	.LC3:
 248 0040 68656164 		.ascii	"head err use default ble name:ZL_ZY!\015\000"
 248      20657272 
 248      20757365 
 248      20646566 
 248      61756C74 
 249 0066 0000     		.align	2
 250              	.LC4:
 251 0068 626F6172 		.ascii	"boardcast time : %d00ms\015\012\000"
 251      64636173 
 251      74207469 
 251      6D65203A 
 251      20256430 
 252 0082 0000     		.align	2
 253              	.LC5:
 254 0084 7472616E 		.ascii	"transmit power : %d\015\012\000"
 254      736D6974 
 254      20706F77 
 254      6572203A 
 254      2025640D 
 255 009a 0000     		.align	2
 256              	.LC6:
 257 009c 6C697332 		.ascii	"lis2dh_config_load success,threshold:%d\015\012\000"
 257      64685F63 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 62


 257      6F6E6669 
 257      675F6C6F 
 257      61642073 
 258 00c6 0000     		.align	2
 259              	.LC7:
 260 00c8 6C697332 		.ascii	"lis2dh_config_load crc check fail\015\000"
 260      64685F63 
 260      6F6E6669 
 260      675F6C6F 
 260      61642063 
 261 00eb 00       		.align	2
 262              	.LC8:
 263 00ec 6C697332 		.ascii	"lis2dh_config_load head check fail\015\000"
 263      64685F63 
 263      6F6E6669 
 263      675F6C6F 
 263      61642068 
 264              		.align	2
 265              	.LC9:
 266 0110 736E3D00 		.ascii	"sn=\000"
 267              		.align	2
 268              	.LC10:
 269 0114 64656661 		.ascii	"default sn=%s\015\012\000"
 269      756C7420 
 269      736E3D25 
 269      730D0A00 
 270              		.section	.text.ble_load_name,"ax",%progbits
 271              		.align	1
 272              		.global	ble_load_name
 273              		.syntax unified
 274              		.thumb
 275              		.thumb_func
 276              		.fpu fpv4-sp-d16
 278              	ble_load_name:
 279              	.LFB316:
 130:Src/ble_e95.c ****     uint8_t ble_name_buf[L_TWENTY_FOUR];
 280              		.loc 3 130 1 is_stmt 1 view -0
 281              		.cfi_startproc
 282              		@ args = 0, pretend = 0, frame = 32
 283              		@ frame_needed = 0, uses_anonymous_args = 0
 284 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 285              	.LCFI5:
 286              		.cfi_def_cfa_offset 20
 287              		.cfi_offset 4, -20
 288              		.cfi_offset 5, -16
 289              		.cfi_offset 6, -12
 290              		.cfi_offset 7, -8
 291              		.cfi_offset 14, -4
 292 0002 89B0     		sub	sp, sp, #36
 293              	.LCFI6:
 294              		.cfi_def_cfa_offset 56
 131:Src/ble_e95.c ****     uint8_t ar_boardcast_time[V_FOUR] = {I_ZERO};
 295              		.loc 3 131 5 view .LVU49
 132:Src/ble_e95.c ****     uint8_t bcc = I_ZERO;
 296              		.loc 3 132 5 view .LVU50
 132:Src/ble_e95.c ****     uint8_t bcc = I_ZERO;
 297              		.loc 3 132 13 is_stmt 0 view .LVU51
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 63


 298 0004 0023     		movs	r3, #0
 299 0006 0193     		str	r3, [sp, #4]
 133:Src/ble_e95.c ****     uint8_t m_data_len = I_ZERO;
 300              		.loc 3 133 5 is_stmt 1 view .LVU52
 301              	.LVL15:
 134:Src/ble_e95.c **** 
 302              		.loc 3 134 5 view .LVU53
 136:Src/ble_e95.c ****     if((ble_name_buf[V_ZERO] >= L_TWO) && (ble_name_buf[V_ZERO] <= L_TWENTY_TWO))     /*
 303              		.loc 3 136 5 view .LVU54
 304 0008 1822     		movs	r2, #24
 305 000a 02A9     		add	r1, sp, #8
 306 000c 4FF48050 		mov	r0, #4096
 307 0010 FFF7FEFF 		bl	W25Q16_HighSpeedBufferRead
 308              	.LVL16:
 137:Src/ble_e95.c ****     {
 309              		.loc 3 137 5 view .LVU55
 137:Src/ble_e95.c ****     {
 310              		.loc 3 137 21 is_stmt 0 view .LVU56
 311 0014 9DF80850 		ldrb	r5, [sp, #8]	@ zero_extendqisi2
 137:Src/ble_e95.c ****     {
 312              		.loc 3 137 40 view .LVU57
 313 0018 AB1E     		subs	r3, r5, #2
 314 001a DBB2     		uxtb	r3, r3
 137:Src/ble_e95.c ****     {
 315              		.loc 3 137 7 view .LVU58
 316 001c 142B     		cmp	r3, #20
 317 001e 00F29A80 		bhi	.L20
 139:Src/ble_e95.c ****         if(ble_name_buf[ble_name_buf[V_ZERO]] == bcc)     /**/
 318              		.loc 3 139 9 is_stmt 1 view .LVU59
 139:Src/ble_e95.c ****         if(ble_name_buf[ble_name_buf[V_ZERO]] == bcc)     /**/
 319              		.loc 3 139 15 is_stmt 0 view .LVU60
 320 0022 2946     		mov	r1, r5
 321 0024 02A8     		add	r0, sp, #8
 322 0026 FFF7FEFF 		bl	xor_check
 323              	.LVL17:
 324 002a 0446     		mov	r4, r0
 325              	.LVL18:
 140:Src/ble_e95.c ****         {
 326              		.loc 3 140 9 is_stmt 1 view .LVU61
 140:Src/ble_e95.c ****         {
 327              		.loc 3 140 24 is_stmt 0 view .LVU62
 328 002c 08AB     		add	r3, sp, #32
 329 002e 2B44     		add	r3, r3, r5
 330 0030 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 140:Src/ble_e95.c ****         {
 331              		.loc 3 140 11 view .LVU63
 332 0034 8342     		cmp	r3, r0
 333 0036 6FD0     		beq	.L38
 151:Src/ble_e95.c ****             g_ble_name_len = L_FIVE;
 334              		.loc 3 151 13 is_stmt 1 view .LVU64
 335 0038 824B     		ldr	r3, .L44
 336 003a 834A     		ldr	r2, .L44+4
 337 003c 92E80300 		ldm	r2, {r0, r1}
 338              	.LVL19:
 151:Src/ble_e95.c ****             g_ble_name_len = L_FIVE;
 339              		.loc 3 151 13 is_stmt 0 view .LVU65
 340 0040 1860     		str	r0, [r3]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 64


 341 0042 1971     		strb	r1, [r3, #4]
 152:Src/ble_e95.c ****             ar_set_name_params[V_THREE] = L_FIVE;
 342              		.loc 3 152 13 is_stmt 1 view .LVU66
 152:Src/ble_e95.c ****             ar_set_name_params[V_THREE] = L_FIVE;
 343              		.loc 3 152 28 is_stmt 0 view .LVU67
 344 0044 0521     		movs	r1, #5
 345 0046 814A     		ldr	r2, .L44+8
 346 0048 1170     		strb	r1, [r2]
 153:Src/ble_e95.c ****             memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, L_FIVE);
 347              		.loc 3 153 13 is_stmt 1 view .LVU68
 153:Src/ble_e95.c ****             memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, L_FIVE);
 348              		.loc 3 153 41 is_stmt 0 view .LVU69
 349 004a 814A     		ldr	r2, .L44+12
 350 004c D170     		strb	r1, [r2, #3]
 154:Src/ble_e95.c ****             printf("bcc err use default ble name:ZL_ZY!\r\n");
 351              		.loc 3 154 13 is_stmt 1 view .LVU70
 352 004e 93E80300 		ldm	r3, {r0, r1}
 353 0052 5060     		str	r0, [r2, #4]
 354 0054 1172     		strb	r1, [r2, #8]
 155:Src/ble_e95.c ****         }
 355              		.loc 3 155 13 view .LVU71
 356 0056 7F48     		ldr	r0, .L44+16
 357 0058 FFF7FEFF 		bl	puts
 358              	.LVL20:
 359              	.L22:
 167:Src/ble_e95.c ****     if(ar_boardcast_time[V_ZERO] == FLASH_WRITE_FLAG)     /**/
 360              		.loc 3 167 5 view .LVU72
 361 005c 0422     		movs	r2, #4
 362 005e 0DEB0201 		add	r1, sp, r2
 363 0062 4FF40050 		mov	r0, #8192
 364 0066 FFF7FEFF 		bl	W25Q16_HighSpeedBufferRead
 365              	.LVL21:
 168:Src/ble_e95.c ****     {
 366              		.loc 3 168 5 view .LVU73
 168:Src/ble_e95.c ****     {
 367              		.loc 3 168 25 is_stmt 0 view .LVU74
 368 006a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 168:Src/ble_e95.c ****     {
 369              		.loc 3 168 7 view .LVU75
 370 006e 552B     		cmp	r3, #85
 371 0070 00F08580 		beq	.L39
 198:Src/ble_e95.c ****         ar_set_boardcast_params[V_FIVE] = DEFAULT_BROADCAST/256;   /*300ms*/
 372              		.loc 3 198 9 is_stmt 1 view .LVU76
 198:Src/ble_e95.c ****         ar_set_boardcast_params[V_FIVE] = DEFAULT_BROADCAST/256;   /*300ms*/
 373              		.loc 3 198 41 is_stmt 0 view .LVU77
 374 0074 784B     		ldr	r3, .L44+20
 375 0076 2C22     		movs	r2, #44
 376 0078 1A71     		strb	r2, [r3, #4]
 199:Src/ble_e95.c ****         g_ble_boardcost_time = (ar_set_boardcast_params[V_FOUR] + (ar_set_boardcast_params[V_FIVE] 
 377              		.loc 3 199 9 is_stmt 1 view .LVU78
 199:Src/ble_e95.c ****         g_ble_boardcost_time = (ar_set_boardcast_params[V_FOUR] + (ar_set_boardcast_params[V_FIVE] 
 378              		.loc 3 199 41 is_stmt 0 view .LVU79
 379 007a 0122     		movs	r2, #1
 380 007c 5A71     		strb	r2, [r3, #5]
 200:Src/ble_e95.c ****         g_ble_transmit_power = DEFAULT_TRANSMIT_POWER;
 381              		.loc 3 200 9 is_stmt 1 view .LVU80
 200:Src/ble_e95.c ****         g_ble_transmit_power = DEFAULT_TRANSMIT_POWER;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 65


 382              		.loc 3 200 30 is_stmt 0 view .LVU81
 383 007e 774B     		ldr	r3, .L44+24
 384 0080 0322     		movs	r2, #3
 385 0082 1A70     		strb	r2, [r3]
 201:Src/ble_e95.c ****         ar_set_transmit_power[V_FOUR] = g_ble_transmit_power;
 386              		.loc 3 201 9 is_stmt 1 view .LVU82
 201:Src/ble_e95.c ****         ar_set_transmit_power[V_FOUR] = g_ble_transmit_power;
 387              		.loc 3 201 30 is_stmt 0 view .LVU83
 388 0084 0723     		movs	r3, #7
 389 0086 764A     		ldr	r2, .L44+28
 390 0088 1370     		strb	r3, [r2]
 202:Src/ble_e95.c ****     }
 391              		.loc 3 202 9 is_stmt 1 view .LVU84
 202:Src/ble_e95.c ****     }
 392              		.loc 3 202 39 is_stmt 0 view .LVU85
 393 008a 764A     		ldr	r2, .L44+32
 394 008c 1371     		strb	r3, [r2, #4]
 395              	.LVL22:
 396              	.L27:
 204:Src/ble_e95.c ****     printf("transmit power : %d\r\n", g_ble_transmit_power);
 397              		.loc 3 204 5 is_stmt 1 view .LVU86
 398 008e 734B     		ldr	r3, .L44+24
 399 0090 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 400 0092 7548     		ldr	r0, .L44+36
 401 0094 FFF7FEFF 		bl	printf
 402              	.LVL23:
 205:Src/ble_e95.c **** 
 403              		.loc 3 205 5 view .LVU87
 404 0098 714B     		ldr	r3, .L44+28
 405 009a 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 406 009c 7348     		ldr	r0, .L44+40
 407 009e FFF7FEFF 		bl	printf
 408              	.LVL24:
 207:Src/ble_e95.c ****     if((lis2dh_config_t.head1 == BLE_HEAD_ONE) && (lis2dh_config_t.head2 == BLE_HEAD_TWO))
 409              		.loc 3 207 5 view .LVU88
 410 00a2 734D     		ldr	r5, .L44+44
 411 00a4 0422     		movs	r2, #4
 412 00a6 2946     		mov	r1, r5
 413 00a8 4FF48040 		mov	r0, #16384
 414 00ac FFF7FEFF 		bl	W25Q16_HighSpeedBufferRead
 415              	.LVL25:
 208:Src/ble_e95.c ****     {
 416              		.loc 3 208 5 view .LVU89
 208:Src/ble_e95.c ****     {
 417              		.loc 3 208 24 is_stmt 0 view .LVU90
 418 00b0 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 208:Src/ble_e95.c ****     {
 419              		.loc 3 208 7 view .LVU91
 420 00b2 AA2B     		cmp	r3, #170
 421 00b4 03D1     		bne	.L28
 208:Src/ble_e95.c ****     {
 422              		.loc 3 208 67 discriminator 1 view .LVU92
 423 00b6 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 208:Src/ble_e95.c ****     {
 424              		.loc 3 208 48 discriminator 1 view .LVU93
 425 00b8 552B     		cmp	r3, #85
 426 00ba 00F09580 		beq	.L40
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 66


 427              	.L28:
 224:Src/ble_e95.c ****             printf("lis2dh_config_load head check fail\r\n");
 428              		.loc 3 224 13 is_stmt 1 view .LVU94
 224:Src/ble_e95.c ****             printf("lis2dh_config_load head check fail\r\n");
 429              		.loc 3 224 35 is_stmt 0 view .LVU95
 430 00be 6C4B     		ldr	r3, .L44+44
 431 00c0 3222     		movs	r2, #50
 432 00c2 9A70     		strb	r2, [r3, #2]
 225:Src/ble_e95.c ****     }
 433              		.loc 3 225 13 is_stmt 1 view .LVU96
 434 00c4 6B48     		ldr	r0, .L44+48
 435 00c6 FFF7FEFF 		bl	puts
 436              	.LVL26:
 437              	.L30:
 227:Src/ble_e95.c **** 
 438              		.loc 3 227 5 view .LVU97
 439 00ca 694B     		ldr	r3, .L44+44
 440 00cc 9878     		ldrb	r0, [r3, #2]	@ zero_extendqisi2
 441 00ce FFF7FEFF 		bl	lis2dh_set_threshold
 442              	.LVL27:
 229:Src/ble_e95.c ****     m_data_len = ar_sn_buf[L_ONE];
 443              		.loc 3 229 5 view .LVU98
 444 00d2 694D     		ldr	r5, .L44+52
 445 00d4 2722     		movs	r2, #39
 446 00d6 2946     		mov	r1, r5
 447 00d8 4FF44050 		mov	r0, #12288
 448 00dc FFF7FEFF 		bl	W25Q16_HighSpeedBufferRead
 449              	.LVL28:
 230:Src/ble_e95.c ****     // printf("----------------------\n");
 450              		.loc 3 230 5 view .LVU99
 230:Src/ble_e95.c ****     // printf("----------------------\n");
 451              		.loc 3 230 16 is_stmt 0 view .LVU100
 452 00e0 6D78     		ldrb	r5, [r5, #1]	@ zero_extendqisi2
 453              	.LVL29:
 232:Src/ble_e95.c ****     {
 454              		.loc 3 232 5 is_stmt 1 view .LVU101
 232:Src/ble_e95.c ****     {
 455              		.loc 3 232 7 is_stmt 0 view .LVU102
 456 00e2 242D     		cmp	r5, #36
 457 00e4 00F29480 		bhi	.L36
 235:Src/ble_e95.c ****     }
 458              		.loc 3 235 9 is_stmt 1 view .LVU103
 235:Src/ble_e95.c ****     }
 459              		.loc 3 235 15 is_stmt 0 view .LVU104
 460 00e8 A91C     		adds	r1, r5, #2
 461 00ea 6348     		ldr	r0, .L44+52
 462 00ec FFF7FEFF 		bl	xor_check
 463              	.LVL30:
 464 00f0 0446     		mov	r4, r0
 465              	.LVL31:
 466              	.L31:
 242:Src/ble_e95.c ****     {
 467              		.loc 3 242 5 is_stmt 1 view .LVU105
 242:Src/ble_e95.c ****     {
 468              		.loc 3 242 18 is_stmt 0 view .LVU106
 469 00f2 614B     		ldr	r3, .L44+52
 470 00f4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 67


 242:Src/ble_e95.c ****     {
 471              		.loc 3 242 7 view .LVU107
 472 00f6 552B     		cmp	r3, #85
 473 00f8 05D1     		bne	.L32
 242:Src/ble_e95.c ****     {
 474              		.loc 3 242 72 discriminator 1 view .LVU108
 475 00fa AB1C     		adds	r3, r5, #2
 242:Src/ble_e95.c ****     {
 476              		.loc 3 242 61 discriminator 1 view .LVU109
 477 00fc 5E4A     		ldr	r2, .L44+52
 478 00fe D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 242:Src/ble_e95.c ****     {
 479              		.loc 3 242 48 discriminator 1 view .LVU110
 480 0100 A342     		cmp	r3, r4
 481 0102 00F08780 		beq	.L41
 482              	.L32:
 255:Src/ble_e95.c ****         g_sn_data_len = sizeof(ar_sn_num)/sizeof(ar_sn_num[0]);
 483              		.loc 3 255 9 is_stmt 1 view .LVU111
 484 0106 5D49     		ldr	r1, .L44+56
 485 0108 5D48     		ldr	r0, .L44+60
 486 010a FFF7FEFF 		bl	printf
 487              	.LVL32:
 256:Src/ble_e95.c ****     }
 488              		.loc 3 256 9 view .LVU112
 256:Src/ble_e95.c ****     }
 489              		.loc 3 256 23 is_stmt 0 view .LVU113
 490 010e 5D4B     		ldr	r3, .L44+64
 491 0110 2422     		movs	r2, #36
 492 0112 1A70     		strb	r2, [r3]
 493              	.LVL33:
 494              	.L19:
 258:Src/ble_e95.c **** 
 495              		.loc 3 258 1 view .LVU114
 496 0114 09B0     		add	sp, sp, #36
 497              	.LCFI7:
 498              		.cfi_remember_state
 499              		.cfi_def_cfa_offset 20
 500              		@ sp needed
 501 0116 F0BD     		pop	{r4, r5, r6, r7, pc}
 502              	.LVL34:
 503              	.L38:
 504              	.LCFI8:
 505              		.cfi_restore_state
 142:Src/ble_e95.c ****             memcpy(ar_ble_name_buf, &ble_name_buf[V_ONE], ble_name_buf[V_ZERO]-L_ONE);
 506              		.loc 3 142 13 is_stmt 1 view .LVU115
 507 0118 4A4E     		ldr	r6, .L44
 508 011a 0023     		movs	r3, #0
 509 011c 3360     		str	r3, [r6]
 510 011e 7360     		str	r3, [r6, #4]
 511 0120 B360     		str	r3, [r6, #8]
 512 0122 F360     		str	r3, [r6, #12]
 513 0124 3361     		str	r3, [r6, #16]
 143:Src/ble_e95.c ****             g_ble_name_len = ble_name_buf[V_ZERO]-L_ONE;
 514              		.loc 3 143 13 view .LVU116
 515 0126 6A1E     		subs	r2, r5, #1
 516 0128 0DF10901 		add	r1, sp, #9
 517 012c 3046     		mov	r0, r6
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 68


 518              	.LVL35:
 143:Src/ble_e95.c ****             g_ble_name_len = ble_name_buf[V_ZERO]-L_ONE;
 519              		.loc 3 143 13 is_stmt 0 view .LVU117
 520 012e FFF7FEFF 		bl	memcpy
 521              	.LVL36:
 144:Src/ble_e95.c ****             ar_set_name_params[V_THREE] = ble_name_buf[V_ZERO];
 522              		.loc 3 144 13 is_stmt 1 view .LVU118
 144:Src/ble_e95.c ****             ar_set_name_params[V_THREE] = ble_name_buf[V_ZERO];
 523              		.loc 3 144 50 is_stmt 0 view .LVU119
 524 0132 6A1E     		subs	r2, r5, #1
 144:Src/ble_e95.c ****             ar_set_name_params[V_THREE] = ble_name_buf[V_ZERO];
 525              		.loc 3 144 28 view .LVU120
 526 0134 454B     		ldr	r3, .L44+8
 527 0136 1A70     		strb	r2, [r3]
 145:Src/ble_e95.c ****             memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, strlen(ar_ble_name_buf));
 528              		.loc 3 145 13 is_stmt 1 view .LVU121
 145:Src/ble_e95.c ****             memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, strlen(ar_ble_name_buf));
 529              		.loc 3 145 41 is_stmt 0 view .LVU122
 530 0138 454F     		ldr	r7, .L44+12
 531 013a FD70     		strb	r5, [r7, #3]
 146:Src/ble_e95.c ****             printf("ble name : %s\r\n", ar_ble_name_buf);
 532              		.loc 3 146 13 is_stmt 1 view .LVU123
 533 013c 3046     		mov	r0, r6
 534 013e FFF7FEFF 		bl	strlen
 535              	.LVL37:
 536 0142 0246     		mov	r2, r0
 537 0144 3146     		mov	r1, r6
 538 0146 381D     		adds	r0, r7, #4
 539 0148 FFF7FEFF 		bl	memcpy
 540              	.LVL38:
 147:Src/ble_e95.c ****         }
 541              		.loc 3 147 13 view .LVU124
 542 014c 3146     		mov	r1, r6
 543 014e 4E48     		ldr	r0, .L44+68
 544 0150 FFF7FEFF 		bl	printf
 545              	.LVL39:
 546 0154 82E7     		b	.L22
 547              	.LVL40:
 548              	.L20:
 160:Src/ble_e95.c ****         g_ble_name_len = L_FIVE;
 549              		.loc 3 160 9 view .LVU125
 550 0156 3B4B     		ldr	r3, .L44
 551 0158 3B4A     		ldr	r2, .L44+4
 552 015a 92E80300 		ldm	r2, {r0, r1}
 553 015e 1860     		str	r0, [r3]
 554 0160 1971     		strb	r1, [r3, #4]
 161:Src/ble_e95.c ****         ar_set_name_params[V_THREE] = L_FIVE;
 555              		.loc 3 161 9 view .LVU126
 161:Src/ble_e95.c ****         ar_set_name_params[V_THREE] = L_FIVE;
 556              		.loc 3 161 24 is_stmt 0 view .LVU127
 557 0162 0521     		movs	r1, #5
 558 0164 394A     		ldr	r2, .L44+8
 559 0166 1170     		strb	r1, [r2]
 162:Src/ble_e95.c ****         memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, L_FIVE);
 560              		.loc 3 162 9 is_stmt 1 view .LVU128
 162:Src/ble_e95.c ****         memcpy(&ar_set_name_params[V_FOUR], ar_ble_name_buf, L_FIVE);
 561              		.loc 3 162 37 is_stmt 0 view .LVU129
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 69


 562 0168 394A     		ldr	r2, .L44+12
 563 016a D170     		strb	r1, [r2, #3]
 163:Src/ble_e95.c ****         printf("head err use default ble name:ZL_ZY!\r\n");
 564              		.loc 3 163 9 is_stmt 1 view .LVU130
 565 016c 93E80300 		ldm	r3, {r0, r1}
 566 0170 5060     		str	r0, [r2, #4]
 567 0172 1172     		strb	r1, [r2, #8]
 164:Src/ble_e95.c ****     }
 568              		.loc 3 164 9 view .LVU131
 569 0174 4548     		ldr	r0, .L44+72
 570 0176 FFF7FEFF 		bl	puts
 571              	.LVL41:
 133:Src/ble_e95.c ****     uint8_t m_data_len = I_ZERO;
 572              		.loc 3 133 13 is_stmt 0 view .LVU132
 573 017a 0024     		movs	r4, #0
 574 017c 6EE7     		b	.L22
 575              	.LVL42:
 576              	.L39:
 170:Src/ble_e95.c ****         if(bcc == ar_boardcast_time[V_THREE])     /**/
 577              		.loc 3 170 9 is_stmt 1 view .LVU133
 170:Src/ble_e95.c ****         if(bcc == ar_boardcast_time[V_THREE])     /**/
 578              		.loc 3 170 15 is_stmt 0 view .LVU134
 579 017e 0321     		movs	r1, #3
 580 0180 01A8     		add	r0, sp, #4
 581 0182 FFF7FEFF 		bl	xor_check
 582              	.LVL43:
 583 0186 0446     		mov	r4, r0
 584              	.LVL44:
 171:Src/ble_e95.c ****         {
 585              		.loc 3 171 9 is_stmt 1 view .LVU135
 171:Src/ble_e95.c ****         {
 586              		.loc 3 171 36 is_stmt 0 view .LVU136
 587 0188 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 171:Src/ble_e95.c ****         {
 588              		.loc 3 171 11 view .LVU137
 589 018c 8342     		cmp	r3, r0
 590 018e 0DD0     		beq	.L42
 189:Src/ble_e95.c ****             ar_set_boardcast_params[V_FIVE] = DEFAULT_BROADCAST/256;   /*300ms*/
 591              		.loc 3 189 13 is_stmt 1 view .LVU138
 189:Src/ble_e95.c ****             ar_set_boardcast_params[V_FIVE] = DEFAULT_BROADCAST/256;   /*300ms*/
 592              		.loc 3 189 45 is_stmt 0 view .LVU139
 593 0190 314B     		ldr	r3, .L44+20
 594 0192 2C22     		movs	r2, #44
 595 0194 1A71     		strb	r2, [r3, #4]
 190:Src/ble_e95.c ****             g_ble_boardcost_time = ((ar_set_boardcast_params[V_FOUR] << 8) + ar_set_boardcast_param
 596              		.loc 3 190 13 is_stmt 1 view .LVU140
 190:Src/ble_e95.c ****             g_ble_boardcost_time = ((ar_set_boardcast_params[V_FOUR] << 8) + ar_set_boardcast_param
 597              		.loc 3 190 45 is_stmt 0 view .LVU141
 598 0196 0122     		movs	r2, #1
 599 0198 5A71     		strb	r2, [r3, #5]
 191:Src/ble_e95.c ****             g_ble_transmit_power = DEFAULT_TRANSMIT_POWER;
 600              		.loc 3 191 13 is_stmt 1 view .LVU142
 191:Src/ble_e95.c ****             g_ble_transmit_power = DEFAULT_TRANSMIT_POWER;
 601              		.loc 3 191 34 is_stmt 0 view .LVU143
 602 019a 304B     		ldr	r3, .L44+24
 603 019c 7022     		movs	r2, #112
 604 019e 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 70


 192:Src/ble_e95.c ****             ar_set_transmit_power[V_FOUR] = g_ble_transmit_power;
 605              		.loc 3 192 13 is_stmt 1 view .LVU144
 192:Src/ble_e95.c ****             ar_set_transmit_power[V_FOUR] = g_ble_transmit_power;
 606              		.loc 3 192 34 is_stmt 0 view .LVU145
 607 01a0 0723     		movs	r3, #7
 608 01a2 2F4A     		ldr	r2, .L44+28
 609 01a4 1370     		strb	r3, [r2]
 193:Src/ble_e95.c ****         }
 610              		.loc 3 193 13 is_stmt 1 view .LVU146
 193:Src/ble_e95.c ****         }
 611              		.loc 3 193 43 is_stmt 0 view .LVU147
 612 01a6 2F4A     		ldr	r2, .L44+32
 613 01a8 1371     		strb	r3, [r2, #4]
 614 01aa 70E7     		b	.L27
 615              	.L42:
 173:Src/ble_e95.c ****             ar_set_boardcast_params[V_FIVE] = (ar_boardcast_time[V_ONE]*100)/256;
 616              		.loc 3 173 13 is_stmt 1 view .LVU148
 173:Src/ble_e95.c ****             ar_set_boardcast_params[V_FIVE] = (ar_boardcast_time[V_ONE]*100)/256;
 617              		.loc 3 173 65 is_stmt 0 view .LVU149
 618 01ac 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 173:Src/ble_e95.c ****             ar_set_boardcast_params[V_FIVE] = (ar_boardcast_time[V_ONE]*100)/256;
 619              		.loc 3 173 45 view .LVU150
 620 01b0 02EB8203 		add	r3, r2, r2, lsl #2
 621 01b4 03EB8303 		add	r3, r3, r3, lsl #2
 622 01b8 9B00     		lsls	r3, r3, #2
 623 01ba 2749     		ldr	r1, .L44+20
 624 01bc 0B71     		strb	r3, [r1, #4]
 174:Src/ble_e95.c ****             g_ble_boardcost_time = ar_boardcast_time[V_ONE];
 625              		.loc 3 174 13 is_stmt 1 view .LVU151
 174:Src/ble_e95.c ****             g_ble_boardcost_time = ar_boardcast_time[V_ONE];
 626              		.loc 3 174 72 is_stmt 0 view .LVU152
 627 01be 6423     		movs	r3, #100
 628 01c0 03FB02F3 		mul	r3, r3, r2
 174:Src/ble_e95.c ****             g_ble_boardcost_time = ar_boardcast_time[V_ONE];
 629              		.loc 3 174 77 view .LVU153
 630 01c4 1B12     		asrs	r3, r3, #8
 174:Src/ble_e95.c ****             g_ble_boardcost_time = ar_boardcast_time[V_ONE];
 631              		.loc 3 174 45 view .LVU154
 632 01c6 4B71     		strb	r3, [r1, #5]
 175:Src/ble_e95.c ****             ar_set_transmit_power[V_FOUR] = ar_boardcast_time[V_TWO];
 633              		.loc 3 175 13 is_stmt 1 view .LVU155
 175:Src/ble_e95.c ****             ar_set_transmit_power[V_FOUR] = ar_boardcast_time[V_TWO];
 634              		.loc 3 175 34 is_stmt 0 view .LVU156
 635 01c8 244B     		ldr	r3, .L44+24
 636 01ca 1A70     		strb	r2, [r3]
 176:Src/ble_e95.c ****             if(ar_set_transmit_power[V_FOUR] < V_ZERO)
 637              		.loc 3 176 13 is_stmt 1 view .LVU157
 176:Src/ble_e95.c ****             if(ar_set_transmit_power[V_FOUR] < V_ZERO)
 638              		.loc 3 176 62 is_stmt 0 view .LVU158
 639 01cc 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 176:Src/ble_e95.c ****             if(ar_set_transmit_power[V_FOUR] < V_ZERO)
 640              		.loc 3 176 43 view .LVU159
 641 01d0 244A     		ldr	r2, .L44+32
 642 01d2 1371     		strb	r3, [r2, #4]
 177:Src/ble_e95.c ****             {
 643              		.loc 3 177 13 is_stmt 1 view .LVU160
 181:Src/ble_e95.c ****             {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 71


 644              		.loc 3 181 13 view .LVU161
 181:Src/ble_e95.c ****             {
 645              		.loc 3 181 15 is_stmt 0 view .LVU162
 646 01d4 072B     		cmp	r3, #7
 647 01d6 02D9     		bls	.L26
 183:Src/ble_e95.c ****             }
 648              		.loc 3 183 17 is_stmt 1 view .LVU163
 183:Src/ble_e95.c ****             }
 649              		.loc 3 183 47 is_stmt 0 view .LVU164
 650 01d8 1346     		mov	r3, r2
 651 01da 0822     		movs	r2, #8
 652 01dc 1A71     		strb	r2, [r3, #4]
 653              	.L26:
 185:Src/ble_e95.c ****         }
 654              		.loc 3 185 13 is_stmt 1 view .LVU165
 185:Src/ble_e95.c ****         }
 655              		.loc 3 185 57 is_stmt 0 view .LVU166
 656 01de 214B     		ldr	r3, .L44+32
 657 01e0 1A79     		ldrb	r2, [r3, #4]	@ zero_extendqisi2
 185:Src/ble_e95.c ****         }
 658              		.loc 3 185 34 view .LVU167
 659 01e2 1F4B     		ldr	r3, .L44+28
 660 01e4 1A70     		strb	r2, [r3]
 661 01e6 52E7     		b	.L27
 662              	.LVL45:
 663              	.L40:
 210:Src/ble_e95.c ****         if(lis2dh_config_t.crc == bcc)
 664              		.loc 3 210 9 is_stmt 1 view .LVU168
 210:Src/ble_e95.c ****         if(lis2dh_config_t.crc == bcc)
 665              		.loc 3 210 15 is_stmt 0 view .LVU169
 666 01e8 0321     		movs	r1, #3
 667 01ea 2846     		mov	r0, r5
 668 01ec FFF7FEFF 		bl	xor_check
 669              	.LVL46:
 670 01f0 0446     		mov	r4, r0
 671              	.LVL47:
 211:Src/ble_e95.c ****         { 
 672              		.loc 3 211 9 is_stmt 1 view .LVU170
 211:Src/ble_e95.c ****         { 
 673              		.loc 3 211 27 is_stmt 0 view .LVU171
 674 01f2 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 211:Src/ble_e95.c ****         { 
 675              		.loc 3 211 11 view .LVU172
 676 01f4 8342     		cmp	r3, r0
 677 01f6 06D0     		beq	.L43
 218:Src/ble_e95.c ****             printf("lis2dh_config_load crc check fail\r\n");
 678              		.loc 3 218 13 is_stmt 1 view .LVU173
 218:Src/ble_e95.c ****             printf("lis2dh_config_load crc check fail\r\n");
 679              		.loc 3 218 35 is_stmt 0 view .LVU174
 680 01f8 1D4B     		ldr	r3, .L44+44
 681 01fa 3222     		movs	r2, #50
 682 01fc 9A70     		strb	r2, [r3, #2]
 219:Src/ble_e95.c ****         } 
 683              		.loc 3 219 13 is_stmt 1 view .LVU175
 684 01fe 2448     		ldr	r0, .L44+76
 685              	.LVL48:
 219:Src/ble_e95.c ****         } 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 72


 686              		.loc 3 219 13 is_stmt 0 view .LVU176
 687 0200 FFF7FEFF 		bl	puts
 688              	.LVL49:
 689 0204 61E7     		b	.L30
 690              	.LVL50:
 691              	.L43:
 213:Src/ble_e95.c ****             // return lis2dh_config_t.value;
 692              		.loc 3 213 13 is_stmt 1 view .LVU177
 693 0206 A978     		ldrb	r1, [r5, #2]	@ zero_extendqisi2
 694 0208 2248     		ldr	r0, .L44+80
 695              	.LVL51:
 213:Src/ble_e95.c ****             // return lis2dh_config_t.value;
 696              		.loc 3 213 13 is_stmt 0 view .LVU178
 697 020a FFF7FEFF 		bl	printf
 698              	.LVL52:
 699 020e 5CE7     		b	.L30
 700              	.LVL53:
 701              	.L36:
 240:Src/ble_e95.c ****     }
 702              		.loc 3 240 20 view .LVU179
 703 0210 0025     		movs	r5, #0
 704              	.LVL54:
 240:Src/ble_e95.c ****     }
 705              		.loc 3 240 20 view .LVU180
 706 0212 6EE7     		b	.L31
 707              	.LVL55:
 708              	.L41:
 245:Src/ble_e95.c ****         memcpy(ar_sn_num, &ar_sn_buf[V_TWO], m_data_len);
 709              		.loc 3 245 9 is_stmt 1 view .LVU181
 245:Src/ble_e95.c ****         memcpy(ar_sn_num, &ar_sn_buf[V_TWO], m_data_len);
 710              		.loc 3 245 23 is_stmt 0 view .LVU182
 711 0214 1B4B     		ldr	r3, .L44+64
 712 0216 1D70     		strb	r5, [r3]
 246:Src/ble_e95.c ****         printf("sn=");
 713              		.loc 3 246 9 is_stmt 1 view .LVU183
 714 0218 2A46     		mov	r2, r5
 715 021a 1F49     		ldr	r1, .L44+84
 716 021c 1748     		ldr	r0, .L44+56
 717 021e FFF7FEFF 		bl	memcpy
 718              	.LVL56:
 247:Src/ble_e95.c ****         for(uint8_t i = V_ZERO; i < g_sn_data_len; i++)
 719              		.loc 3 247 9 view .LVU184
 720 0222 1E48     		ldr	r0, .L44+88
 721 0224 FFF7FEFF 		bl	printf
 722              	.LVL57:
 248:Src/ble_e95.c ****         {
 723              		.loc 3 248 9 view .LVU185
 724              	.LBB27:
 248:Src/ble_e95.c ****         {
 725              		.loc 3 248 13 view .LVU186
 248:Src/ble_e95.c ****         {
 726              		.loc 3 248 21 is_stmt 0 view .LVU187
 727 0228 0024     		movs	r4, #0
 728              	.LVL58:
 729              	.L33:
 248:Src/ble_e95.c ****         {
 730              		.loc 3 248 33 is_stmt 1 discriminator 1 view .LVU188
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 73


 248:Src/ble_e95.c ****         {
 731              		.loc 3 248 35 is_stmt 0 discriminator 1 view .LVU189
 732 022a 164B     		ldr	r3, .L44+64
 733 022c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 248:Src/ble_e95.c ****         {
 734              		.loc 3 248 9 discriminator 1 view .LVU190
 735 022e A342     		cmp	r3, r4
 736 0230 7FF670AF 		bls	.L19
 250:Src/ble_e95.c ****         }
 737              		.loc 3 250 13 is_stmt 1 discriminator 3 view .LVU191
 738 0234 114B     		ldr	r3, .L44+56
 739 0236 185D     		ldrb	r0, [r3, r4]	@ zero_extendqisi2
 740 0238 FFF7FEFF 		bl	putchar
 741              	.LVL59:
 248:Src/ble_e95.c ****         {
 742              		.loc 3 248 52 discriminator 3 view .LVU192
 248:Src/ble_e95.c ****         {
 743              		.loc 3 248 53 is_stmt 0 discriminator 3 view .LVU193
 744 023c 0134     		adds	r4, r4, #1
 745              	.LVL60:
 248:Src/ble_e95.c ****         {
 746              		.loc 3 248 53 discriminator 3 view .LVU194
 747 023e E4B2     		uxtb	r4, r4
 748              	.LVL61:
 248:Src/ble_e95.c ****         {
 749              		.loc 3 248 53 discriminator 3 view .LVU195
 750 0240 F3E7     		b	.L33
 751              	.L45:
 752 0242 00BF     		.align	2
 753              	.L44:
 754 0244 00000000 		.word	.LANCHOR0
 755 0248 10000000 		.word	.LC1
 756 024c 00000000 		.word	.LANCHOR1
 757 0250 00000000 		.word	.LANCHOR2
 758 0254 18000000 		.word	.LC2
 759 0258 00000000 		.word	.LANCHOR3
 760 025c 00000000 		.word	.LANCHOR4
 761 0260 00000000 		.word	.LANCHOR6
 762 0264 00000000 		.word	.LANCHOR5
 763 0268 68000000 		.word	.LC4
 764 026c 84000000 		.word	.LC5
 765 0270 00000000 		.word	.LANCHOR7
 766 0274 EC000000 		.word	.LC8
 767 0278 00000000 		.word	.LANCHOR8
 768 027c 00000000 		.word	.LANCHOR10
 769 0280 14010000 		.word	.LC10
 770 0284 00000000 		.word	.LANCHOR9
 771 0288 00000000 		.word	.LC0
 772 028c 40000000 		.word	.LC3
 773 0290 C8000000 		.word	.LC7
 774 0294 9C000000 		.word	.LC6
 775 0298 02000000 		.word	.LANCHOR8+2
 776 029c 10010000 		.word	.LC9
 777              	.LBE27:
 778              		.cfi_endproc
 779              	.LFE316:
 781              		.section	.rodata.uart1_response_computer.str1.4,"aMS",%progbits,1
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 74


 782              		.align	2
 783              	.LC11:
 784 0000 73656E64 		.ascii	"send data:\000"
 784      20646174 
 784      613A00
 785 000b 00       		.align	2
 786              	.LC12:
 787 000c 25303278 		.ascii	"%02x \000"
 787      2000
 788 0012 0000     		.align	2
 789              	.LC13:
 790 0014 70737420 		.ascii	"pst err!\000"
 790      65727221 
 790      00
 791              		.section	.text.uart1_response_computer,"ax",%progbits
 792              		.align	1
 793              		.global	uart1_response_computer
 794              		.syntax unified
 795              		.thumb
 796              		.thumb_func
 797              		.fpu fpv4-sp-d16
 799              	uart1_response_computer:
 800              	.LVL62:
 801              	.LFB318:
 286:Src/ble_e95.c ****     uint16_t out_data_len = I_ZERO;
 802              		.loc 3 286 1 is_stmt 1 view -0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 256
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 286:Src/ble_e95.c ****     uint16_t out_data_len = I_ZERO;
 806              		.loc 3 286 1 is_stmt 0 view .LVU197
 807 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 808              	.LCFI9:
 809              		.cfi_def_cfa_offset 24
 810              		.cfi_offset 4, -24
 811              		.cfi_offset 5, -20
 812              		.cfi_offset 6, -16
 813              		.cfi_offset 7, -12
 814              		.cfi_offset 8, -8
 815              		.cfi_offset 14, -4
 816 0004 C0B0     		sub	sp, sp, #256
 817              	.LCFI10:
 818              		.cfi_def_cfa_offset 280
 819 0006 0446     		mov	r4, r0
 820 0008 0D46     		mov	r5, r1
 821 000a 1646     		mov	r6, r2
 287:Src/ble_e95.c ****     uint8_t data_buf[MAX_RECEIVE_DATA];
 822              		.loc 3 287 5 is_stmt 1 view .LVU198
 823              	.LVL63:
 288:Src/ble_e95.c ****     memset(data_buf, V_ZERO, MAX_RECEIVE_DATA);
 824              		.loc 3 288 5 view .LVU199
 289:Src/ble_e95.c ****     /**/
 825              		.loc 3 289 5 view .LVU200
 826 000c FF22     		movs	r2, #255
 827              	.LVL64:
 289:Src/ble_e95.c ****     /**/
 828              		.loc 3 289 5 is_stmt 0 view .LVU201
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 75


 829 000e 0021     		movs	r1, #0
 830              	.LVL65:
 289:Src/ble_e95.c ****     /**/
 831              		.loc 3 289 5 view .LVU202
 832 0010 6846     		mov	r0, sp
 833              	.LVL66:
 289:Src/ble_e95.c ****     /**/
 834              		.loc 3 289 5 view .LVU203
 835 0012 FFF7FEFF 		bl	memset
 836              	.LVL67:
 291:Src/ble_e95.c ****     {
 837              		.loc 3 291 5 is_stmt 1 view .LVU204
 291:Src/ble_e95.c ****     {
 838              		.loc 3 291 7 is_stmt 0 view .LVU205
 839 0016 0CB1     		cbz	r4, .L47
 291:Src/ble_e95.c ****     {
 840              		.loc 3 291 24 discriminator 1 view .LVU206
 841 0018 FF2D     		cmp	r5, #255
 842 001a 05D9     		bls	.L52
 843              	.L47:
 317:Src/ble_e95.c ****     }
 844              		.loc 3 317 9 is_stmt 1 view .LVU207
 845 001c 2848     		ldr	r0, .L53
 846 001e FFF7FEFF 		bl	printf
 847              	.LVL68:
 848              	.L46:
 319:Src/ble_e95.c **** 
 849              		.loc 3 319 1 is_stmt 0 view .LVU208
 850 0022 40B0     		add	sp, sp, #256
 851              	.LCFI11:
 852              		.cfi_remember_state
 853              		.cfi_def_cfa_offset 24
 854              		@ sp needed
 855 0024 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 856              	.LVL69:
 857              	.L52:
 858              	.LCFI12:
 859              		.cfi_restore_state
 293:Src/ble_e95.c ****         memcpy(&data_buf[V_SEVEN], out_put, out_data_len);
 860              		.loc 3 293 9 is_stmt 1 view .LVU209
 293:Src/ble_e95.c ****         memcpy(&data_buf[V_SEVEN], out_put, out_data_len);
 861              		.loc 3 293 24 is_stmt 0 view .LVU210
 862 0028 3246     		mov	r2, r6
 863 002a 2946     		mov	r1, r5
 864 002c 2046     		mov	r0, r4
 865 002e FFF7FEFF 		bl	Encrypt
 866              	.LVL70:
 867 0032 0446     		mov	r4, r0
 868              	.LVL71:
 293:Src/ble_e95.c ****         memcpy(&data_buf[V_SEVEN], out_put, out_data_len);
 869              		.loc 3 293 22 view .LVU211
 870 0034 85B2     		uxth	r5, r0
 871              	.LVL72:
 294:Src/ble_e95.c ****         data_buf[L_ZERO] = FRAME_RES_FIRST_HEAD;     /*10xc5*/
 872              		.loc 3 294 9 is_stmt 1 view .LVU212
 873 0036 2A46     		mov	r2, r5
 874 0038 3146     		mov	r1, r6
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 76


 875 003a 0DF10700 		add	r0, sp, #7
 876 003e FFF7FEFF 		bl	memcpy
 877              	.LVL73:
 295:Src/ble_e95.c ****         data_buf[L_ONE] = FRAME_RES_SECOND_HEAD;     /*20xAA*/
 878              		.loc 3 295 9 view .LVU213
 295:Src/ble_e95.c ****         data_buf[L_ONE] = FRAME_RES_SECOND_HEAD;     /*20xAA*/
 879              		.loc 3 295 26 is_stmt 0 view .LVU214
 880 0042 C523     		movs	r3, #197
 881 0044 8DF80030 		strb	r3, [sp]
 296:Src/ble_e95.c ****         data_buf[L_TWO] = (uint8_t)(out_data_len + L_ELEVEN);     /**/
 882              		.loc 3 296 9 is_stmt 1 view .LVU215
 296:Src/ble_e95.c ****         data_buf[L_TWO] = (uint8_t)(out_data_len + L_ELEVEN);     /**/
 883              		.loc 3 296 25 is_stmt 0 view .LVU216
 884 0048 AA27     		movs	r7, #170
 885 004a 8DF80170 		strb	r7, [sp, #1]
 297:Src/ble_e95.c ****         data_buf[L_THREE] = (out_data_len + L_ELEVEN) >> V_EIGHT;
 886              		.loc 3 297 9 is_stmt 1 view .LVU217
 297:Src/ble_e95.c ****         data_buf[L_THREE] = (out_data_len + L_ELEVEN) >> V_EIGHT;
 887              		.loc 3 297 27 is_stmt 0 view .LVU218
 888 004e 0B34     		adds	r4, r4, #11
 297:Src/ble_e95.c ****         data_buf[L_THREE] = (out_data_len + L_ELEVEN) >> V_EIGHT;
 889              		.loc 3 297 25 view .LVU219
 890 0050 8DF80240 		strb	r4, [sp, #2]
 298:Src/ble_e95.c ****         data_buf[L_FOUR] = ENPT_TINA_AES;     /*3AES*/
 891              		.loc 3 298 9 is_stmt 1 view .LVU220
 298:Src/ble_e95.c ****         data_buf[L_FOUR] = ENPT_TINA_AES;     /*3AES*/
 892              		.loc 3 298 43 is_stmt 0 view .LVU221
 893 0054 05F10B06 		add	r6, r5, #11
 894              	.LVL74:
 298:Src/ble_e95.c ****         data_buf[L_FOUR] = ENPT_TINA_AES;     /*3AES*/
 895              		.loc 3 298 55 view .LVU222
 896 0058 3312     		asrs	r3, r6, #8
 298:Src/ble_e95.c ****         data_buf[L_FOUR] = ENPT_TINA_AES;     /*3AES*/
 897              		.loc 3 298 27 view .LVU223
 898 005a 8DF80330 		strb	r3, [sp, #3]
 299:Src/ble_e95.c ****         data_buf[L_FIVE] = (uint8_t)CUSTOMER_NUM;     /*0x101*/
 899              		.loc 3 299 9 is_stmt 1 view .LVU224
 299:Src/ble_e95.c ****         data_buf[L_FIVE] = (uint8_t)CUSTOMER_NUM;     /*0x101*/
 900              		.loc 3 299 26 is_stmt 0 view .LVU225
 901 005e 0323     		movs	r3, #3
 902 0060 8DF80430 		strb	r3, [sp, #4]
 300:Src/ble_e95.c ****         data_buf[L_SIX] = CUSTOMER_NUM >> V_EIGHT;
 903              		.loc 3 300 9 is_stmt 1 view .LVU226
 300:Src/ble_e95.c ****         data_buf[L_SIX] = CUSTOMER_NUM >> V_EIGHT;
 904              		.loc 3 300 26 is_stmt 0 view .LVU227
 905 0064 1023     		movs	r3, #16
 906 0066 8DF80530 		strb	r3, [sp, #5]
 301:Src/ble_e95.c ****         data_buf[L_SEVEN+out_data_len] = V_ZERO;     /*:0*/
 907              		.loc 3 301 9 is_stmt 1 view .LVU228
 301:Src/ble_e95.c ****         data_buf[L_SEVEN+out_data_len] = V_ZERO;     /*:0*/
 908              		.loc 3 301 25 is_stmt 0 view .LVU229
 909 006a 8DF80630 		strb	r3, [sp, #6]
 302:Src/ble_e95.c ****         data_buf[L_EIGHT+out_data_len] = V_ZERO;
 910              		.loc 3 302 9 is_stmt 1 view .LVU230
 302:Src/ble_e95.c ****         data_buf[L_EIGHT+out_data_len] = V_ZERO;
 911              		.loc 3 302 25 is_stmt 0 view .LVU231
 912 006e E91D     		adds	r1, r5, #7
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 77


 302:Src/ble_e95.c ****         data_buf[L_EIGHT+out_data_len] = V_ZERO;
 913              		.loc 3 302 40 view .LVU232
 914 0070 0024     		movs	r4, #0
 915 0072 0DF80140 		strb	r4, [sp, r1]
 303:Src/ble_e95.c ****         data_buf[L_NINE+out_data_len] = xor_check(data_buf, out_data_len+V_SEVEN);
 916              		.loc 3 303 9 is_stmt 1 view .LVU233
 303:Src/ble_e95.c ****         data_buf[L_NINE+out_data_len] = xor_check(data_buf, out_data_len+V_SEVEN);
 917              		.loc 3 303 25 is_stmt 0 view .LVU234
 918 0076 05F10803 		add	r3, r5, #8
 303:Src/ble_e95.c ****         data_buf[L_NINE+out_data_len] = xor_check(data_buf, out_data_len+V_SEVEN);
 919              		.loc 3 303 40 view .LVU235
 920 007a 0DF80340 		strb	r4, [sp, r3]
 304:Src/ble_e95.c ****         data_buf[L_TEN+out_data_len] = FRAME_TERMINATOR;     /*0xaa*/
 921              		.loc 3 304 9 is_stmt 1 view .LVU236
 304:Src/ble_e95.c ****         data_buf[L_TEN+out_data_len] = FRAME_TERMINATOR;     /*0xaa*/
 922              		.loc 3 304 24 is_stmt 0 view .LVU237
 923 007e 05F10908 		add	r8, r5, #9
 304:Src/ble_e95.c ****         data_buf[L_TEN+out_data_len] = FRAME_TERMINATOR;     /*0xaa*/
 924              		.loc 3 304 41 view .LVU238
 925 0082 89B2     		uxth	r1, r1
 926 0084 6846     		mov	r0, sp
 927 0086 FFF7FEFF 		bl	xor_check
 928              	.LVL75:
 304:Src/ble_e95.c ****         data_buf[L_TEN+out_data_len] = FRAME_TERMINATOR;     /*0xaa*/
 929              		.loc 3 304 39 view .LVU239
 930 008a 0DF80800 		strb	r0, [sp, r8]
 305:Src/ble_e95.c ****         //g_res_e92_data_len = V_ELEVEN+out_data_len;i++
 931              		.loc 3 305 9 is_stmt 1 view .LVU240
 305:Src/ble_e95.c ****         //g_res_e92_data_len = V_ELEVEN+out_data_len;i++
 932              		.loc 3 305 23 is_stmt 0 view .LVU241
 933 008e 0A35     		adds	r5, r5, #10
 934              	.LVL76:
 305:Src/ble_e95.c ****         //g_res_e92_data_len = V_ELEVEN+out_data_len;i++
 935              		.loc 3 305 38 view .LVU242
 936 0090 0DF80570 		strb	r7, [sp, r5]
 308:Src/ble_e95.c ****         printf("send data:");
 937              		.loc 3 308 9 is_stmt 1 view .LVU243
 938 0094 6FF07F43 		mvn	r3, #-16777216
 939 0098 B2B2     		uxth	r2, r6
 940 009a 6946     		mov	r1, sp
 941 009c 0948     		ldr	r0, .L53+4
 942 009e FFF7FEFF 		bl	HAL_UART_Transmit
 943              	.LVL77:
 309:Src/ble_e95.c ****         for(uint8_t i = V_ZERO; i < (out_data_len+V_ELEVEN); i++)
 944              		.loc 3 309 9 view .LVU244
 945 00a2 0948     		ldr	r0, .L53+8
 946 00a4 FFF7FEFF 		bl	printf
 947              	.LVL78:
 310:Src/ble_e95.c ****         {
 948              		.loc 3 310 9 view .LVU245
 949              	.LBB28:
 310:Src/ble_e95.c ****         {
 950              		.loc 3 310 13 view .LVU246
 310:Src/ble_e95.c ****         {
 951              		.loc 3 310 9 is_stmt 0 view .LVU247
 952 00a8 06E0     		b	.L48
 953              	.LVL79:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 78


 954              	.L49:
 312:Src/ble_e95.c ****         }
 955              		.loc 3 312 13 is_stmt 1 discriminator 3 view .LVU248
 956 00aa 1DF80410 		ldrb	r1, [sp, r4]	@ zero_extendqisi2
 957 00ae 0748     		ldr	r0, .L53+12
 958 00b0 FFF7FEFF 		bl	printf
 959              	.LVL80:
 310:Src/ble_e95.c ****         {
 960              		.loc 3 310 62 discriminator 3 view .LVU249
 310:Src/ble_e95.c ****         {
 961              		.loc 3 310 63 is_stmt 0 discriminator 3 view .LVU250
 962 00b4 0134     		adds	r4, r4, #1
 963              	.LVL81:
 310:Src/ble_e95.c ****         {
 964              		.loc 3 310 63 discriminator 3 view .LVU251
 965 00b6 E4B2     		uxtb	r4, r4
 966              	.LVL82:
 967              	.L48:
 310:Src/ble_e95.c ****         {
 968              		.loc 3 310 33 is_stmt 1 discriminator 1 view .LVU252
 310:Src/ble_e95.c ****         {
 969              		.loc 3 310 9 is_stmt 0 discriminator 1 view .LVU253
 970 00b8 A542     		cmp	r5, r4
 971 00ba F6DA     		bge	.L49
 972 00bc B1E7     		b	.L46
 973              	.L54:
 974 00be 00BF     		.align	2
 975              	.L53:
 976 00c0 14000000 		.word	.LC13
 977 00c4 00000000 		.word	hlpuart1
 978 00c8 00000000 		.word	.LC11
 979 00cc 0C000000 		.word	.LC12
 980              	.LBE28:
 981              		.cfi_endproc
 982              	.LFE318:
 984              		.section	.rodata.memcpy_buf_to_strcut.str1.4,"aMS",%progbits,1
 985              		.align	2
 986              	.LC14:
 987 0000 25642000 		.ascii	"%d \000"
 988              		.align	2
 989              	.LC15:
 990 0004 6D5F6461 		.ascii	"m_data_len = %d\012\000"
 990      74615F6C 
 990      656E203D 
 990      2025640A 
 990      00
 991 0015 000000   		.align	2
 992              	.LC16:
 993 0018 64656372 		.ascii	"decrypt error!\000"
 993      79707420 
 993      6572726F 
 993      722100
 994 0027 00       		.align	2
 995              	.LC17:
 996 0028 64656372 		.ascii	"decrypt data:\000"
 996      79707420 
 996      64617461 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 79


 996      3A00
 997 0036 0000     		.align	2
 998              	.LC18:
 999 0038 25303278 		.ascii	"%02x\000"
 999      00
 1000 003d 000000   		.align	2
 1001              	.LC19:
 1002 0040 68656164 		.ascii	"head err!\015\000"
 1002      20657272 
 1002      210D00
 1003 004b 00       		.align	2
 1004              	.LC20:
 1005 004c 64617461 		.ascii	"data length error!\015\000"
 1005      206C656E 
 1005      67746820 
 1005      6572726F 
 1005      72210D00 
 1006              		.align	2
 1007              	.LC21:
 1008 0060 70737420 		.ascii	"pst err\357\274\201\000"
 1008      657272EF 
 1008      BC8100
 1009              		.section	.text.memcpy_buf_to_strcut,"ax",%progbits
 1010              		.align	1
 1011              		.global	memcpy_buf_to_strcut
 1012              		.syntax unified
 1013              		.thumb
 1014              		.thumb_func
 1015              		.fpu fpv4-sp-d16
 1017              	memcpy_buf_to_strcut:
 1018              	.LVL83:
 1019              	.LFB320:
 357:Src/ble_e95.c **** 
 358:Src/ble_e95.c **** /***************************************************************
 359:Src/ble_e95.c **** * brief  memcpy receive data to struct
 360:Src/ble_e95.c **** * param  uint8_t *rev_buf:ble data; uint8_t counter:ble data length;
 361:Src/ble_e95.c **** * unsigned char *output:data decrypted by AES.
 362:Src/ble_e95.c **** * return null
 363:Src/ble_e95.c **** **************************************************************/
 364:Src/ble_e95.c **** uint8_t memcpy_buf_to_strcut(uint8_t *rev_buf, \
 365:Src/ble_e95.c ****                          uint8_t counter, \
 366:Src/ble_e95.c ****                          unsigned char *output)
 367:Src/ble_e95.c **** {
 1020              		.loc 3 367 1 is_stmt 1 view -0
 1021              		.cfi_startproc
 1022              		@ args = 0, pretend = 0, frame = 0
 1023              		@ frame_needed = 0, uses_anonymous_args = 0
 1024              		.loc 3 367 1 is_stmt 0 view .LVU255
 1025 0000 70B5     		push	{r4, r5, r6, lr}
 1026              	.LCFI13:
 1027              		.cfi_def_cfa_offset 16
 1028              		.cfi_offset 4, -16
 1029              		.cfi_offset 5, -12
 1030              		.cfi_offset 6, -8
 1031              		.cfi_offset 14, -4
 368:Src/ble_e95.c ****     uint16_t m_data_len = V_ZERO;
 1032              		.loc 3 368 5 is_stmt 1 view .LVU256
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 80


 1033              	.LVL84:
 369:Src/ble_e95.c ****     /**/
 370:Src/ble_e95.c ****     if((rev_buf != NULL) && (output != NULL) && (counter != L_ZERO))
 1034              		.loc 3 370 5 view .LVU257
 1035              		.loc 3 370 7 is_stmt 0 view .LVU258
 1036 0002 0028     		cmp	r0, #0
 1037 0004 7CD0     		beq	.L56
 1038 0006 1546     		mov	r5, r2
 1039 0008 0646     		mov	r6, r0
 1040              		.loc 3 370 26 discriminator 1 view .LVU259
 1041 000a 002A     		cmp	r2, #0
 1042 000c 78D0     		beq	.L56
 1043              		.loc 3 370 46 discriminator 2 view .LVU260
 1044 000e 0029     		cmp	r1, #0
 1045 0010 76D0     		beq	.L56
 371:Src/ble_e95.c ****     {
 372:Src/ble_e95.c ****         new_protocol_fram.first_head = rev_buf[V_ZERO];
 1046              		.loc 3 372 9 is_stmt 1 view .LVU261
 1047              		.loc 3 372 47 is_stmt 0 view .LVU262
 1048 0012 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1049              		.loc 3 372 38 view .LVU263
 1050 0014 3D4A     		ldr	r2, .L71
 1051              	.LVL85:
 1052              		.loc 3 372 38 view .LVU264
 1053 0016 1370     		strb	r3, [r2]
 373:Src/ble_e95.c ****         new_protocol_fram.second_head = rev_buf[V_ONE];
 1054              		.loc 3 373 9 is_stmt 1 view .LVU265
 1055              		.loc 3 373 39 is_stmt 0 view .LVU266
 1056 0018 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 1057 001a 5370     		strb	r3, [r2, #1]
 374:Src/ble_e95.c ****         new_protocol_fram.data_len = (uint16_t)(rev_buf[V_THREE] << V_EIGHT) + rev_buf[V_TWO];
 1058              		.loc 3 374 9 is_stmt 1 view .LVU267
 1059              		.loc 3 374 56 is_stmt 0 view .LVU268
 1060 001c C178     		ldrb	r1, [r0, #3]	@ zero_extendqisi2
 1061              	.LVL86:
 1062              		.loc 3 374 87 view .LVU269
 1063 001e 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 1064              		.loc 3 374 78 view .LVU270
 1065 0020 03EB0123 		add	r3, r3, r1, lsl #8
 1066 0024 9BB2     		uxth	r3, r3
 1067              		.loc 3 374 36 view .LVU271
 1068 0026 5380     		strh	r3, [r2, #2]	@ movhi
 375:Src/ble_e95.c ****         if((new_protocol_fram.data_len == g_usart1_tx_len) && (g_usart1_tx_len <= MAX_RECEIVE_DATA)
 1069              		.loc 3 375 9 is_stmt 1 view .LVU272
 1070              		.loc 3 375 40 is_stmt 0 view .LVU273
 1071 0028 394A     		ldr	r2, .L71+4
 1072 002a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 1073              		.loc 3 375 11 view .LVU274
 1074 002c 9342     		cmp	r3, r2
 1075 002e 62D1     		bne	.L57
 376:Src/ble_e95.c ****         {
 377:Src/ble_e95.c ****             if((new_protocol_fram.first_head == FRAME_FIRST_HAED) && (new_protocol_fram.second_head
 1076              		.loc 3 377 13 is_stmt 1 view .LVU275
 1077              		.loc 3 377 67 is_stmt 0 view .LVU276
 1078 0030 364B     		ldr	r3, .L71
 1079 0032 1A88     		ldrh	r2, [r3]
 1080              		.loc 3 377 15 view .LVU277
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 81


 1081 0034 45F2CA53 		movw	r3, #21962
 1082 0038 9A42     		cmp	r2, r3
 1083 003a 57D1     		bne	.L68
 1084              	.LBB29:
 378:Src/ble_e95.c ****             {
 379:Src/ble_e95.c ****                 for(uint8_t i = V_SEVEN; i <= 22; i++)
 1085              		.loc 3 379 29 view .LVU278
 1086 003c 0724     		movs	r4, #7
 1087              	.LVL87:
 1088              	.L58:
 1089              		.loc 3 379 42 is_stmt 1 discriminator 1 view .LVU279
 1090              		.loc 3 379 17 is_stmt 0 discriminator 1 view .LVU280
 1091 003e 162C     		cmp	r4, #22
 1092 0040 06D8     		bhi	.L69
 380:Src/ble_e95.c ****                 {
 381:Src/ble_e95.c ****                     printf("%d ", rev_buf[i]);
 1093              		.loc 3 381 21 is_stmt 1 discriminator 3 view .LVU281
 1094 0042 315D     		ldrb	r1, [r6, r4]	@ zero_extendqisi2
 1095 0044 3348     		ldr	r0, .L71+8
 1096 0046 FFF7FEFF 		bl	printf
 1097              	.LVL88:
 379:Src/ble_e95.c ****                 {
 1098              		.loc 3 379 51 discriminator 3 view .LVU282
 379:Src/ble_e95.c ****                 {
 1099              		.loc 3 379 52 is_stmt 0 discriminator 3 view .LVU283
 1100 004a 0134     		adds	r4, r4, #1
 1101              	.LVL89:
 379:Src/ble_e95.c ****                 {
 1102              		.loc 3 379 52 discriminator 3 view .LVU284
 1103 004c E4B2     		uxtb	r4, r4
 1104              	.LVL90:
 379:Src/ble_e95.c ****                 {
 1105              		.loc 3 379 52 discriminator 3 view .LVU285
 1106 004e F6E7     		b	.L58
 1107              	.L69:
 379:Src/ble_e95.c ****                 {
 1108              		.loc 3 379 52 discriminator 3 view .LVU286
 1109              	.LBE29:
 382:Src/ble_e95.c ****                 }
 383:Src/ble_e95.c ****                 printf("\n");
 1110              		.loc 3 383 17 is_stmt 1 view .LVU287
 1111 0050 0A20     		movs	r0, #10
 1112 0052 FFF7FEFF 		bl	putchar
 1113              	.LVL91:
 384:Src/ble_e95.c ****                 new_protocol_fram.encrypt_type = rev_buf[V_FOUR];
 1114              		.loc 3 384 17 view .LVU288
 1115              		.loc 3 384 48 is_stmt 0 view .LVU289
 1116 0056 3279     		ldrb	r2, [r6, #4]	@ zero_extendqisi2
 1117 0058 2C4B     		ldr	r3, .L71
 1118 005a 1A71     		strb	r2, [r3, #4]
 385:Src/ble_e95.c ****                 new_protocol_fram.customer_num = (uint16_t)(rev_buf[V_SIX] << V_EIGHT)+ rev_buf[V_F
 1119              		.loc 3 385 17 is_stmt 1 view .LVU290
 1120              		.loc 3 385 68 is_stmt 0 view .LVU291
 1121 005c B179     		ldrb	r1, [r6, #6]	@ zero_extendqisi2
 1122              		.loc 3 385 96 view .LVU292
 1123 005e 7279     		ldrb	r2, [r6, #5]	@ zero_extendqisi2
 1124              		.loc 3 385 87 view .LVU293
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 82


 1125 0060 02EB0122 		add	r2, r2, r1, lsl #8
 1126              		.loc 3 385 48 view .LVU294
 1127 0064 DA80     		strh	r2, [r3, #6]	@ movhi
 386:Src/ble_e95.c ****                 new_protocol_fram.sign_l = rev_buf[new_protocol_fram.data_len-L_FOUR];
 1128              		.loc 3 386 17 is_stmt 1 view .LVU295
 1129              		.loc 3 386 69 is_stmt 0 view .LVU296
 1130 0066 5988     		ldrh	r1, [r3, #2]
 1131              		.loc 3 386 51 view .LVU297
 1132 0068 7218     		adds	r2, r6, r1
 1133 006a 12F8040C 		ldrb	r0, [r2, #-4]	@ zero_extendqisi2
 1134              		.loc 3 386 42 view .LVU298
 1135 006e 83F80D01 		strb	r0, [r3, #269]
 387:Src/ble_e95.c ****                 new_protocol_fram.sign_h = rev_buf[new_protocol_fram.data_len-L_THREE];
 1136              		.loc 3 387 17 is_stmt 1 view .LVU299
 1137              		.loc 3 387 51 is_stmt 0 view .LVU300
 1138 0072 12F8030C 		ldrb	r0, [r2, #-3]	@ zero_extendqisi2
 1139              		.loc 3 387 42 view .LVU301
 1140 0076 83F80E01 		strb	r0, [r3, #270]
 388:Src/ble_e95.c ****                 new_protocol_fram.bcc = rev_buf[new_protocol_fram.data_len-L_TWO];
 1141              		.loc 3 388 17 is_stmt 1 view .LVU302
 1142              		.loc 3 388 48 is_stmt 0 view .LVU303
 1143 007a 12F8020C 		ldrb	r0, [r2, #-2]	@ zero_extendqisi2
 1144              		.loc 3 388 39 view .LVU304
 1145 007e 83F80F01 		strb	r0, [r3, #271]
 389:Src/ble_e95.c ****                 new_protocol_fram.terminator = rev_buf[new_protocol_fram.data_len-L_ONE];
 1146              		.loc 3 389 17 is_stmt 1 view .LVU305
 1147              		.loc 3 389 55 is_stmt 0 view .LVU306
 1148 0082 12F8012C 		ldrb	r2, [r2, #-1]	@ zero_extendqisi2
 1149              		.loc 3 389 46 view .LVU307
 1150 0086 83F81021 		strb	r2, [r3, #272]
 390:Src/ble_e95.c ****                 m_data_len = Decrypt(&rev_buf[V_SEVEN], new_protocol_fram.data_len - L_ELEVEN, outp
 1151              		.loc 3 390 17 is_stmt 1 view .LVU308
 1152              		.loc 3 390 30 is_stmt 0 view .LVU309
 1153 008a 2A46     		mov	r2, r5
 1154 008c 0B39     		subs	r1, r1, #11
 1155 008e F01D     		adds	r0, r6, #7
 1156 0090 FFF7FEFF 		bl	Decrypt
 1157              	.LVL92:
 1158              		.loc 3 390 28 view .LVU310
 1159 0094 84B2     		uxth	r4, r0
 1160              	.LVL93:
 391:Src/ble_e95.c ****                 printf("m_data_len = %d\n", m_data_len);
 1161              		.loc 3 391 17 is_stmt 1 view .LVU311
 1162 0096 2146     		mov	r1, r4
 1163 0098 1F48     		ldr	r0, .L71+12
 1164 009a FFF7FEFF 		bl	printf
 1165              	.LVL94:
 392:Src/ble_e95.c ****                 if(m_data_len == 0)     /*0*/
 1166              		.loc 3 392 17 view .LVU312
 1167              		.loc 3 392 19 is_stmt 0 view .LVU313
 1168 009e 1CB9     		cbnz	r4, .L61
 393:Src/ble_e95.c ****                 {
 394:Src/ble_e95.c ****                     printf("decrypt error!");
 1169              		.loc 3 394 21 is_stmt 1 view .LVU314
 1170 00a0 1E48     		ldr	r0, .L71+16
 1171 00a2 FFF7FEFF 		bl	printf
 1172              	.LVL95:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 83


 1173 00a6 2FE0     		b	.L62
 1174              	.L61:
 395:Src/ble_e95.c ****                 }
 396:Src/ble_e95.c ****                 else
 397:Src/ble_e95.c ****                 {
 398:Src/ble_e95.c ****                     printf("decrypt data:");
 1175              		.loc 3 398 21 view .LVU315
 1176 00a8 1D48     		ldr	r0, .L71+20
 1177 00aa FFF7FEFF 		bl	printf
 1178              	.LVL96:
 399:Src/ble_e95.c ****                     for(uint8_t i = 0; i < m_data_len; i++)
 1179              		.loc 3 399 21 view .LVU316
 1180              	.LBB30:
 1181              		.loc 3 399 25 view .LVU317
 1182              		.loc 3 399 33 is_stmt 0 view .LVU318
 1183 00ae 0026     		movs	r6, #0
 1184              	.LVL97:
 1185              	.L63:
 1186              		.loc 3 399 40 is_stmt 1 discriminator 1 view .LVU319
 1187              		.loc 3 399 42 is_stmt 0 discriminator 1 view .LVU320
 1188 00b0 B3B2     		uxth	r3, r6
 1189              		.loc 3 399 21 discriminator 1 view .LVU321
 1190 00b2 A342     		cmp	r3, r4
 1191 00b4 06D2     		bcs	.L70
 400:Src/ble_e95.c ****                     {
 401:Src/ble_e95.c ****                         printf("%02x",output[i]);
 1192              		.loc 3 401 25 is_stmt 1 discriminator 3 view .LVU322
 1193 00b6 A95D     		ldrb	r1, [r5, r6]	@ zero_extendqisi2
 1194 00b8 1A48     		ldr	r0, .L71+24
 1195 00ba FFF7FEFF 		bl	printf
 1196              	.LVL98:
 399:Src/ble_e95.c ****                     for(uint8_t i = 0; i < m_data_len; i++)
 1197              		.loc 3 399 56 discriminator 3 view .LVU323
 399:Src/ble_e95.c ****                     for(uint8_t i = 0; i < m_data_len; i++)
 1198              		.loc 3 399 57 is_stmt 0 discriminator 3 view .LVU324
 1199 00be 0136     		adds	r6, r6, #1
 1200              	.LVL99:
 399:Src/ble_e95.c ****                     for(uint8_t i = 0; i < m_data_len; i++)
 1201              		.loc 3 399 57 discriminator 3 view .LVU325
 1202 00c0 F6B2     		uxtb	r6, r6
 1203              	.LVL100:
 399:Src/ble_e95.c ****                     for(uint8_t i = 0; i < m_data_len; i++)
 1204              		.loc 3 399 57 discriminator 3 view .LVU326
 1205 00c2 F5E7     		b	.L63
 1206              	.L70:
 399:Src/ble_e95.c ****                     for(uint8_t i = 0; i < m_data_len; i++)
 1207              		.loc 3 399 57 discriminator 3 view .LVU327
 1208              	.LBE30:
 402:Src/ble_e95.c ****                     }
 403:Src/ble_e95.c ****                     new_protocol_fram.board_num = output[V_ZERO];
 1209              		.loc 3 403 21 is_stmt 1 view .LVU328
 1210              		.loc 3 403 57 is_stmt 0 view .LVU329
 1211 00c4 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 1212              		.loc 3 403 49 view .LVU330
 1213 00c6 1148     		ldr	r0, .L71
 1214 00c8 0372     		strb	r3, [r0, #8]
 404:Src/ble_e95.c ****                     new_protocol_fram.package_num = output[V_ONE];
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 84


 1215              		.loc 3 404 21 is_stmt 1 view .LVU331
 1216              		.loc 3 404 51 is_stmt 0 view .LVU332
 1217 00ca 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 1218 00cc 4372     		strb	r3, [r0, #9]
 405:Src/ble_e95.c ****                     new_protocol_fram.Product_line = output[V_TWO];
 1219              		.loc 3 405 21 is_stmt 1 view .LVU333
 1220              		.loc 3 405 52 is_stmt 0 view .LVU334
 1221 00ce AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 1222 00d0 8372     		strb	r3, [r0, #10]
 406:Src/ble_e95.c ****                     new_protocol_fram.cmd_type = output[V_THREE];
 1223              		.loc 3 406 21 is_stmt 1 view .LVU335
 1224              		.loc 3 406 48 is_stmt 0 view .LVU336
 1225 00d2 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1226 00d4 C372     		strb	r3, [r0, #11]
 407:Src/ble_e95.c ****                     new_protocol_fram.info_len = (uint16_t)(output[V_FIVE] << V_EIGHT)+ output[V_FO
 1227              		.loc 3 407 21 is_stmt 1 view .LVU337
 1228              		.loc 3 407 67 is_stmt 0 view .LVU338
 1229 00d6 6B79     		ldrb	r3, [r5, #5]	@ zero_extendqisi2
 1230              		.loc 3 407 95 view .LVU339
 1231 00d8 2A79     		ldrb	r2, [r5, #4]	@ zero_extendqisi2
 1232              		.loc 3 407 87 view .LVU340
 1233 00da 02EB0322 		add	r2, r2, r3, lsl #8
 1234 00de 92B2     		uxth	r2, r2
 1235              		.loc 3 407 48 view .LVU341
 1236 00e0 8281     		strh	r2, [r0, #12]	@ movhi
 408:Src/ble_e95.c ****                     memcpy(new_protocol_fram.info_buf,&output[V_SIX],new_protocol_fram.info_len);
 1237              		.loc 3 408 21 is_stmt 1 view .LVU342
 1238 00e2 A91D     		adds	r1, r5, #6
 1239 00e4 0E30     		adds	r0, r0, #14
 1240 00e6 FFF7FEFF 		bl	memcpy
 1241              	.LVL101:
 1242 00ea 0DE0     		b	.L62
 1243              	.LVL102:
 1244              	.L68:
 409:Src/ble_e95.c ****                 }
 410:Src/ble_e95.c ****             }
 411:Src/ble_e95.c ****             else
 412:Src/ble_e95.c ****             {
 413:Src/ble_e95.c ****                 printf("head err!\r\n");
 1245              		.loc 3 413 17 view .LVU343
 1246 00ec 0E48     		ldr	r0, .L71+28
 1247              	.LVL103:
 1248              		.loc 3 413 17 is_stmt 0 view .LVU344
 1249 00ee FFF7FEFF 		bl	puts
 1250              	.LVL104:
 368:Src/ble_e95.c ****     /**/
 1251              		.loc 3 368 14 view .LVU345
 1252 00f2 0024     		movs	r4, #0
 1253 00f4 08E0     		b	.L62
 1254              	.LVL105:
 1255              	.L57:
 414:Src/ble_e95.c ****             }
 415:Src/ble_e95.c ****         }
 416:Src/ble_e95.c ****         else 
 417:Src/ble_e95.c ****         {
 418:Src/ble_e95.c ****             printf("data length error!\r\n");
 1256              		.loc 3 418 13 is_stmt 1 view .LVU346
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 85


 1257 00f6 0D48     		ldr	r0, .L71+32
 1258              	.LVL106:
 1259              		.loc 3 418 13 is_stmt 0 view .LVU347
 1260 00f8 FFF7FEFF 		bl	puts
 1261              	.LVL107:
 368:Src/ble_e95.c ****     /**/
 1262              		.loc 3 368 14 view .LVU348
 1263 00fc 0024     		movs	r4, #0
 1264 00fe 03E0     		b	.L62
 1265              	.LVL108:
 1266              	.L56:
 419:Src/ble_e95.c ****         }
 420:Src/ble_e95.c ****     }
 421:Src/ble_e95.c ****     else
 422:Src/ble_e95.c ****     {
 423:Src/ble_e95.c ****         printf("pst err");
 1267              		.loc 3 423 9 is_stmt 1 view .LVU349
 1268 0100 0B48     		ldr	r0, .L71+36
 1269              	.LVL109:
 1270              		.loc 3 423 9 is_stmt 0 view .LVU350
 1271 0102 FFF7FEFF 		bl	printf
 1272              	.LVL110:
 368:Src/ble_e95.c ****     /**/
 1273              		.loc 3 368 14 view .LVU351
 1274 0106 0024     		movs	r4, #0
 1275              	.LVL111:
 1276              	.L62:
 424:Src/ble_e95.c ****     }
 425:Src/ble_e95.c ****     return m_data_len;
 1277              		.loc 3 425 5 is_stmt 1 view .LVU352
 426:Src/ble_e95.c **** }
 1278              		.loc 3 426 1 is_stmt 0 view .LVU353
 1279 0108 E0B2     		uxtb	r0, r4
 1280 010a 70BD     		pop	{r4, r5, r6, pc}
 1281              	.LVL112:
 1282              	.L72:
 1283              		.loc 3 426 1 view .LVU354
 1284              		.align	2
 1285              	.L71:
 1286 010c 00000000 		.word	.LANCHOR11
 1287 0110 00000000 		.word	.LANCHOR12
 1288 0114 00000000 		.word	.LC14
 1289 0118 04000000 		.word	.LC15
 1290 011c 18000000 		.word	.LC16
 1291 0120 28000000 		.word	.LC17
 1292 0124 38000000 		.word	.LC18
 1293 0128 40000000 		.word	.LC19
 1294 012c 4C000000 		.word	.LC20
 1295 0130 60000000 		.word	.LC21
 1296              		.cfi_endproc
 1297              	.LFE320:
 1299              		.section	.rodata.usart1_recv_data_check.str1.4,"aMS",%progbits,1
 1300              		.align	2
 1301              	.LC22:
 1302 0000 72656365 		.ascii	"receive data:\000"
 1302      69766520 
 1302      64617461 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 86


 1302      3A00
 1303 000e 0000     		.align	2
 1304              	.LC23:
 1305 0010 25303278 		.ascii	"%02x\012\000"
 1305      0A00
 1306 0016 0000     		.align	2
 1307              	.LC24:
 1308 0018 55534152 		.ascii	"USART_PROTOCOL_OK!\000"
 1308      545F5052 
 1308      4F544F43 
 1308      4F4C5F4F 
 1308      4B2100
 1309 002b 00       		.align	2
 1310              	.LC25:
 1311 002c 55534152 		.ascii	"USART_PROTOCOL_LEN_ERR!\000"
 1311      545F5052 
 1311      4F544F43 
 1311      4F4C5F4C 
 1311      454E5F45 
 1312              		.align	2
 1313              	.LC26:
 1314 0044 55534152 		.ascii	"USART_PROTOCOL_HEAD_ERR!\000"
 1314      545F5052 
 1314      4F544F43 
 1314      4F4C5F48 
 1314      4541445F 
 1315 005d 000000   		.align	2
 1316              	.LC27:
 1317 0060 6D656D63 		.ascii	"memcpy to struct!\000"
 1317      70792074 
 1317      6F207374 
 1317      72756374 
 1317      2100
 1318 0072 0000     		.align	2
 1319              	.LC28:
 1320 0074 6D5F6263 		.ascii	"m_bcc=%02X\000"
 1320      633D2530 
 1320      325800
 1321 007f 00       		.align	2
 1322              	.LC29:
 1323 0080 6E65775F 		.ascii	"new_protocol_fram.data_len=%04X\000"
 1323      70726F74 
 1323      6F636F6C 
 1323      5F667261 
 1323      6D2E6461 
 1324              		.align	2
 1325              	.LC30:
 1326 00a0 6E65775F 		.ascii	"new_protocol_fram.encrypt_type=%02X\000"
 1326      70726F74 
 1326      6F636F6C 
 1326      5F667261 
 1326      6D2E656E 
 1327              		.align	2
 1328              	.LC31:
 1329 00c4 6E65775F 		.ascii	"new_protocol_fram.customer_num=%02X\000"
 1329      70726F74 
 1329      6F636F6C 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 87


 1329      5F667261 
 1329      6D2E6375 
 1330              		.align	2
 1331              	.LC32:
 1332 00e8 6E65775F 		.ascii	"new_protocol_fram.board_num=%02X\000"
 1332      70726F74 
 1332      6F636F6C 
 1332      5F667261 
 1332      6D2E626F 
 1333 0109 000000   		.align	2
 1334              	.LC33:
 1335 010c 6E65775F 		.ascii	"new_protocol_fram.Product_line=%02X\000"
 1335      70726F74 
 1335      6F636F6C 
 1335      5F667261 
 1335      6D2E5072 
 1336              		.align	2
 1337              	.LC34:
 1338 0130 6E65775F 		.ascii	"new_protocol_fram.cmd_type=%02X\000"
 1338      70726F74 
 1338      6F636F6C 
 1338      5F667261 
 1338      6D2E636D 
 1339              		.align	2
 1340              	.LC35:
 1341 0150 6E65775F 		.ascii	"new_protocol_fram.info_len=%02x\015\012\000"
 1341      70726F74 
 1341      6F636F6C 
 1341      5F667261 
 1341      6D2E696E 
 1342 0172 0000     		.align	2
 1343              	.LC36:
 1344 0174 6D5F696E 		.ascii	"m_info_len = %02x\015\012\000"
 1344      666F5F6C 
 1344      656E203D 
 1344      20253032 
 1344      780D0A00 
 1345              		.align	2
 1346              	.LC37:
 1347 0188 55415254 		.ascii	"UART_RECEIVE_SUCCESS\015\000"
 1347      5F524543 
 1347      45495645 
 1347      5F535543 
 1347      43455353 
 1348 019e 0000     		.align	2
 1349              	.LC38:
 1350 01a0 55415254 		.ascii	"UART_RECEIVE_SIGN_ERR\015\000"
 1350      5F524543 
 1350      45495645 
 1350      5F534947 
 1350      4E5F4552 
 1351 01b7 00       		.align	2
 1352              	.LC39:
 1353 01b8 55415254 		.ascii	"UART_RECEIVE_TERMINATOR_ERR\015\000"
 1353      5F524543 
 1353      45495645 
 1353      5F544552 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 88


 1353      4D494E41 
 1354 01d5 000000   		.align	2
 1355              	.LC40:
 1356 01d8 55415254 		.ascii	"UART_RECEIVE_BCC_ERR\015\000"
 1356      5F524543 
 1356      45495645 
 1356      5F424343 
 1356      5F455252 
 1357 01ee 0000     		.align	2
 1358              	.LC41:
 1359 01f0 55415254 		.ascii	"UART_RECEIVE_INFO_LEN_ERR\015\000"
 1359      5F524543 
 1359      45495645 
 1359      5F494E46 
 1359      4F5F4C45 
 1360 020b 00       		.align	2
 1361              	.LC42:
 1362 020c 55415254 		.ascii	"UART_RECEIVE_CMD_TYPE_ERR\015\000"
 1362      5F524543 
 1362      45495645 
 1362      5F434D44 
 1362      5F545950 
 1363 0227 00       		.align	2
 1364              	.LC43:
 1365 0228 55415254 		.ascii	"UART_RECEIVE_BOARD_NUM_ERR\015\000"
 1365      5F524543 
 1365      45495645 
 1365      5F424F41 
 1365      52445F4E 
 1366              		.align	2
 1367              	.LC44:
 1368 0244 55415254 		.ascii	"UART_RECEIVE_CUST_NUM_ERR\015\000"
 1368      5F524543 
 1368      45495645 
 1368      5F435553 
 1368      545F4E55 
 1369 025f 00       		.align	2
 1370              	.LC45:
 1371 0260 55415254 		.ascii	"UART_RECEIVE_ENCRYPT_TYPE_ERR\015\000"
 1371      5F524543 
 1371      45495645 
 1371      5F454E43 
 1371      52595054 
 1372 027f 00       		.align	2
 1373              	.LC46:
 1374 0280 55415254 		.ascii	"UART_RECEIVE_LEN_ERR\015\000"
 1374      5F524543 
 1374      45495645 
 1374      5F4C454E 
 1374      5F455252 
 1375 0296 0000     		.align	2
 1376              	.LC47:
 1377 0298 55415254 		.ascii	"UART_RECEIVE_HEAD_ERR\015\000"
 1377      5F524543 
 1377      45495645 
 1377      5F484541 
 1377      445F4552 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 89


 1378 02af 00       		.align	2
 1379              	.LC48:
 1380 02b0 756E6B6E 		.ascii	"unknown e95 work mode!\000"
 1380      6F776E20 
 1380      65393520 
 1380      776F726B 
 1380      206D6F64 
 1381 02c7 00       		.align	2
 1382              	.LC49:
 1383 02c8 55534152 		.ascii	"USART_PROTOCOL_DATA_NULL!\000"
 1383      545F5052 
 1383      4F544F43 
 1383      4F4C5F44 
 1383      4154415F 
 1384              		.section	.text.usart1_recv_data_check,"ax",%progbits
 1385              		.align	1
 1386              		.global	usart1_recv_data_check
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1390              		.fpu fpv4-sp-d16
 1392              	usart1_recv_data_check:
 1393              	.LVL113:
 1394              	.LFB321:
 427:Src/ble_e95.c **** 
 428:Src/ble_e95.c **** /*********************************************************************
 429:Src/ble_e95.c ****  *	function name:  usart3_recv_data_check
 430:Src/ble_e95.c ****  *	describe: analysis of Bluetooth data
 431:Src/ble_e95.c ****  *	input:uint8_t *pdata:ble data;uint8_t data_len:ble data length; 
 432:Src/ble_e95.c ****  *  unsigned char *output:data decrypted by AES.
 433:Src/ble_e95.c ****  *	output:null:
 434:Src/ble_e95.c ****  *	return:uart_receive_data_check:	UART_RECEIVE_SUCCESS,
 435:Src/ble_e95.c ****  *  UART_RECEIVE_BCC_ERR,
 436:Src/ble_e95.c ****  *   UART_RECEIVE_MD5_ERR,
 437:Src/ble_e95.c ****  *    UART_RECEIVE_HEAD_ERR,
 438:Src/ble_e95.c ****  *     UART_RECEIVE_LEN_ERR,
 439:Src/ble_e95.c ****  *      UART_RECEIVE_ENCRYPT_TYPE_ERR,
 440:Src/ble_e95.c ****  *       UART_RECEIVE_NO_DATA,
 441:Src/ble_e95.c ****  *        UART_RECEIVE_CUST_NUM_ERR,
 442:Src/ble_e95.c ****  *         UART_RECEIVE_BOARD_NUM_ERR,
 443:Src/ble_e95.c ****  *          UART_RECEIVE_PACK_NUM_ERR,
 444:Src/ble_e95.c ****  *           UART_RECEIVE_CMD_TYPE_ERR,
 445:Src/ble_e95.c ****  *            UART_RECEIVE_INFO_CMD_ERR,
 446:Src/ble_e95.c ****  *             UART_RECEIVE_INFO_LEN_ERR,
 447:Src/ble_e95.c ****  *              UART_RECEIVE_TERMINATOR_ERR,
 448:Src/ble_e95.c ****  *               UART_RECEIVE_SIGN_ERR
 449:Src/ble_e95.c ****  *	revision histroy :   1.
 450:Src/ble_e95.c ****  *                      2.
 451:Src/ble_e95.c ****  **********************************************************************/
 452:Src/ble_e95.c **** uart_receive_data_check usart1_recv_data_check(uint8_t *pdata, uint8_t data_len, unsigned char *out
 453:Src/ble_e95.c **** {
 1395              		.loc 3 453 1 is_stmt 1 view -0
 1396              		.cfi_startproc
 1397              		@ args = 0, pretend = 0, frame = 0
 1398              		@ frame_needed = 0, uses_anonymous_args = 0
 1399              		.loc 3 453 1 is_stmt 0 view .LVU356
 1400 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 90


 1401              	.LCFI14:
 1402              		.cfi_def_cfa_offset 24
 1403              		.cfi_offset 4, -24
 1404              		.cfi_offset 5, -20
 1405              		.cfi_offset 6, -16
 1406              		.cfi_offset 7, -12
 1407              		.cfi_offset 8, -8
 1408              		.cfi_offset 14, -4
 1409 0004 0746     		mov	r7, r0
 1410 0006 0D46     		mov	r5, r1
 1411 0008 1646     		mov	r6, r2
 454:Src/ble_e95.c ****     uart_receive_data_check ret = UART_RECEIVE_SUCCESS;
 1412              		.loc 3 454 5 is_stmt 1 view .LVU357
 1413              	.LVL114:
 455:Src/ble_e95.c ****     uint16_t m_info_len = V_ZERO;
 1414              		.loc 3 455 5 view .LVU358
 456:Src/ble_e95.c ****     uint8_t m_bcc = V_ZERO;
 1415              		.loc 3 456 5 view .LVU359
 457:Src/ble_e95.c ****     uint8_t m_decrypt_data_len = V_ZERO;
 1416              		.loc 3 457 5 view .LVU360
 458:Src/ble_e95.c **** 
 459:Src/ble_e95.c ****     printf("receive data:");
 1417              		.loc 3 459 5 view .LVU361
 1418 000a 8148     		ldr	r0, .L113
 1419              	.LVL115:
 1420              		.loc 3 459 5 is_stmt 0 view .LVU362
 1421 000c FFF7FEFF 		bl	printf
 1422              	.LVL116:
 460:Src/ble_e95.c ****     for(uint8_t i = V_ZERO; i < data_len; i++)
 1423              		.loc 3 460 5 is_stmt 1 view .LVU363
 1424              	.LBB31:
 1425              		.loc 3 460 9 view .LVU364
 1426              		.loc 3 460 17 is_stmt 0 view .LVU365
 1427 0010 0024     		movs	r4, #0
 1428              	.LVL117:
 1429              	.L74:
 1430              		.loc 3 460 29 is_stmt 1 discriminator 1 view .LVU366
 1431              		.loc 3 460 5 is_stmt 0 discriminator 1 view .LVU367
 1432 0012 AC42     		cmp	r4, r5
 1433 0014 06D2     		bcs	.L104
 461:Src/ble_e95.c ****     {
 462:Src/ble_e95.c ****         printf("%02x\n", pdata[i]);
 1434              		.loc 3 462 9 is_stmt 1 discriminator 3 view .LVU368
 1435 0016 395D     		ldrb	r1, [r7, r4]	@ zero_extendqisi2
 1436 0018 7E48     		ldr	r0, .L113+4
 1437 001a FFF7FEFF 		bl	printf
 1438              	.LVL118:
 460:Src/ble_e95.c ****     for(uint8_t i = V_ZERO; i < data_len; i++)
 1439              		.loc 3 460 43 discriminator 3 view .LVU369
 460:Src/ble_e95.c ****     for(uint8_t i = V_ZERO; i < data_len; i++)
 1440              		.loc 3 460 44 is_stmt 0 discriminator 3 view .LVU370
 1441 001e 0134     		adds	r4, r4, #1
 1442              	.LVL119:
 460:Src/ble_e95.c ****     for(uint8_t i = V_ZERO; i < data_len; i++)
 1443              		.loc 3 460 44 discriminator 3 view .LVU371
 1444 0020 E4B2     		uxtb	r4, r4
 1445              	.LVL120:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 91


 460:Src/ble_e95.c ****     for(uint8_t i = V_ZERO; i < data_len; i++)
 1446              		.loc 3 460 44 discriminator 3 view .LVU372
 1447 0022 F6E7     		b	.L74
 1448              	.L104:
 460:Src/ble_e95.c ****     for(uint8_t i = V_ZERO; i < data_len; i++)
 1449              		.loc 3 460 44 discriminator 3 view .LVU373
 1450              	.LBE31:
 463:Src/ble_e95.c ****     }
 464:Src/ble_e95.c ****     if((pdata != NULL) && (data_len != V_ZERO) && (output != NULL))     /*
 1451              		.loc 3 464 5 is_stmt 1 view .LVU374
 1452              		.loc 3 464 7 is_stmt 0 view .LVU375
 1453 0024 002F     		cmp	r7, #0
 1454 0026 00F0E780 		beq	.L76
 1455              		.loc 3 464 24 discriminator 1 view .LVU376
 1456 002a 002D     		cmp	r5, #0
 1457 002c 00F0E480 		beq	.L76
 1458              		.loc 3 464 48 discriminator 2 view .LVU377
 1459 0030 002E     		cmp	r6, #0
 1460 0032 00F0E180 		beq	.L76
 465:Src/ble_e95.c ****     {
 466:Src/ble_e95.c ****         if(g_ble_e95_work_mode == E95_SET_MODE)     /*E95
 1461              		.loc 3 466 9 is_stmt 1 view .LVU378
 1462              		.loc 3 466 32 is_stmt 0 view .LVU379
 1463 0036 784B     		ldr	r3, .L113+8
 1464 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1465              		.loc 3 466 11 view .LVU380
 1466 003a 03F0FF08 		and	r8, r3, #255
 1467 003e D3B9     		cbnz	r3, .L77
 467:Src/ble_e95.c ****         {
 468:Src/ble_e95.c ****             if((pdata[0] == FRAM_FIRST_HEAD) && (pdata[1] == FRAM_SECOND_HEAD))     /*E95
 1468              		.loc 3 468 13 is_stmt 1 view .LVU381
 1469              		.loc 3 468 22 is_stmt 0 view .LVU382
 1470 0040 3C78     		ldrb	r4, [r7]	@ zero_extendqisi2
 1471              	.LVL121:
 1472              		.loc 3 468 15 view .LVU383
 1473 0042 042C     		cmp	r4, #4
 1474 0044 02D1     		bne	.L78
 1475              		.loc 3 468 55 discriminator 1 view .LVU384
 1476 0046 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1477              		.loc 3 468 46 discriminator 1 view .LVU385
 1478 0048 FC2B     		cmp	r3, #252
 1479 004a 04D0     		beq	.L105
 1480              	.L78:
 469:Src/ble_e95.c ****             {
 470:Src/ble_e95.c ****                 if(data_len == (pdata[3] + 4))
 471:Src/ble_e95.c ****                 {
 472:Src/ble_e95.c ****                     ret = UART_RECEIVE_SUCCESS;
 473:Src/ble_e95.c ****                     g_ble_e92_cmd = pdata[2];
 474:Src/ble_e95.c ****                     printf("USART_PROTOCOL_OK!\n");
 475:Src/ble_e95.c ****                 }
 476:Src/ble_e95.c ****                 else
 477:Src/ble_e95.c ****                 {
 478:Src/ble_e95.c ****                     printf("USART_PROTOCOL_LEN_ERR!\n");
 479:Src/ble_e95.c ****                     ret = UART_RECEIVE_LEN_ERR;
 480:Src/ble_e95.c ****                 }
 481:Src/ble_e95.c ****             }
 482:Src/ble_e95.c ****             else
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 92


 483:Src/ble_e95.c ****             {
 484:Src/ble_e95.c ****                 printf("USART_PROTOCOL_HEAD_ERR!\n");
 1481              		.loc 3 484 17 is_stmt 1 view .LVU386
 1482 004c 7348     		ldr	r0, .L113+12
 1483 004e FFF7FEFF 		bl	puts
 1484              	.LVL122:
 485:Src/ble_e95.c ****                 ret = UART_RECEIVE_HEAD_ERR;
 1485              		.loc 3 485 17 view .LVU387
 1486              		.loc 3 485 21 is_stmt 0 view .LVU388
 1487 0052 0324     		movs	r4, #3
 1488 0054 D4E0     		b	.L80
 1489              	.LVL123:
 1490              	.L105:
 470:Src/ble_e95.c ****                 {
 1491              		.loc 3 470 17 is_stmt 1 view .LVU389
 470:Src/ble_e95.c ****                 {
 1492              		.loc 3 470 38 is_stmt 0 view .LVU390
 1493 0056 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 470:Src/ble_e95.c ****                 {
 1494              		.loc 3 470 42 view .LVU391
 1495 0058 0433     		adds	r3, r3, #4
 470:Src/ble_e95.c ****                 {
 1496              		.loc 3 470 19 view .LVU392
 1497 005a 9D42     		cmp	r5, r3
 1498 005c 03D0     		beq	.L106
 478:Src/ble_e95.c ****                     ret = UART_RECEIVE_LEN_ERR;
 1499              		.loc 3 478 21 is_stmt 1 view .LVU393
 1500 005e 7048     		ldr	r0, .L113+16
 1501 0060 FFF7FEFF 		bl	puts
 1502              	.LVL124:
 479:Src/ble_e95.c ****                 }
 1503              		.loc 3 479 21 view .LVU394
 479:Src/ble_e95.c ****                 }
 1504              		.loc 3 479 21 is_stmt 0 view .LVU395
 1505 0064 CCE0     		b	.L80
 1506              	.LVL125:
 1507              	.L106:
 472:Src/ble_e95.c ****                     g_ble_e92_cmd = pdata[2];
 1508              		.loc 3 472 21 is_stmt 1 view .LVU396
 473:Src/ble_e95.c ****                     printf("USART_PROTOCOL_OK!\n");
 1509              		.loc 3 473 21 view .LVU397
 473:Src/ble_e95.c ****                     printf("USART_PROTOCOL_OK!\n");
 1510              		.loc 3 473 35 is_stmt 0 view .LVU398
 1511 0066 BA78     		ldrb	r2, [r7, #2]	@ zero_extendqisi2
 1512 0068 6E4B     		ldr	r3, .L113+20
 1513 006a 1A70     		strb	r2, [r3]
 474:Src/ble_e95.c ****                 }
 1514              		.loc 3 474 21 is_stmt 1 view .LVU399
 1515 006c 6E48     		ldr	r0, .L113+24
 1516 006e FFF7FEFF 		bl	puts
 1517              	.LVL126:
 472:Src/ble_e95.c ****                     g_ble_e92_cmd = pdata[2];
 1518              		.loc 3 472 25 is_stmt 0 view .LVU400
 1519 0072 4446     		mov	r4, r8
 1520 0074 C4E0     		b	.L80
 1521              	.LVL127:
 1522              	.L77:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 93


 486:Src/ble_e95.c ****             }
 487:Src/ble_e95.c ****         }
 488:Src/ble_e95.c ****         else if(g_ble_e95_work_mode == E95_WORK_MODE)/*APP
 1523              		.loc 3 488 14 is_stmt 1 view .LVU401
 1524              		.loc 3 488 37 is_stmt 0 view .LVU402
 1525 0076 684B     		ldr	r3, .L113+8
 1526 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1527 007a DBB2     		uxtb	r3, r3
 1528              		.loc 3 488 16 view .LVU403
 1529 007c 012B     		cmp	r3, #1
 1530 007e 04D0     		beq	.L107
 489:Src/ble_e95.c ****         {
 490:Src/ble_e95.c ****             printf("memcpy to struct!");
 491:Src/ble_e95.c ****             m_bcc = xor_check(pdata, data_len-L_FOUR);
 492:Src/ble_e95.c ****             printf("m_bcc=%02X", m_bcc);
 493:Src/ble_e95.c ****             m_decrypt_data_len = memcpy_buf_to_strcut(pdata, data_len, output);
 494:Src/ble_e95.c ****             if(m_decrypt_data_len != 0)
 495:Src/ble_e95.c ****             {
 496:Src/ble_e95.c ****                 if((new_protocol_fram.first_head == FRAME_FIRST_HAED) && (new_protocol_fram.second_
 497:Src/ble_e95.c ****                 {
 498:Src/ble_e95.c ****                     if(new_protocol_fram.data_len == data_len)
 499:Src/ble_e95.c ****                     {
 500:Src/ble_e95.c ****                         printf("new_protocol_fram.data_len=%04X", new_protocol_fram.data_len);
 501:Src/ble_e95.c ****                         if(new_protocol_fram.encrypt_type == ENPT_TINA_AES)     /*AES*/
 502:Src/ble_e95.c ****                         {
 503:Src/ble_e95.c ****                             printf("new_protocol_fram.encrypt_type=%02X", new_protocol_fram.encrypt
 504:Src/ble_e95.c ****                             if(new_protocol_fram.customer_num == CUSTOMER_NUM)    /**/
 505:Src/ble_e95.c ****                             {
 506:Src/ble_e95.c ****                                 printf("new_protocol_fram.customer_num=%02X", new_protocol_fram.cus
 507:Src/ble_e95.c ****                                 if(new_protocol_fram.board_num == BOARD_NUM)     /**/
 508:Src/ble_e95.c ****                                 {
 509:Src/ble_e95.c ****                                     printf("new_protocol_fram.board_num=%02X", new_protocol_fram.bo
 510:Src/ble_e95.c ****                                     //if(new_protocol_fram.package_num == PACKAGE_NUM)
 511:Src/ble_e95.c ****                                     {
 512:Src/ble_e95.c ****                                         if(new_protocol_fram.Product_line == DEPOSIT_EXPRESS)     /
 513:Src/ble_e95.c ****                                         {
 514:Src/ble_e95.c ****                                             printf("new_protocol_fram.Product_line=%02X", new_proto
 515:Src/ble_e95.c ****                                             printf("new_protocol_fram.cmd_type=%02X", new_protocol_
 516:Src/ble_e95.c ****                                             switch(new_protocol_fram.cmd_type)
 517:Src/ble_e95.c ****                                             {
 518:Src/ble_e95.c ****                                                 case GET_ALL_SLOT_STATUS:
 519:Src/ble_e95.c ****                                                 case GET_ALL_SLOT_GOODS_STATUS:
 520:Src/ble_e95.c ****                                                 case GET_SOFTWARE_VER:
 521:Src/ble_e95.c ****                                                 case GET_BLE_NAME:
 522:Src/ble_e95.c ****                                                 case GET_BAT_VOLTAGE:
 523:Src/ble_e95.c ****                                                 case GET_RTC_TIME:
 524:Src/ble_e95.c ****                                                 case GET_BROADCAST_PARA:
 525:Src/ble_e95.c ****                                                 case GET_TEMP:
 526:Src/ble_e95.c ****                                                 case GET_HUM:
 527:Src/ble_e95.c ****                                                 case GET_SN:
 528:Src/ble_e95.c ****                                                 case GET_BUTTON_BAT:
 529:Src/ble_e95.c ****                                                 case IOT_TEST:
 530:Src/ble_e95.c ****                                                 case GET_BLE_PRODUCT_MODEL:
 531:Src/ble_e95.c ****                                                     m_info_len = L_ZERO;
 532:Src/ble_e95.c ****                                                     break;
 533:Src/ble_e95.c ****                                                 case OPEN_ONE_SLOT_DOOR:
 534:Src/ble_e95.c ****                                                 case GET_ONE_SLOT_STATUS:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 94


 535:Src/ble_e95.c ****                                                 case GET_ONE_SLOT_GOODS_STATUS:
 536:Src/ble_e95.c ****                                                 case SET_RTC_ALARM_TIME:
 537:Src/ble_e95.c ****                                                     m_info_len = L_ONE;
 538:Src/ble_e95.c ****                                                     break;
 539:Src/ble_e95.c ****                                                 case SET_BROADCAST_PARA:
 540:Src/ble_e95.c ****                                                     m_info_len = L_TWO;
 541:Src/ble_e95.c ****                                                     break;
 542:Src/ble_e95.c ****                                                 case SET_LIS2DH_PARA:
 543:Src/ble_e95.c ****                                                 case BATCH_OPENING:
 544:Src/ble_e95.c ****                                                     m_info_len = L_THREE;
 545:Src/ble_e95.c ****                                                     break;
 546:Src/ble_e95.c ****                                                 case SET_RTC_TIME:
 547:Src/ble_e95.c ****                                                     m_info_len = L_FIVE;
 548:Src/ble_e95.c ****                                                     break;
 549:Src/ble_e95.c ****                                                 case SET_BLE_NAME:
 550:Src/ble_e95.c ****                                                 case SET_SN:
 551:Src/ble_e95.c ****                                                     m_info_len = new_protocol_fram.info_len;
 552:Src/ble_e95.c ****                                                     break;
 553:Src/ble_e95.c ****                                                 default:
 554:Src/ble_e95.c ****                                                 {
 555:Src/ble_e95.c ****                                                     return UART_RECEIVE_INFO_CMD_ERR;
 556:Src/ble_e95.c ****                                                 }
 557:Src/ble_e95.c ****                                             }
 558:Src/ble_e95.c ****                                             printf("new_protocol_fram.info_len=%02x\r\n", new_proto
 559:Src/ble_e95.c ****                                             printf("m_info_len = %02x\r\n", m_info_len);
 560:Src/ble_e95.c ****                                             if(new_protocol_fram.info_len == m_info_len)
 561:Src/ble_e95.c ****                                             {
 562:Src/ble_e95.c ****                                                 if(new_protocol_fram.bcc == m_bcc)
 563:Src/ble_e95.c ****                                                 {
 564:Src/ble_e95.c ****                                                     if(new_protocol_fram.terminator == FRAME_TERMIN
 565:Src/ble_e95.c ****                                                     {
 566:Src/ble_e95.c ****                                                         if((V_ZERO == new_protocol_fram.sign_l) || 
 567:Src/ble_e95.c ****                                                             (V_ZERO == new_protocol_fram.sign_h))
 568:Src/ble_e95.c ****                                                         {
 569:Src/ble_e95.c ****                                                             printf("UART_RECEIVE_SUCCESS\r\n");
 570:Src/ble_e95.c ****                                                         }
 571:Src/ble_e95.c ****                                                         else
 572:Src/ble_e95.c ****                                                         {
 573:Src/ble_e95.c ****                                                             printf("UART_RECEIVE_SIGN_ERR\r\n");
 574:Src/ble_e95.c ****                                                             ret = UART_RECEIVE_SIGN_ERR;
 575:Src/ble_e95.c ****                                                         }
 576:Src/ble_e95.c ****                                                     }
 577:Src/ble_e95.c ****                                                     else
 578:Src/ble_e95.c ****                                                     {
 579:Src/ble_e95.c ****                                                         printf("UART_RECEIVE_TERMINATOR_ERR\r\n");
 580:Src/ble_e95.c ****                                                         ret = UART_RECEIVE_TERMINATOR_ERR;
 581:Src/ble_e95.c ****                                                     }
 582:Src/ble_e95.c ****                                                 }
 583:Src/ble_e95.c ****                                                 else
 584:Src/ble_e95.c ****                                                 {
 585:Src/ble_e95.c ****                                                     printf("UART_RECEIVE_BCC_ERR\r\n");
 586:Src/ble_e95.c ****                                                     ret = UART_RECEIVE_BCC_ERR;
 587:Src/ble_e95.c ****                                                 }
 588:Src/ble_e95.c ****                                             }
 589:Src/ble_e95.c ****                                             else
 590:Src/ble_e95.c ****                                             {
 591:Src/ble_e95.c ****                                                 printf("UART_RECEIVE_INFO_LEN_ERR\r\n");
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 95


 592:Src/ble_e95.c ****                                                 ret = UART_RECEIVE_INFO_LEN_ERR;
 593:Src/ble_e95.c ****                                             }
 594:Src/ble_e95.c ****                                         }
 595:Src/ble_e95.c ****                                         else
 596:Src/ble_e95.c ****                                         {
 597:Src/ble_e95.c ****                                             printf("UART_RECEIVE_CMD_TYPE_ERR\r\n");
 598:Src/ble_e95.c ****                                             ret = UART_RECEIVE_CMD_TYPE_ERR;
 599:Src/ble_e95.c ****                                         }
 600:Src/ble_e95.c ****                                     }
 601:Src/ble_e95.c ****                                     #if 0
 602:Src/ble_e95.c ****                                     else
 603:Src/ble_e95.c ****                                     {
 604:Src/ble_e95.c ****                                         data_check = UART_RECEIVE_PACK_NUM_ERR;
 605:Src/ble_e95.c ****                                     }
 606:Src/ble_e95.c ****                                     #endif
 607:Src/ble_e95.c ****                                 }
 608:Src/ble_e95.c ****                                 else
 609:Src/ble_e95.c ****                                 {
 610:Src/ble_e95.c ****                                     printf("UART_RECEIVE_BOARD_NUM_ERR\r\n");
 611:Src/ble_e95.c ****                                     ret = UART_RECEIVE_BOARD_NUM_ERR;
 612:Src/ble_e95.c ****                                 } 
 613:Src/ble_e95.c ****                             }
 614:Src/ble_e95.c ****                             else
 615:Src/ble_e95.c ****                             {
 616:Src/ble_e95.c ****                                 printf("UART_RECEIVE_CUST_NUM_ERR\r\n");
 617:Src/ble_e95.c ****                                 ret = UART_RECEIVE_CUST_NUM_ERR;
 618:Src/ble_e95.c ****                             }
 619:Src/ble_e95.c ****                         }
 620:Src/ble_e95.c ****                         else
 621:Src/ble_e95.c ****                         {
 622:Src/ble_e95.c ****                             printf("UART_RECEIVE_ENCRYPT_TYPE_ERR\r\n");
 623:Src/ble_e95.c ****                             ret = UART_RECEIVE_ENCRYPT_TYPE_ERR;
 624:Src/ble_e95.c ****                         }
 625:Src/ble_e95.c ****                     }
 626:Src/ble_e95.c ****                     else
 627:Src/ble_e95.c ****                     {
 628:Src/ble_e95.c ****                         printf("UART_RECEIVE_LEN_ERR\r\n");
 629:Src/ble_e95.c ****                         ret = UART_RECEIVE_LEN_ERR;
 630:Src/ble_e95.c ****                     }
 631:Src/ble_e95.c ****                 }
 632:Src/ble_e95.c ****                 else
 633:Src/ble_e95.c ****                 {
 634:Src/ble_e95.c ****                     ret = UART_RECEIVE_HEAD_ERR;
 635:Src/ble_e95.c ****                     printf("UART_RECEIVE_HEAD_ERR\r\n");
 636:Src/ble_e95.c ****                 }
 637:Src/ble_e95.c ****             }
 638:Src/ble_e95.c ****             else
 639:Src/ble_e95.c ****             {
 640:Src/ble_e95.c ****                 ret = UART_RECEIVE_DECRYPT_ERR;
 641:Src/ble_e95.c ****             }
 642:Src/ble_e95.c ****         }
 643:Src/ble_e95.c ****         else
 644:Src/ble_e95.c ****         {
 645:Src/ble_e95.c ****             printf("unknown e95 work mode!");
 1531              		.loc 3 645 13 is_stmt 1 view .LVU404
 1532 0080 6A48     		ldr	r0, .L113+28
 1533 0082 FFF7FEFF 		bl	printf
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 96


 1534              	.LVL128:
 454:Src/ble_e95.c ****     uint16_t m_info_len = V_ZERO;
 1535              		.loc 3 454 29 is_stmt 0 view .LVU405
 1536 0086 0024     		movs	r4, #0
 1537              	.LVL129:
 454:Src/ble_e95.c ****     uint16_t m_info_len = V_ZERO;
 1538              		.loc 3 454 29 view .LVU406
 1539 0088 BAE0     		b	.L80
 1540              	.LVL130:
 1541              	.L107:
 490:Src/ble_e95.c ****             m_bcc = xor_check(pdata, data_len-L_FOUR);
 1542              		.loc 3 490 13 is_stmt 1 view .LVU407
 1543 008a 6948     		ldr	r0, .L113+32
 1544 008c FFF7FEFF 		bl	printf
 1545              	.LVL131:
 491:Src/ble_e95.c ****             printf("m_bcc=%02X", m_bcc);
 1546              		.loc 3 491 13 view .LVU408
 491:Src/ble_e95.c ****             printf("m_bcc=%02X", m_bcc);
 1547              		.loc 3 491 21 is_stmt 0 view .LVU409
 1548 0090 ACB2     		uxth	r4, r5
 1549              	.LVL132:
 491:Src/ble_e95.c ****             printf("m_bcc=%02X", m_bcc);
 1550              		.loc 3 491 21 view .LVU410
 1551 0092 291F     		subs	r1, r5, #4
 1552 0094 89B2     		uxth	r1, r1
 1553 0096 3846     		mov	r0, r7
 1554 0098 FFF7FEFF 		bl	xor_check
 1555              	.LVL133:
 1556 009c 8046     		mov	r8, r0
 1557              	.LVL134:
 492:Src/ble_e95.c ****             m_decrypt_data_len = memcpy_buf_to_strcut(pdata, data_len, output);
 1558              		.loc 3 492 13 is_stmt 1 view .LVU411
 1559 009e 0146     		mov	r1, r0
 1560 00a0 6448     		ldr	r0, .L113+36
 1561              	.LVL135:
 492:Src/ble_e95.c ****             m_decrypt_data_len = memcpy_buf_to_strcut(pdata, data_len, output);
 1562              		.loc 3 492 13 is_stmt 0 view .LVU412
 1563 00a2 FFF7FEFF 		bl	printf
 1564              	.LVL136:
 493:Src/ble_e95.c ****             if(m_decrypt_data_len != 0)
 1565              		.loc 3 493 13 is_stmt 1 view .LVU413
 493:Src/ble_e95.c ****             if(m_decrypt_data_len != 0)
 1566              		.loc 3 493 34 is_stmt 0 view .LVU414
 1567 00a6 3246     		mov	r2, r6
 1568 00a8 2946     		mov	r1, r5
 1569 00aa 3846     		mov	r0, r7
 1570 00ac FFF7FEFF 		bl	memcpy_buf_to_strcut
 1571              	.LVL137:
 494:Src/ble_e95.c ****             {
 1572              		.loc 3 494 13 is_stmt 1 view .LVU415
 494:Src/ble_e95.c ****             {
 1573              		.loc 3 494 15 is_stmt 0 view .LVU416
 1574 00b0 0028     		cmp	r0, #0
 1575 00b2 00F0A880 		beq	.L100
 496:Src/ble_e95.c ****                 {
 1576              		.loc 3 496 17 is_stmt 1 view .LVU417
 496:Src/ble_e95.c ****                 {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 97


 1577              		.loc 3 496 71 is_stmt 0 view .LVU418
 1578 00b6 604B     		ldr	r3, .L113+40
 1579 00b8 1A88     		ldrh	r2, [r3]
 496:Src/ble_e95.c ****                 {
 1580              		.loc 3 496 19 view .LVU419
 1581 00ba 45F2CA53 		movw	r3, #21962
 1582 00be 9A42     		cmp	r2, r3
 1583 00c0 40F09580 		bne	.L82
 498:Src/ble_e95.c ****                     {
 1584              		.loc 3 498 21 is_stmt 1 view .LVU420
 498:Src/ble_e95.c ****                     {
 1585              		.loc 3 498 41 is_stmt 0 view .LVU421
 1586 00c4 5C4B     		ldr	r3, .L113+40
 1587 00c6 5988     		ldrh	r1, [r3, #2]
 498:Src/ble_e95.c ****                     {
 1588              		.loc 3 498 23 view .LVU422
 1589 00c8 8C42     		cmp	r4, r1
 1590 00ca 04D0     		beq	.L108
 628:Src/ble_e95.c ****                         ret = UART_RECEIVE_LEN_ERR;
 1591              		.loc 3 628 25 is_stmt 1 view .LVU423
 1592 00cc 5B48     		ldr	r0, .L113+44
 1593              	.LVL138:
 628:Src/ble_e95.c ****                         ret = UART_RECEIVE_LEN_ERR;
 1594              		.loc 3 628 25 is_stmt 0 view .LVU424
 1595 00ce FFF7FEFF 		bl	puts
 1596              	.LVL139:
 629:Src/ble_e95.c ****                     }
 1597              		.loc 3 629 25 is_stmt 1 view .LVU425
 629:Src/ble_e95.c ****                     }
 1598              		.loc 3 629 29 is_stmt 0 view .LVU426
 1599 00d2 0424     		movs	r4, #4
 1600 00d4 94E0     		b	.L80
 1601              	.LVL140:
 1602              	.L108:
 500:Src/ble_e95.c ****                         if(new_protocol_fram.encrypt_type == ENPT_TINA_AES)     /*AES*/
 1603              		.loc 3 500 25 is_stmt 1 view .LVU427
 1604 00d6 5A48     		ldr	r0, .L113+48
 1605              	.LVL141:
 500:Src/ble_e95.c ****                         if(new_protocol_fram.encrypt_type == ENPT_TINA_AES)     /*AES*/
 1606              		.loc 3 500 25 is_stmt 0 view .LVU428
 1607 00d8 FFF7FEFF 		bl	printf
 1608              	.LVL142:
 501:Src/ble_e95.c ****                         {
 1609              		.loc 3 501 25 is_stmt 1 view .LVU429
 501:Src/ble_e95.c ****                         {
 1610              		.loc 3 501 45 is_stmt 0 view .LVU430
 1611 00dc 564B     		ldr	r3, .L113+40
 1612 00de 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 501:Src/ble_e95.c ****                         {
 1613              		.loc 3 501 27 view .LVU431
 1614 00e0 0329     		cmp	r1, #3
 1615 00e2 04D0     		beq	.L109
 622:Src/ble_e95.c ****                             ret = UART_RECEIVE_ENCRYPT_TYPE_ERR;
 1616              		.loc 3 622 29 is_stmt 1 view .LVU432
 1617 00e4 5748     		ldr	r0, .L113+52
 1618 00e6 FFF7FEFF 		bl	puts
 1619              	.LVL143:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 98


 623:Src/ble_e95.c ****                         }
 1620              		.loc 3 623 29 view .LVU433
 623:Src/ble_e95.c ****                         }
 1621              		.loc 3 623 33 is_stmt 0 view .LVU434
 1622 00ea 0524     		movs	r4, #5
 1623 00ec 88E0     		b	.L80
 1624              	.LVL144:
 1625              	.L109:
 503:Src/ble_e95.c ****                             if(new_protocol_fram.customer_num == CUSTOMER_NUM)    /**/
 1626              		.loc 3 503 29 is_stmt 1 view .LVU435
 1627 00ee 5648     		ldr	r0, .L113+56
 1628 00f0 FFF7FEFF 		bl	printf
 1629              	.LVL145:
 504:Src/ble_e95.c ****                             {
 1630              		.loc 3 504 29 view .LVU436
 504:Src/ble_e95.c ****                             {
 1631              		.loc 3 504 49 is_stmt 0 view .LVU437
 1632 00f4 504B     		ldr	r3, .L113+40
 1633 00f6 D988     		ldrh	r1, [r3, #6]
 504:Src/ble_e95.c ****                             {
 1634              		.loc 3 504 31 view .LVU438
 1635 00f8 41F21003 		movw	r3, #4112
 1636 00fc 9942     		cmp	r1, r3
 1637 00fe 04D0     		beq	.L110
 616:Src/ble_e95.c ****                                 ret = UART_RECEIVE_CUST_NUM_ERR;
 1638              		.loc 3 616 33 is_stmt 1 view .LVU439
 1639 0100 5248     		ldr	r0, .L113+60
 1640 0102 FFF7FEFF 		bl	puts
 1641              	.LVL146:
 617:Src/ble_e95.c ****                             }
 1642              		.loc 3 617 33 view .LVU440
 617:Src/ble_e95.c ****                             }
 1643              		.loc 3 617 37 is_stmt 0 view .LVU441
 1644 0106 0724     		movs	r4, #7
 1645 0108 7AE0     		b	.L80
 1646              	.LVL147:
 1647              	.L110:
 506:Src/ble_e95.c ****                                 if(new_protocol_fram.board_num == BOARD_NUM)     /**/
 1648              		.loc 3 506 33 is_stmt 1 view .LVU442
 1649 010a 5148     		ldr	r0, .L113+64
 1650 010c FFF7FEFF 		bl	printf
 1651              	.LVL148:
 507:Src/ble_e95.c ****                                 {
 1652              		.loc 3 507 33 view .LVU443
 507:Src/ble_e95.c ****                                 {
 1653              		.loc 3 507 53 is_stmt 0 view .LVU444
 1654 0110 494B     		ldr	r3, .L113+40
 1655 0112 197A     		ldrb	r1, [r3, #8]	@ zero_extendqisi2
 507:Src/ble_e95.c ****                                 {
 1656              		.loc 3 507 35 view .LVU445
 1657 0114 0129     		cmp	r1, #1
 1658 0116 04D0     		beq	.L111
 610:Src/ble_e95.c ****                                     ret = UART_RECEIVE_BOARD_NUM_ERR;
 1659              		.loc 3 610 37 is_stmt 1 view .LVU446
 1660 0118 4E48     		ldr	r0, .L113+68
 1661 011a FFF7FEFF 		bl	puts
 1662              	.LVL149:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 99


 611:Src/ble_e95.c ****                                 } 
 1663              		.loc 3 611 37 view .LVU447
 611:Src/ble_e95.c ****                                 } 
 1664              		.loc 3 611 41 is_stmt 0 view .LVU448
 1665 011e 0824     		movs	r4, #8
 1666 0120 6EE0     		b	.L80
 1667              	.LVL150:
 1668              	.L111:
 509:Src/ble_e95.c ****                                     //if(new_protocol_fram.package_num == PACKAGE_NUM)
 1669              		.loc 3 509 37 is_stmt 1 view .LVU449
 1670 0122 4D48     		ldr	r0, .L113+72
 1671 0124 FFF7FEFF 		bl	printf
 1672              	.LVL151:
 512:Src/ble_e95.c ****                                         {
 1673              		.loc 3 512 41 view .LVU450
 512:Src/ble_e95.c ****                                         {
 1674              		.loc 3 512 61 is_stmt 0 view .LVU451
 1675 0128 434B     		ldr	r3, .L113+40
 1676 012a 9C7A     		ldrb	r4, [r3, #10]	@ zero_extendqisi2
 512:Src/ble_e95.c ****                                         {
 1677              		.loc 3 512 43 view .LVU452
 1678 012c 012C     		cmp	r4, #1
 1679 012e 04D0     		beq	.L112
 597:Src/ble_e95.c ****                                             ret = UART_RECEIVE_CMD_TYPE_ERR;
 1680              		.loc 3 597 45 is_stmt 1 view .LVU453
 1681 0130 4A48     		ldr	r0, .L113+76
 1682 0132 FFF7FEFF 		bl	puts
 1683              	.LVL152:
 598:Src/ble_e95.c ****                                         }
 1684              		.loc 3 598 45 view .LVU454
 598:Src/ble_e95.c ****                                         }
 1685              		.loc 3 598 49 is_stmt 0 view .LVU455
 1686 0136 0A24     		movs	r4, #10
 1687 0138 62E0     		b	.L80
 1688              	.LVL153:
 1689              	.L112:
 514:Src/ble_e95.c ****                                             printf("new_protocol_fram.cmd_type=%02X", new_protocol_
 1690              		.loc 3 514 45 is_stmt 1 view .LVU456
 1691 013a 2146     		mov	r1, r4
 1692 013c 4848     		ldr	r0, .L113+80
 1693 013e FFF7FEFF 		bl	printf
 1694              	.LVL154:
 515:Src/ble_e95.c ****                                             switch(new_protocol_fram.cmd_type)
 1695              		.loc 3 515 45 view .LVU457
 515:Src/ble_e95.c ****                                             switch(new_protocol_fram.cmd_type)
 1696              		.loc 3 515 104 is_stmt 0 view .LVU458
 1697 0142 3D4D     		ldr	r5, .L113+40
 515:Src/ble_e95.c ****                                             switch(new_protocol_fram.cmd_type)
 1698              		.loc 3 515 45 view .LVU459
 1699 0144 E97A     		ldrb	r1, [r5, #11]	@ zero_extendqisi2
 1700 0146 4748     		ldr	r0, .L113+84
 1701 0148 FFF7FEFF 		bl	printf
 1702              	.LVL155:
 516:Src/ble_e95.c ****                                             {
 1703              		.loc 3 516 45 is_stmt 1 view .LVU460
 516:Src/ble_e95.c ****                                             {
 1704              		.loc 3 516 69 is_stmt 0 view .LVU461
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 100


 1705 014c EB7A     		ldrb	r3, [r5, #11]	@ zero_extendqisi2
 1706 014e 013B     		subs	r3, r3, #1
 1707 0150 182B     		cmp	r3, #24
 1708 0152 5AD8     		bhi	.L101
 1709 0154 DFE803F0 		tbb	[pc, r3]
 1710              	.L89:
 1711 0158 0D       		.byte	(.L91-.L89)/2
 1712 0159 36       		.byte	(.L102-.L89)/2
 1713 015a 0D       		.byte	(.L91-.L89)/2
 1714 015b 36       		.byte	(.L102-.L89)/2
 1715 015c 36       		.byte	(.L102-.L89)/2
 1716 015d 0D       		.byte	(.L91-.L89)/2
 1717 015e 0D       		.byte	(.L91-.L89)/2
 1718 015f 33       		.byte	(.L92-.L89)/2
 1719 0160 0D       		.byte	(.L91-.L89)/2
 1720 0161 31       		.byte	(.L94-.L89)/2
 1721 0162 0D       		.byte	(.L91-.L89)/2
 1722 0163 2D       		.byte	(.L93-.L89)/2
 1723 0164 0D       		.byte	(.L91-.L89)/2
 1724 0165 0D       		.byte	(.L91-.L89)/2
 1725 0166 0D       		.byte	(.L91-.L89)/2
 1726 0167 33       		.byte	(.L92-.L89)/2
 1727 0168 0D       		.byte	(.L91-.L89)/2
 1728 0169 0D       		.byte	(.L91-.L89)/2
 1729 016a 59       		.byte	(.L101-.L89)/2
 1730 016b 0D       		.byte	(.L91-.L89)/2
 1731 016c 2F       		.byte	(.L90-.L89)/2
 1732 016d 0D       		.byte	(.L91-.L89)/2
 1733 016e 2F       		.byte	(.L90-.L89)/2
 1734 016f 59       		.byte	(.L101-.L89)/2
 1735 0170 36       		.byte	(.L102-.L89)/2
 1736 0171 00       		.p2align 1
 1737              	.L91:
 1738 0172 0025     		movs	r5, #0
 1739              	.LVL156:
 1740              	.L88:
 558:Src/ble_e95.c ****                                             printf("m_info_len = %02x\r\n", m_info_len);
 1741              		.loc 3 558 45 is_stmt 1 view .LVU462
 558:Src/ble_e95.c ****                                             printf("m_info_len = %02x\r\n", m_info_len);
 1742              		.loc 3 558 108 is_stmt 0 view .LVU463
 1743 0174 304E     		ldr	r6, .L113+40
 1744              	.LVL157:
 558:Src/ble_e95.c ****                                             printf("m_info_len = %02x\r\n", m_info_len);
 1745              		.loc 3 558 45 view .LVU464
 1746 0176 B189     		ldrh	r1, [r6, #12]
 1747 0178 3B48     		ldr	r0, .L113+88
 1748 017a FFF7FEFF 		bl	printf
 1749              	.LVL158:
 559:Src/ble_e95.c ****                                             if(new_protocol_fram.info_len == m_info_len)
 1750              		.loc 3 559 45 is_stmt 1 view .LVU465
 1751 017e 2946     		mov	r1, r5
 1752 0180 3A48     		ldr	r0, .L113+92
 1753 0182 FFF7FEFF 		bl	printf
 1754              	.LVL159:
 560:Src/ble_e95.c ****                                             {
 1755              		.loc 3 560 45 view .LVU466
 560:Src/ble_e95.c ****                                             {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 101


 1756              		.loc 3 560 65 is_stmt 0 view .LVU467
 1757 0186 B389     		ldrh	r3, [r6, #12]
 560:Src/ble_e95.c ****                                             {
 1758              		.loc 3 560 47 view .LVU468
 1759 0188 AB42     		cmp	r3, r5
 1760 018a 2BD1     		bne	.L95
 562:Src/ble_e95.c ****                                                 {
 1761              		.loc 3 562 49 is_stmt 1 view .LVU469
 562:Src/ble_e95.c ****                                                 {
 1762              		.loc 3 562 69 is_stmt 0 view .LVU470
 1763 018c 96F80F31 		ldrb	r3, [r6, #271]	@ zero_extendqisi2
 562:Src/ble_e95.c ****                                                 {
 1764              		.loc 3 562 51 view .LVU471
 1765 0190 4345     		cmp	r3, r8
 1766 0192 23D1     		bne	.L96
 564:Src/ble_e95.c ****                                                     {
 1767              		.loc 3 564 53 is_stmt 1 view .LVU472
 564:Src/ble_e95.c ****                                                     {
 1768              		.loc 3 564 73 is_stmt 0 view .LVU473
 1769 0194 96F81031 		ldrb	r3, [r6, #272]	@ zero_extendqisi2
 564:Src/ble_e95.c ****                                                     {
 1770              		.loc 3 564 55 view .LVU474
 1771 0198 AA2B     		cmp	r3, #170
 1772 019a 1AD1     		bne	.L97
 566:Src/ble_e95.c ****                                                             (V_ZERO == new_protocol_fram.sign_h))
 1773              		.loc 3 566 57 is_stmt 1 view .LVU475
 566:Src/ble_e95.c ****                                                             (V_ZERO == new_protocol_fram.sign_h))
 1774              		.loc 3 566 88 is_stmt 0 view .LVU476
 1775 019c 96F80D31 		ldrb	r3, [r6, #269]	@ zero_extendqisi2
 566:Src/ble_e95.c ****                                                             (V_ZERO == new_protocol_fram.sign_h))
 1776              		.loc 3 566 59 view .LVU477
 1777 01a0 13B1     		cbz	r3, .L98
 567:Src/ble_e95.c ****                                                         {
 1778              		.loc 3 567 89 discriminator 1 view .LVU478
 1779 01a2 96F80E31 		ldrb	r3, [r6, #270]	@ zero_extendqisi2
 566:Src/ble_e95.c ****                                                             (V_ZERO == new_protocol_fram.sign_h))
 1780              		.loc 3 566 97 discriminator 1 view .LVU479
 1781 01a6 7BB9     		cbnz	r3, .L99
 1782              	.L98:
 569:Src/ble_e95.c ****                                                         }
 1783              		.loc 3 569 61 is_stmt 1 view .LVU480
 1784 01a8 3148     		ldr	r0, .L113+96
 1785 01aa FFF7FEFF 		bl	puts
 1786              	.LVL160:
 454:Src/ble_e95.c ****     uint16_t m_info_len = V_ZERO;
 1787              		.loc 3 454 29 is_stmt 0 view .LVU481
 1788 01ae 0024     		movs	r4, #0
 569:Src/ble_e95.c ****                                                         }
 1789              		.loc 3 569 61 view .LVU482
 1790 01b0 26E0     		b	.L80
 1791              	.LVL161:
 1792              	.L93:
 540:Src/ble_e95.c ****                                                     break;
 1793              		.loc 3 540 53 is_stmt 1 view .LVU483
 541:Src/ble_e95.c ****                                                 case SET_LIS2DH_PARA:
 1794              		.loc 3 541 53 view .LVU484
 540:Src/ble_e95.c ****                                                     break;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 102


 1795              		.loc 3 540 64 is_stmt 0 view .LVU485
 1796 01b2 0225     		movs	r5, #2
 541:Src/ble_e95.c ****                                                 case SET_LIS2DH_PARA:
 1797              		.loc 3 541 53 view .LVU486
 1798 01b4 DEE7     		b	.L88
 1799              	.LVL162:
 1800              	.L90:
 544:Src/ble_e95.c ****                                                     break;
 1801              		.loc 3 544 53 is_stmt 1 view .LVU487
 545:Src/ble_e95.c ****                                                 case SET_RTC_TIME:
 1802              		.loc 3 545 53 view .LVU488
 544:Src/ble_e95.c ****                                                     break;
 1803              		.loc 3 544 64 is_stmt 0 view .LVU489
 1804 01b6 0325     		movs	r5, #3
 545:Src/ble_e95.c ****                                                 case SET_RTC_TIME:
 1805              		.loc 3 545 53 view .LVU490
 1806 01b8 DCE7     		b	.L88
 1807              	.LVL163:
 1808              	.L94:
 547:Src/ble_e95.c ****                                                     break;
 1809              		.loc 3 547 53 is_stmt 1 view .LVU491
 548:Src/ble_e95.c ****                                                 case SET_BLE_NAME:
 1810              		.loc 3 548 53 view .LVU492
 547:Src/ble_e95.c ****                                                     break;
 1811              		.loc 3 547 64 is_stmt 0 view .LVU493
 1812 01ba 0525     		movs	r5, #5
 548:Src/ble_e95.c ****                                                 case SET_BLE_NAME:
 1813              		.loc 3 548 53 view .LVU494
 1814 01bc DAE7     		b	.L88
 1815              	.LVL164:
 1816              	.L92:
 551:Src/ble_e95.c ****                                                     break;
 1817              		.loc 3 551 53 is_stmt 1 view .LVU495
 551:Src/ble_e95.c ****                                                     break;
 1818              		.loc 3 551 64 is_stmt 0 view .LVU496
 1819 01be 1E4B     		ldr	r3, .L113+40
 1820 01c0 9D89     		ldrh	r5, [r3, #12]
 1821              	.LVL165:
 552:Src/ble_e95.c ****                                                 default:
 1822              		.loc 3 552 53 is_stmt 1 view .LVU497
 1823 01c2 D7E7     		b	.L88
 1824              	.LVL166:
 1825              	.L102:
 537:Src/ble_e95.c ****                                                     break;
 1826              		.loc 3 537 64 is_stmt 0 view .LVU498
 1827 01c4 0125     		movs	r5, #1
 1828 01c6 D5E7     		b	.L88
 1829              	.LVL167:
 1830              	.L99:
 573:Src/ble_e95.c ****                                                             ret = UART_RECEIVE_SIGN_ERR;
 1831              		.loc 3 573 61 is_stmt 1 view .LVU499
 1832 01c8 2A48     		ldr	r0, .L113+100
 1833 01ca FFF7FEFF 		bl	puts
 1834              	.LVL168:
 574:Src/ble_e95.c ****                                                         }
 1835              		.loc 3 574 61 view .LVU500
 574:Src/ble_e95.c ****                                                         }
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 103


 1836              		.loc 3 574 65 is_stmt 0 view .LVU501
 1837 01ce 0E24     		movs	r4, #14
 1838 01d0 16E0     		b	.L80
 1839              	.LVL169:
 1840              	.L97:
 579:Src/ble_e95.c ****                                                         ret = UART_RECEIVE_TERMINATOR_ERR;
 1841              		.loc 3 579 57 is_stmt 1 view .LVU502
 1842 01d2 2948     		ldr	r0, .L113+104
 1843 01d4 FFF7FEFF 		bl	puts
 1844              	.LVL170:
 580:Src/ble_e95.c ****                                                     }
 1845              		.loc 3 580 57 view .LVU503
 580:Src/ble_e95.c ****                                                     }
 1846              		.loc 3 580 61 is_stmt 0 view .LVU504
 1847 01d8 0D24     		movs	r4, #13
 1848 01da 11E0     		b	.L80
 1849              	.LVL171:
 1850              	.L96:
 585:Src/ble_e95.c ****                                                     ret = UART_RECEIVE_BCC_ERR;
 1851              		.loc 3 585 53 is_stmt 1 view .LVU505
 1852 01dc 2748     		ldr	r0, .L113+108
 1853 01de FFF7FEFF 		bl	puts
 1854              	.LVL172:
 586:Src/ble_e95.c ****                                                 }
 1855              		.loc 3 586 53 view .LVU506
 586:Src/ble_e95.c ****                                                 }
 1856              		.loc 3 586 53 is_stmt 0 view .LVU507
 1857 01e2 0DE0     		b	.L80
 1858              	.LVL173:
 1859              	.L95:
 591:Src/ble_e95.c ****                                                 ret = UART_RECEIVE_INFO_LEN_ERR;
 1860              		.loc 3 591 49 is_stmt 1 view .LVU508
 1861 01e4 2648     		ldr	r0, .L113+112
 1862 01e6 FFF7FEFF 		bl	puts
 1863              	.LVL174:
 592:Src/ble_e95.c ****                                             }
 1864              		.loc 3 592 49 view .LVU509
 592:Src/ble_e95.c ****                                             }
 1865              		.loc 3 592 53 is_stmt 0 view .LVU510
 1866 01ea 0C24     		movs	r4, #12
 1867 01ec 08E0     		b	.L80
 1868              	.LVL175:
 1869              	.L82:
 634:Src/ble_e95.c ****                     printf("UART_RECEIVE_HEAD_ERR\r\n");
 1870              		.loc 3 634 21 is_stmt 1 view .LVU511
 635:Src/ble_e95.c ****                 }
 1871              		.loc 3 635 21 view .LVU512
 1872 01ee 2548     		ldr	r0, .L113+116
 1873              	.LVL176:
 635:Src/ble_e95.c ****                 }
 1874              		.loc 3 635 21 is_stmt 0 view .LVU513
 1875 01f0 FFF7FEFF 		bl	puts
 1876              	.LVL177:
 634:Src/ble_e95.c ****                     printf("UART_RECEIVE_HEAD_ERR\r\n");
 1877              		.loc 3 634 25 view .LVU514
 1878 01f4 0324     		movs	r4, #3
 1879 01f6 03E0     		b	.L80
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 104


 1880              	.LVL178:
 1881              	.L76:
 646:Src/ble_e95.c ****         }
 647:Src/ble_e95.c ****     }
 648:Src/ble_e95.c ****     else
 649:Src/ble_e95.c ****     {
 650:Src/ble_e95.c ****         printf("USART_PROTOCOL_DATA_NULL!\n");
 1882              		.loc 3 650 9 is_stmt 1 view .LVU515
 1883 01f8 2348     		ldr	r0, .L113+120
 1884 01fa FFF7FEFF 		bl	puts
 1885              	.LVL179:
 651:Src/ble_e95.c ****         ret = USART_PROTOCOL_DATA_NULL;
 1886              		.loc 3 651 9 view .LVU516
 1887              		.loc 3 651 13 is_stmt 0 view .LVU517
 1888 01fe 0424     		movs	r4, #4
 1889              	.LVL180:
 1890              	.L80:
 652:Src/ble_e95.c ****     }
 653:Src/ble_e95.c ****     
 654:Src/ble_e95.c ****     return ret;
 655:Src/ble_e95.c **** }
 1891              		.loc 3 655 1 view .LVU518
 1892 0200 2046     		mov	r0, r4
 1893 0202 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1894              	.LVL181:
 1895              	.L100:
 640:Src/ble_e95.c ****             }
 1896              		.loc 3 640 21 view .LVU519
 1897 0206 0F24     		movs	r4, #15
 1898 0208 FAE7     		b	.L80
 1899              	.LVL182:
 1900              	.L101:
 516:Src/ble_e95.c ****                                             {
 1901              		.loc 3 516 69 view .LVU520
 1902 020a 0B24     		movs	r4, #11
 1903 020c F8E7     		b	.L80
 1904              	.L114:
 1905 020e 00BF     		.align	2
 1906              	.L113:
 1907 0210 00000000 		.word	.LC22
 1908 0214 10000000 		.word	.LC23
 1909 0218 00000000 		.word	.LANCHOR13
 1910 021c 44000000 		.word	.LC26
 1911 0220 2C000000 		.word	.LC25
 1912 0224 00000000 		.word	.LANCHOR14
 1913 0228 18000000 		.word	.LC24
 1914 022c B0020000 		.word	.LC48
 1915 0230 60000000 		.word	.LC27
 1916 0234 74000000 		.word	.LC28
 1917 0238 00000000 		.word	.LANCHOR11
 1918 023c 80020000 		.word	.LC46
 1919 0240 80000000 		.word	.LC29
 1920 0244 60020000 		.word	.LC45
 1921 0248 A0000000 		.word	.LC30
 1922 024c 44020000 		.word	.LC44
 1923 0250 C4000000 		.word	.LC31
 1924 0254 28020000 		.word	.LC43
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 105


 1925 0258 E8000000 		.word	.LC32
 1926 025c 0C020000 		.word	.LC42
 1927 0260 0C010000 		.word	.LC33
 1928 0264 30010000 		.word	.LC34
 1929 0268 50010000 		.word	.LC35
 1930 026c 74010000 		.word	.LC36
 1931 0270 88010000 		.word	.LC37
 1932 0274 A0010000 		.word	.LC38
 1933 0278 B8010000 		.word	.LC39
 1934 027c D8010000 		.word	.LC40
 1935 0280 F0010000 		.word	.LC41
 1936 0284 98020000 		.word	.LC47
 1937 0288 C8020000 		.word	.LC49
 1938              		.cfi_endproc
 1939              	.LFE321:
 1941              		.section	.rodata.open_multiple_doors_fun.str1.4,"aMS",%progbits,1
 1942              		.align	2
 1943              	.LC50:
 1944 0000 6F70656E 		.ascii	"open door num = %d \015\012\000"
 1944      20646F6F 
 1944      72206E75 
 1944      6D203D20 
 1944      2564200D 
 1945 0016 0000     		.align	2
 1946              	.LC51:
 1947 0018 42415443 		.ascii	"BATCH_OPENING!\015\000"
 1947      485F4F50 
 1947      454E494E 
 1947      47210D00 
 1948              		.section	.text.open_multiple_doors_fun,"ax",%progbits
 1949              		.align	1
 1950              		.global	open_multiple_doors_fun
 1951              		.syntax unified
 1952              		.thumb
 1953              		.thumb_func
 1954              		.fpu fpv4-sp-d16
 1956              	open_multiple_doors_fun:
 1957              	.LFB323:
 656:Src/ble_e95.c **** 
 657:Src/ble_e95.c **** /*********************************************************************
 658:Src/ble_e95.c ****  *	function name:  usart3_protocol_handle
 659:Src/ble_e95.c ****  *	describe: analysis of Bluetooth data and E95 data
 660:Src/ble_e95.c ****  *	input:void
 661:Src/ble_e95.c ****  *	output:void
 662:Src/ble_e95.c ****  *	return:void
 663:Src/ble_e95.c ****  *	revision histroy :   1.
 664:Src/ble_e95.c ****  *                      2.
 665:Src/ble_e95.c ****  **********************************************************************/
 666:Src/ble_e95.c **** void usart1_protocol_handle(void)
 667:Src/ble_e95.c **** {
 668:Src/ble_e95.c ****     uart_receive_data_check handle_cmd;
 669:Src/ble_e95.c ****     uint16_t m_sn_info_len = L_ZERO;
 670:Src/ble_e95.c ****     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 671:Src/ble_e95.c ****     handle_cmd = usart1_recv_data_check(ar_usart1_tx_buffer, g_usart1_tx_len, ar_ble_decrypt_buf);
 672:Src/ble_e95.c ****     if(handle_cmd == UART_RECEIVE_SUCCESS)     /**/
 673:Src/ble_e95.c ****     {
 674:Src/ble_e95.c ****         if(g_ble_e95_work_mode == E95_SET_MODE)     /*E95MCUE95
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 106


 675:Src/ble_e95.c ****         {
 676:Src/ble_e95.c ****             switch(g_ble_e92_cmd)
 677:Src/ble_e95.c ****             {
 678:Src/ble_e95.c ****                 case BLE_NAME_SET:                      /*E95*/
 679:Src/ble_e95.c ****                 {
 680:Src/ble_e95.c ****                     g_set_param_timeout_flag = V_ZERO;
 681:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 682:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 683:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 684:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)     /*
 685:Src/ble_e95.c ****                     {
 686:Src/ble_e95.c ****                         printf("SET NAME SUCCESS!\n");
 687:Src/ble_e95.c ****                         g_set_step = SET_E95_BROADCAST;
 688:Src/ble_e95.c ****                     }
 689:Src/ble_e95.c ****                     else
 690:Src/ble_e95.c ****                     {
 691:Src/ble_e95.c ****                         g_set_step = V_ZERO;
 692:Src/ble_e95.c ****                         printf("SET NAME FAILED!\n");
 693:Src/ble_e95.c ****                     }
 694:Src/ble_e95.c ****                     break;
 695:Src/ble_e95.c ****                 }
 696:Src/ble_e95.c ****                 case BLE_BROADCAST_SET:     /*E95*/
 697:Src/ble_e95.c ****                 {
 698:Src/ble_e95.c ****                     g_set_param_timeout_flag = V_ZERO;
 699:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 700:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 701:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 702:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)    /*
 703:Src/ble_e95.c ****                     {
 704:Src/ble_e95.c ****                         printf("SET BROADCAST SUCCESS!\n");
 705:Src/ble_e95.c ****                         g_set_step = SET_E95_POWER;
 706:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 707:Src/ble_e95.c ****                     }
 708:Src/ble_e95.c ****                     else
 709:Src/ble_e95.c ****                     {
 710:Src/ble_e95.c ****                         g_set_step = V_ZERO;
 711:Src/ble_e95.c ****                         printf("SET BROADCAST FAILED!\n");
 712:Src/ble_e95.c ****                     }
 713:Src/ble_e95.c ****                     break;
 714:Src/ble_e95.c ****                 }
 715:Src/ble_e95.c ****                 case BLE_POWER_SET:     /*E95*/
 716:Src/ble_e95.c ****                 {
 717:Src/ble_e95.c ****                     g_set_param_timeout_flag = V_ZERO;
 718:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 719:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 720:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 721:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)     /*
 722:Src/ble_e95.c ****                     {
 723:Src/ble_e95.c ****                         printf("SET POWER SUCCESS!\n");
 724:Src/ble_e95.c ****                         printf("SET BLE PARA FINISH!\n");
 725:Src/ble_e95.c ****                         g_set_step = GET_E95_MODEL;
 726:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 727:Src/ble_e95.c ****                     }
 728:Src/ble_e95.c ****                     else
 729:Src/ble_e95.c ****                     {
 730:Src/ble_e95.c ****                         g_set_step = V_ZERO;
 731:Src/ble_e95.c ****                         printf("SET POWER FAILED!\n");
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 107


 732:Src/ble_e95.c ****                     }
 733:Src/ble_e95.c ****                     break;
 734:Src/ble_e95.c ****                 }
 735:Src/ble_e95.c ****                 case BLE_CHECK_MODEL:     /**/
 736:Src/ble_e95.c ****                 {
 737:Src/ble_e95.c ****                     g_set_param_timeout_flag = V_ZERO;
 738:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 739:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 740:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 741:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)    /*
 742:Src/ble_e95.c ****                     {
 743:Src/ble_e95.c ****                         printf("GET MODEL SUCCESS!\n");
 744:Src/ble_e95.c ****                         printf("SET BLE PARA FINISH!\n");
 745:Src/ble_e95.c ****                         ar_ble_model[V_ZERO] = ar_usart1_tx_buffer[BLE_LEN_INDEX];
 746:Src/ble_e95.c ****                         memcpy(&ar_ble_model[V_ONE], &ar_usart1_tx_buffer[BLE_INFOR_INDEX], ar_ble_
 747:Src/ble_e95.c ****                         g_set_step = V_ZERO;
 748:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 749:Src/ble_e95.c ****                         E95_MODE_TRANSPARENT;
 750:Src/ble_e95.c ****                         E95_BROADCAST_EN;
 751:Src/ble_e95.c ****                         g_ble_e95_work_mode = E95_WORK_MODE;
 752:Src/ble_e95.c ****                     }
 753:Src/ble_e95.c ****                     else
 754:Src/ble_e95.c ****                     {
 755:Src/ble_e95.c ****                         g_set_step = V_ZERO;
 756:Src/ble_e95.c ****                         printf("GET E95 MODEL FAILED!\n");
 757:Src/ble_e95.c ****                     }
 758:Src/ble_e95.c ****                     break;
 759:Src/ble_e95.c ****                 }
 760:Src/ble_e95.c ****                 default:
 761:Src/ble_e95.c ****                 {
 762:Src/ble_e95.c ****                     printf("unknown error!");
 763:Src/ble_e95.c ****                     break;
 764:Src/ble_e95.c ****                 }
 765:Src/ble_e95.c ****             }
 766:Src/ble_e95.c ****         }
 767:Src/ble_e95.c ****         else if(g_ble_e95_work_mode == E95_WORK_MODE)     /*E95app
 768:Src/ble_e95.c ****         {
 769:Src/ble_e95.c ****             g_ble_connect_count = V_ZERO;
 770:Src/ble_e95.c ****             uint8_t ar_ble_load_name[L_TWENTY_FOUR] = {I_ZERO};
 771:Src/ble_e95.c ****             uint8_t ar_sn_test_buf[SN_DATA_LEN+L_TWO] = {I_ZERO};   /*SN36+1+
 772:Src/ble_e95.c **** 
 773:Src/ble_e95.c ****             switch(new_protocol_fram.cmd_type)
 774:Src/ble_e95.c ****             {
 775:Src/ble_e95.c ****                 case GET_ALL_SLOT_STATUS:     /**/
 776:Src/ble_e95.c ****                 {
 777:Src/ble_e95.c ****                     door_status_refresh();
 778:Src/ble_e95.c ****                     ar_response_buffer[L_ZERO] = BOARD_NUM;
 779:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;  
 780:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 781:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 782:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 783:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_ALL_SLOT_STATUS;
 784:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = L_FOUR;
 785:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 786:Src/ble_e95.c ****                     ar_response_buffer[L_EIGHT] = g_door_stat[L_ZERO];
 787:Src/ble_e95.c ****                     ar_response_buffer[L_NINE] = g_door_stat[L_ONE];
 788:Src/ble_e95.c ****                     ar_response_buffer[L_TEN] = g_door_stat[L_TWO];
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 108


 789:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = V_ZERO;
 790:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 791:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TWELVE, ar_ble_decrypt_buf);
 792:Src/ble_e95.c ****                     printf("GET_ALL_SLOT_STATUS!\r\n");
 793:Src/ble_e95.c ****                     break;
 794:Src/ble_e95.c ****                 }
 795:Src/ble_e95.c ****                 case GET_ONE_SLOT_STATUS:     /**/
 796:Src/ble_e95.c ****                 {
 797:Src/ble_e95.c ****                     uint8_t m_slot_num = I_ZERO;
 798:Src/ble_e95.c ****                     m_slot_num = ar_ble_decrypt_buf[V_SIX];
 799:Src/ble_e95.c ****                     if(m_slot_num <= MAX_DOOR_NUM)
 800:Src/ble_e95.c ****                     {
 801:Src/ble_e95.c ****                         m_slot_num = m_slot_num - V_ONE;
 802:Src/ble_e95.c ****                         door_status_index(m_slot_num);
 803:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
 804:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 805:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = g_stdoor_stat[m_slot_num];
 806:Src/ble_e95.c ****                     }
 807:Src/ble_e95.c ****                     else
 808:Src/ble_e95.c ****                     {
 809:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = SLOT_NUM_ERR%256;
 810:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 811:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = V_ZERO;
 812:Src/ble_e95.c ****                     }
 813:Src/ble_e95.c ****                     ar_response_buffer[L_ZERO] = BOARD_NUM;
 814:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;
 815:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 816:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_ONE_SLOT_STATUS;
 817:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = L_ONE;
 818:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 819:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 820:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 821:Src/ble_e95.c ****                     printf("GET_ONE_SLOT_STATUS!\r\n");
 822:Src/ble_e95.c ****                     break;
 823:Src/ble_e95.c ****                 }
 824:Src/ble_e95.c ****                 case GET_ALL_SLOT_GOODS_STATUS:     /**/
 825:Src/ble_e95.c ****                 {
 826:Src/ble_e95.c ****                     get_all_goods_state_fun();
 827:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 828:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 829:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 830:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 831:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 832:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_ALL_SLOT_GOODS_STATUS;
 833:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_FOUR;
 834:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 835:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_all_goods_status[L_ZERO];
 836:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_all_goods_status[L_ONE];
 837:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = g_all_goods_status[L_TWO];
 838:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN]= V_ZERO;
 839:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 840:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TWELVE, ar_ble_decrypt_buf);
 841:Src/ble_e95.c ****                     printf("GET_ALL_SLOT_GOODS_STATUS!\r\n");
 842:Src/ble_e95.c ****                     break;
 843:Src/ble_e95.c ****                 }
 844:Src/ble_e95.c ****                 case GET_ONE_SLOT_GOODS_STATUS:     /**/
 845:Src/ble_e95.c ****                 {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 109


 846:Src/ble_e95.c ****                     uint8_t m_slot_num = I_ZERO;
 847:Src/ble_e95.c ****                     m_slot_num = ar_ble_decrypt_buf[V_SIX];
 848:Src/ble_e95.c ****                     if(m_slot_num <= MAX_DOOR_NUM)
 849:Src/ble_e95.c ****                     {
 850:Src/ble_e95.c ****                         m_slot_num = m_slot_num - V_ONE;
 851:Src/ble_e95.c ****                         get_one_good_state_fun(m_slot_num);
 852:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
 853:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 854:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = g_item_stat[m_slot_num];
 855:Src/ble_e95.c ****                     }
 856:Src/ble_e95.c ****                     else
 857:Src/ble_e95.c ****                     {
 858:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = SLOT_NUM_ERR%256;
 859:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 860:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = V_ZERO;
 861:Src/ble_e95.c ****                     }
 862:Src/ble_e95.c **** 
 863:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 864:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 865:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 866:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_ONE_SLOT_GOODS_STATUS;
 867:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 868:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 869:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 870:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 871:Src/ble_e95.c ****                     printf("GET_ONE_SLOT_GOODS_STATUS!\r\n");
 872:Src/ble_e95.c ****                     break;
 873:Src/ble_e95.c ****                 }
 874:Src/ble_e95.c ****                 case OPEN_ONE_SLOT_DOOR:     /**/
 875:Src/ble_e95.c ****                 {
 876:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 877:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 878:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 879:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 880:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 881:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = OPEN_ONE_SLOT_DOOR;
 882:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 883:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 884:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = OPEN_SLOT_SUCCESS;
 885:Src/ble_e95.c ****                     g_lock_number = ar_ble_decrypt_buf[V_SIX];
 886:Src/ble_e95.c ****                     if((g_lock_number != V_ZERO) && (g_lock_number <= MAX_DOOR_NUM))
 887:Src/ble_e95.c ****                     {
 888:Src/ble_e95.c ****                         uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 889:Src/ble_e95.c ****                         g_lock_number = g_lock_number - V_ONE;
 890:Src/ble_e95.c ****                         door_control_index(g_lock_number, OPEN_DOOR_TIME, OPEN_DOOR);
 891:Src/ble_e95.c ****                     }
 892:Src/ble_e95.c ****                     else
 893:Src/ble_e95.c ****                     {
 894:Src/ble_e95.c ****                         ar_response_buffer[V_EIGHT] = OPEN_SLOT_FAILED;
 895:Src/ble_e95.c ****                         uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 896:Src/ble_e95.c ****                     }
 897:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 898:Src/ble_e95.c ****                     printf("OPEN_ONE_SLOT_DOOR!\r\n");
 899:Src/ble_e95.c ****                     break;
 900:Src/ble_e95.c ****                 }
 901:Src/ble_e95.c ****                 case GET_SOFTWARE_VER:     /**/
 902:Src/ble_e95.c ****                 {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 110


 903:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 904:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 905:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 906:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 907:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 908:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_SOFTWARE_VER;
 909:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_THIRTEEN;
 910:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 911:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = 0x76;
 912:Src/ble_e95.c ****                     memcpy(&ar_response_buffer[V_EIGHT], ar_software_ver, 13);
 913:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 914:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TWENTY_ONE, ar_ble_decrypt_buf);
 915:Src/ble_e95.c ****                     printf("GET_SOFTWARE_VER!\r\n");
 916:Src/ble_e95.c ****                     break;
 917:Src/ble_e95.c ****                 }
 918:Src/ble_e95.c ****                 case GET_BLE_NAME:     /**/
 919:Src/ble_e95.c ****                 {
 920:Src/ble_e95.c ****                     /*mcuflashar_ble_name_buf*/
 921:Src/ble_e95.c ****                     ar_response_buffer[L_ZERO] = BOARD_NUM;
 922:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;
 923:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 924:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 925:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 926:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_BLE_NAME;
 927:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = g_ble_name_len;
 928:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 929:Src/ble_e95.c ****                     memcpy(&ar_response_buffer[L_EIGHT], ar_ble_name_buf,  ar_response_buffer[L_SIX
 930:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 931:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, ar_response_buffer[V_SIX]+L_EIGHT, 
 932:Src/ble_e95.c ****                     printf("GET_BLE_NAME!\r\n");
 933:Src/ble_e95.c ****                     break;
 934:Src/ble_e95.c ****                 }
 935:Src/ble_e95.c ****                 case SET_BLE_NAME:     /**/
 936:Src/ble_e95.c ****                 {
 937:Src/ble_e95.c ****                     /*flashMCUmcu
 938:Src/ble_e95.c ****                       flashE95*/
 939:Src/ble_e95.c ****                     if((ar_ble_decrypt_buf[V_FOUR] >= L_ONE) && (ar_ble_decrypt_buf[V_FOUR] <= L_TW
 940:Src/ble_e95.c ****                     {
 941:Src/ble_e95.c ****                         memcpy(&ar_ble_load_name[V_ONE], &ar_ble_decrypt_buf[V_SIX], ar_ble_decrypt
 942:Src/ble_e95.c ****                         ar_ble_load_name[V_ZERO] = ar_ble_decrypt_buf[V_FOUR] + L_ONE;
 943:Src/ble_e95.c ****                         ar_ble_load_name[ar_ble_load_name[V_ZERO]] = xor_check(ar_ble_load_name, ar
 944:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_BLE_NAME_ADDR);
 945:Src/ble_e95.c ****                         W25Q16_PageWrite(FLASH_BLE_NAME_ADDR, ar_ble_load_name, ar_ble_load_name[V_
 946:Src/ble_e95.c ****                         ar_response_buffer[V_EIGHT] = V_ZERO;
 947:Src/ble_e95.c ****                     }
 948:Src/ble_e95.c ****                     else     /**/
 949:Src/ble_e95.c ****                     {
 950:Src/ble_e95.c ****                         ar_response_buffer[V_EIGHT] = V_ONE;
 951:Src/ble_e95.c ****                     }
 952:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 953:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 954:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 955:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 956:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 957:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_BLE_NAME;
 958:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 959:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 111


 960:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 961:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);    /*
 962:Src/ble_e95.c ****                                                                                                   
 963:Src/ble_e95.c ****                     printf("SET_BLE_NAME!\r\n");
 964:Src/ble_e95.c ****                     HAL_Delay(100);     /*app*/
 965:Src/ble_e95.c ****                     E95_BROADCAST_DIS;
 966:Src/ble_e95.c ****                     __set_FAULTMASK(1); /*close all interrupts*/
 967:Src/ble_e95.c ****                     NVIC_SystemReset();
 968:Src/ble_e95.c ****                     break;
 969:Src/ble_e95.c ****                 }
 970:Src/ble_e95.c ****                 case GET_BAT_VOLTAGE:     /**/
 971:Src/ble_e95.c ****                 {
 972:Src/ble_e95.c ****                     BAT_ADC_EN;    /**/
 973:Src/ble_e95.c ****                     HAL_Delay(5);
 974:Src/ble_e95.c ****                     if(LOCK_POWER_SOURCE == PIN_LEVEL_HIGH)    /*
 975:Src/ble_e95.c ****                     {
 976:Src/ble_e95.c ****                         get_adc3_value();    /*adc*/
 977:Src/ble_e95.c ****                         ar_get_voltage_value[V_ZERO] += DEVICE_VOLTAGE_DROP;
 978:Src/ble_e95.c ****                     }
 979:Src/ble_e95.c ****                     else    /*9V*/
 980:Src/ble_e95.c ****                     {
 981:Src/ble_e95.c ****                         ar_get_voltage_value[V_ZERO] = MAINS_VOLTAGE;
 982:Src/ble_e95.c ****                     }
 983:Src/ble_e95.c ****                     BAT_ADC_DIS;
 984:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 985:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 986:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 987:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 988:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 989:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BAT_VOLTAGE;
 990:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 991:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 992:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = ar_get_voltage_value[V_ZERO]%256;
 993:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = ar_get_voltage_value[V_ZERO]/256;
 994:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 995:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
 996:Src/ble_e95.c ****                     printf("GET_BAT_VOLTAGE!\r\n");
 997:Src/ble_e95.c ****                     break;
 998:Src/ble_e95.c ****                 }
 999:Src/ble_e95.c ****                 case SET_RTC_TIME:     /*RTC*/
1000:Src/ble_e95.c ****                 {
1001:Src/ble_e95.c ****                     for(uint8_t i = V_SIX; i <= V_TEN; i++)
1002:Src/ble_e95.c ****                     {
1003:Src/ble_e95.c ****                         printf("%d ", ar_ble_decrypt_buf[i]);
1004:Src/ble_e95.c ****                     }
1005:Src/ble_e95.c ****                     printf(" ar_ble_decrypt_buf\n");
1006:Src/ble_e95.c ****                     set_rtc_date_time.hundredkilo = ar_ble_decrypt_buf[V_SIX];
1007:Src/ble_e95.c ****                     set_rtc_date_time.kilo = ar_ble_decrypt_buf[V_SEVEN];
1008:Src/ble_e95.c ****                     set_rtc_date_time.ten = ar_ble_decrypt_buf[V_EIGHT];
1009:Src/ble_e95.c ****                     set_rtc_date_time.minute = ar_ble_decrypt_buf[V_NINE];
1010:Src/ble_e95.c ****                     set_rtc_date_time.second = ar_ble_decrypt_buf[V_TEN];
1011:Src/ble_e95.c ****                     pcf85263_set_time(set_rtc_date_time);
1012:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1013:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1014:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1015:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1016:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 112


1017:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_RTC_TIME;
1018:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
1019:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1020:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
1021:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1022:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
1023:Src/ble_e95.c ****                     printf("SET_RTC_TIME!\r\n");
1024:Src/ble_e95.c ****                     break;
1025:Src/ble_e95.c ****                 }
1026:Src/ble_e95.c ****                 case GET_RTC_TIME:     /*RTC*/
1027:Src/ble_e95.c ****                 {
1028:Src/ble_e95.c ****                     uint8_t m_fun_data = 0x90;
1029:Src/ble_e95.c ****                     pcf85263_write_data(PCF8563_ADDR_FUN, &m_fun_data, L_ONE);
1030:Src/ble_e95.c ****                     pcf85263_query_time(&get_rtc_date_time);
1031:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1032:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1033:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1034:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1035:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1036:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_RTC_TIME;
1037:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_FIVE;
1038:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1039:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = get_rtc_date_time.hundredkilo;
1040:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = get_rtc_date_time.kilo;
1041:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = get_rtc_date_time.ten;
1042:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = get_rtc_date_time.minute;
1043:Src/ble_e95.c ****                     ar_response_buffer[L_TWELVE] = get_rtc_date_time.second;
1044:Src/ble_e95.c **** //                    ar_response_buffer[L_THIRTEEN] = get_rtc_date_time.millis;
1045:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1046:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_THIRTEEN, ar_ble_decrypt_buf);
1047:Src/ble_e95.c ****                     printf("GET_RTC_TIME!\r\n");
1048:Src/ble_e95.c ****                     break;
1049:Src/ble_e95.c ****                 }
1050:Src/ble_e95.c ****                 case SET_RTC_ALARM_TIME:     /*RTC ALARM*/
1051:Src/ble_e95.c ****                 {
1052:Src/ble_e95.c ****                     g_alarm_set_num = ar_ble_decrypt_buf[V_SIX];
1053:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1054:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1055:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1056:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1057:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1058:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_RTC_ALARM_TIME;
1059:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
1060:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1061:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
1062:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1063:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
1064:Src/ble_e95.c ****                     printf("SET_RTC_ALARM_TIME!\r\n");
1065:Src/ble_e95.c ****                     break;
1066:Src/ble_e95.c ****                 }                
1067:Src/ble_e95.c ****                 case SET_BROADCAST_PARA:     /**/
1068:Src/ble_e95.c ****                 {
1069:Src/ble_e95.c ****                     /*flashmcu
1070:Src/ble_e95.c ****                       mcuflashe95*/
1071:Src/ble_e95.c ****                     uint8_t ar_ble_set_boardcost_para[V_FOUR] = {I_ZERO}; 
1072:Src/ble_e95.c ****                     g_ble_boardcost_time = ar_ble_decrypt_buf[V_SIX];   /*100ms*/
1073:Src/ble_e95.c ****                     g_ble_transmit_power = ar_ble_decrypt_buf[V_SEVEN];  /*
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 113


1074:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_ZERO] = FLASH_WRITE_FLAG;
1075:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_ONE] = g_ble_boardcost_time;
1076:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_TWO] = g_ble_transmit_power;
1077:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_THREE] = xor_check(ar_ble_set_boardcost_para, L_THR
1078:Src/ble_e95.c ****                     W25Q16_SectorErase_4KByte(FLASH_BLE_BOARDCOST_PARA);
1079:Src/ble_e95.c ****                     W25Q16_PageWrite(FLASH_BLE_BOARDCOST_PARA, ar_ble_set_boardcost_para, L_FOUR);
1080:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1081:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1082:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1083:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1084:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1085:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_BROADCAST_PARA;
1086:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
1087:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1088:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
1089:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1090:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
1091:Src/ble_e95.c ****                     printf("SET_BROADCAST_PARA!\r\n");
1092:Src/ble_e95.c ****                     HAL_Delay(100);
1093:Src/ble_e95.c ****                     E95_BROADCAST_DIS;
1094:Src/ble_e95.c ****                     __set_FAULTMASK(1); /*close all interrupts*/
1095:Src/ble_e95.c ****                     NVIC_SystemReset();
1096:Src/ble_e95.c ****                     break;
1097:Src/ble_e95.c ****                 }
1098:Src/ble_e95.c ****                 case GET_BROADCAST_PARA:     /**/
1099:Src/ble_e95.c ****                 {
1100:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1101:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1102:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1103:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1104:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1105:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BROADCAST_PARA;
1106:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
1107:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1108:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_ble_boardcost_time;
1109:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_ble_transmit_power;
1110:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1111:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
1112:Src/ble_e95.c ****                     printf("GET_BROADCAST_PARA!\r\n");
1113:Src/ble_e95.c ****                     break;
1114:Src/ble_e95.c ****                 }
1115:Src/ble_e95.c ****                 case GET_TEMP:     /**/
1116:Src/ble_e95.c ****                 {
1117:Src/ble_e95.c ****                     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);     /*
1118:Src/ble_e95.c ****                     //__set_FAULTMASK(1);
1119:Src/ble_e95.c ****                     for(uint8_t i = 0; i < 8; i++)/*DHT22
1120:Src/ble_e95.c ****                     {
1121:Src/ble_e95.c ****                         printf("read count = %d\r\n", i);
1122:Src/ble_e95.c ****                         read_dht22_RH();    
1123:Src/ble_e95.c ****                         if(g_read_dht22_flag)   
1124:Src/ble_e95.c ****                         {
1125:Src/ble_e95.c ****                             g_read_dht22_flag = V_ZERO;
1126:Src/ble_e95.c ****                             break;
1127:Src/ble_e95.c ****                         }  
1128:Src/ble_e95.c ****                         HAL_Delay(400);              
1129:Src/ble_e95.c ****                     }
1130:Src/ble_e95.c ****                     //__set_FAULTMASK(0);
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 114


1131:Src/ble_e95.c ****                     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
1132:Src/ble_e95.c **** 
1133:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1134:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1135:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1136:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1137:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1138:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_TEMP;
1139:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
1140:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1141:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_temp%256;     /*10
1142:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_temp/256;
1143:Src/ble_e95.c ****                     HAL_Delay(10);
1144:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1145:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
1146:Src/ble_e95.c ****                     printf("GET_TEMP:%04x!\r\n", g_temp);
1147:Src/ble_e95.c ****                     break;
1148:Src/ble_e95.c ****                 }
1149:Src/ble_e95.c ****                 case GET_HUM:     /**/
1150:Src/ble_e95.c ****                 {
1151:Src/ble_e95.c ****                     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);     /*
1152:Src/ble_e95.c ****                     //__set_FAULTMASK(1);
1153:Src/ble_e95.c ****                     for(uint8_t i = 1; i < 8; i++)/*DHT22
1154:Src/ble_e95.c ****                     {
1155:Src/ble_e95.c ****                         printf("read count = %d\r\n", i);
1156:Src/ble_e95.c ****                         read_dht22_RH();    
1157:Src/ble_e95.c ****                         if(g_read_dht22_flag)   
1158:Src/ble_e95.c ****                         {
1159:Src/ble_e95.c ****                             g_read_dht22_flag = V_ZERO;
1160:Src/ble_e95.c ****                             break;
1161:Src/ble_e95.c ****                         }  
1162:Src/ble_e95.c ****                         HAL_Delay(400);              
1163:Src/ble_e95.c ****                     }
1164:Src/ble_e95.c ****                     //__set_FAULTMASK(0);
1165:Src/ble_e95.c ****                     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
1166:Src/ble_e95.c **** 
1167:Src/ble_e95.c **** 
1168:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1169:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1170:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1171:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1172:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1173:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_HUM;
1174:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
1175:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1176:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_hump%256;     /*10*/
1177:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_hump/256;
1178:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1179:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
1180:Src/ble_e95.c ****                     printf("GET_HUM:%04x\r\n", g_hump);
1181:Src/ble_e95.c ****                     break;
1182:Src/ble_e95.c ****                 }
1183:Src/ble_e95.c ****                 case SET_SN:    /*SNSN36*/
1184:Src/ble_e95.c ****                 {
1185:Src/ble_e95.c ****                     m_sn_info_len = (ar_ble_decrypt_buf[V_FIVE] << V_EIGHT) + ar_ble_decrypt_buf[V_
1186:Src/ble_e95.c ****                     if((m_sn_info_len <= SN_DATA_LEN) && (m_sn_info_len != L_ZERO))
1187:Src/ble_e95.c ****                     {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 115


1188:Src/ble_e95.c ****                         g_sn_data_len = m_sn_info_len;
1189:Src/ble_e95.c ****                         memcpy(ar_sn_num, &ar_ble_decrypt_buf[V_SIX], m_sn_info_len);
1190:Src/ble_e95.c ****                         printf("sn=");
1191:Src/ble_e95.c ****                         for(uint8_t i = V_ZERO; i < g_sn_data_len; i++)
1192:Src/ble_e95.c ****                         {
1193:Src/ble_e95.c ****                             printf("%c", ar_sn_num[i]);
1194:Src/ble_e95.c ****                         }
1195:Src/ble_e95.c ****                         printf("\r\n");
1196:Src/ble_e95.c ****                         memcpy(&ar_sn_buf[V_TWO], &ar_ble_decrypt_buf[V_SIX], m_sn_info_len);
1197:Src/ble_e95.c ****                         ar_sn_buf[V_ZERO] = FLASH_WRITE_FLAG;    /*flash
1198:Src/ble_e95.c ****                         ar_sn_buf[V_ONE] = m_sn_info_len;
1199:Src/ble_e95.c ****                         ar_sn_buf[m_sn_info_len + V_TWO] = xor_check(ar_sn_buf, m_sn_info_len+L_TWO
1200:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_SN_ADDR);
1201:Src/ble_e95.c ****                         W25Q16_PageWrite(FLASH_SN_ADDR, ar_sn_buf, m_sn_info_len+L_THREE);
1202:Src/ble_e95.c ****                         for(uint8_t i = V_ZERO; i < (m_sn_info_len+L_THREE); i++)
1203:Src/ble_e95.c ****                         {
1204:Src/ble_e95.c ****                             printf("%02x\r\n", ar_sn_buf[i]);
1205:Src/ble_e95.c ****                         }
1206:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
1207:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
1208:Src/ble_e95.c ****                     }
1209:Src/ble_e95.c ****                     else
1210:Src/ble_e95.c ****                     {
1211:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = INFO_LEN_ERR%256;
1212:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = INFO_LEN_ERR/256;
1213:Src/ble_e95.c ****                     }
1214:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1215:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1216:Src/ble_e95.c **** 
1217:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1218:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_SN;
1219:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
1220:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1221:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = SET_SN_SUCCESS;
1222:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1223:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
1224:Src/ble_e95.c ****                     printf("SET_SN!\r\n");
1225:Src/ble_e95.c ****                     break;
1226:Src/ble_e95.c ****                 }
1227:Src/ble_e95.c ****                 case GET_SN:    /*SN*/
1228:Src/ble_e95.c ****                 {
1229:Src/ble_e95.c ****                     uint8_t m_xor_value = I_ZERO;
1230:Src/ble_e95.c ****                     uint8_t m_sn_len = I_ZERO;
1231:Src/ble_e95.c ****                     W25Q16_HighSpeedBufferRead(FLASH_SN_ADDR, ar_sn_test_buf, SN_DATA_LEN+L_THREE);
1232:Src/ble_e95.c ****                     m_sn_len = ar_sn_test_buf[L_ONE];
1233:Src/ble_e95.c ****                     printf("m_sn_len = %d\r\n", m_sn_len);
1234:Src/ble_e95.c ****                     if(m_sn_len <= SN_DATA_LEN)
1235:Src/ble_e95.c ****                     {
1236:Src/ble_e95.c ****                         m_xor_value = xor_check(ar_sn_test_buf, m_sn_len+L_TWO);
1237:Src/ble_e95.c ****                         if((ar_sn_test_buf[V_ZERO] == FLASH_WRITE_FLAG) && (ar_sn_test_buf[m_sn_len
1238:Src/ble_e95.c ****                         {
1239:Src/ble_e95.c ****                             memcpy(&ar_response_buffer[V_EIGHT], &ar_sn_test_buf[V_TWO], m_sn_len);
1240:Src/ble_e95.c ****                         }
1241:Src/ble_e95.c ****                         else
1242:Src/ble_e95.c ****                         {
1243:Src/ble_e95.c ****                             m_sn_len = L_ELEVEN;
1244:Src/ble_e95.c ****                             memset(&ar_response_buffer[V_EIGHT], ar_sn_num, m_sn_len);    /*S
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 116


1245:Src/ble_e95.c ****                         }
1246:Src/ble_e95.c ****                     }
1247:Src/ble_e95.c ****                     else
1248:Src/ble_e95.c ****                     {
1249:Src/ble_e95.c ****                         m_sn_len = L_ELEVEN;
1250:Src/ble_e95.c ****                         memcpy(&ar_response_buffer[V_EIGHT], ar_sn_num, m_sn_len);    /*SN
1251:Src/ble_e95.c ****                         printf("ar_sn_num = %s\r\n", ar_sn_num);
1252:Src/ble_e95.c ****                     }
1253:Src/ble_e95.c **** 
1254:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1255:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1256:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1257:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1258:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1259:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_SN;
1260:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = m_sn_len;
1261:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1262:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1263:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, m_sn_len+L_EIGHT, ar_ble_decrypt_bu
1264:Src/ble_e95.c ****                     printf("GET_SN!\r\n");
1265:Src/ble_e95.c ****                     break;
1266:Src/ble_e95.c ****                 }
1267:Src/ble_e95.c ****                 case GET_BUTTON_BAT:     /**/
1268:Src/ble_e95.c ****                 {
1269:Src/ble_e95.c ****                     BAT_VOLTAGE_COM_EN;     /**/
1270:Src/ble_e95.c ****                     HAL_Delay(5);
1271:Src/ble_e95.c ****                     get_adc3_value();
1272:Src/ble_e95.c ****                     printf("coin voltage = %d\r\n",ar_get_voltage_value[V_ONE]);
1273:Src/ble_e95.c ****                     BAT_VOLTAGE_COM_DIS;
1274:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1275:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1276:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1277:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1278:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1279:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BUTTON_BAT;
1280:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
1281:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1282:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = ar_get_voltage_value[V_ONE];
1283:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1284:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
1285:Src/ble_e95.c ****                     printf("GET_BUTTON_BAT!\r\n");
1286:Src/ble_e95.c ****                     break;
1287:Src/ble_e95.c ****                 }
1288:Src/ble_e95.c ****                 case IOT_TEST:
1289:Src/ble_e95.c ****                 {
1290:Src/ble_e95.c ****                     g_iot_start_test = V_ONE;
1291:Src/ble_e95.c ****                     g_start_http_flag = V_ONE;
1292:Src/ble_e95.c ****                     printf("IOT_TEST!\r\n");
1293:Src/ble_e95.c ****                     break;
1294:Src/ble_e95.c ****                 }
1295:Src/ble_e95.c ****                 case SET_LIS2DH_PARA:     /**/
1296:Src/ble_e95.c ****                 {
1297:Src/ble_e95.c ****                     uint8_t ret = V_ZERO;
1298:Src/ble_e95.c ****                     uint8_t m_lis2dh_threshold = ar_ble_decrypt_buf[L_SIX];
1299:Src/ble_e95.c ****                     uint8_t m_lis2dh_query = ar_ble_decrypt_buf[L_SEVEN];
1300:Src/ble_e95.c ****                     printf("threshold = %d\r\n", m_lis2dh_threshold);
1301:Src/ble_e95.c ****                     printf("m_lis2dh_query = %d\r\n", m_lis2dh_query);
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 117


1302:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
1303:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1304:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
1305:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
1306:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1307:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_LIS2DH_PARA;
1308:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_EIGHT;
1309:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
1310:Src/ble_e95.c ****                     if(m_lis2dh_threshold != V_ZERO)
1311:Src/ble_e95.c ****                     {
1312:Src/ble_e95.c ****                         ret = lis2dh_set_threshold(m_lis2dh_threshold);
1313:Src/ble_e95.c ****                         if(ret == LIS2DH_SUCCESS)
1314:Src/ble_e95.c ****                         {
1315:Src/ble_e95.c ****                             printf("set threshold successed!");
1316:Src/ble_e95.c ****                         }
1317:Src/ble_e95.c ****                         else
1318:Src/ble_e95.c ****                         {
1319:Src/ble_e95.c ****                             printf("set threshold failed");
1320:Src/ble_e95.c ****                         }
1321:Src/ble_e95.c ****                         ret = lis2dh_get_threshold(&lis2dh_config_t.value);
1322:Src/ble_e95.c ****                         if(ret == LIS2DH_SUCCESS)
1323:Src/ble_e95.c ****                         {
1324:Src/ble_e95.c ****                             printf("get threshold successed!");
1325:Src/ble_e95.c ****                         }
1326:Src/ble_e95.c ****                         else
1327:Src/ble_e95.c ****                         {
1328:Src/ble_e95.c ****                             printf("get threshold failed");
1329:Src/ble_e95.c ****                         }
1330:Src/ble_e95.c ****                         printf("read threshold = %d\r\n", lis2dh_config_t.value);
1331:Src/ble_e95.c ****                         if(lis2dh_config_t.value == m_lis2dh_threshold)
1332:Src/ble_e95.c ****                         {
1333:Src/ble_e95.c ****                             lis2dh_config_save(m_lis2dh_threshold);
1334:Src/ble_e95.c ****                             ar_response_buffer[V_EIGHT] = LIS2DH_SUCCESS;
1335:Src/ble_e95.c ****                         }
1336:Src/ble_e95.c ****                         else
1337:Src/ble_e95.c ****                         {
1338:Src/ble_e95.c ****                             ar_response_buffer[V_EIGHT] = LIS2DH_ERROR;
1339:Src/ble_e95.c ****                         }
1340:Src/ble_e95.c ****                         if(m_lis2dh_query == V_ONE)     /**/
1341:Src/ble_e95.c ****                         {
1342:Src/ble_e95.c ****                             filter_acc();
1343:Src/ble_e95.c ****                             ar_response_buffer[V_NINE] = acc_sample.x;
1344:Src/ble_e95.c ****                             ar_response_buffer[V_TEN] = acc_sample.x >> V_EIGHT;
1345:Src/ble_e95.c ****                             ar_response_buffer[L_ELEVEN] = acc_sample.y;
1346:Src/ble_e95.c ****                             ar_response_buffer[L_TWELVE] = acc_sample.y >> V_EIGHT;
1347:Src/ble_e95.c ****                             ar_response_buffer[L_THIRTEEN] = acc_sample.z;
1348:Src/ble_e95.c ****                             ar_response_buffer[L_FOURTEEN] = acc_sample.z >> V_EIGHT;
1349:Src/ble_e95.c ****                         }
1350:Src/ble_e95.c ****                         else     /**/
1351:Src/ble_e95.c ****                         {
1352:Src/ble_e95.c ****                             memset(&ar_response_buffer[V_NINE], V_ZERO, L_SEVEN);
1353:Src/ble_e95.c ****                         }
1354:Src/ble_e95.c ****                     }
1355:Src/ble_e95.c ****                     else
1356:Src/ble_e95.c ****                     {
1357:Src/ble_e95.c ****                         printf("threshold error!\r\n");
1358:Src/ble_e95.c ****                     }
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 118


1359:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1360:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_SIXTEEN, ar_ble_decrypt_buf);
1361:Src/ble_e95.c ****                     printf("SET_LIS2DH_PARA!\r\n");
1362:Src/ble_e95.c ****                     break;
1363:Src/ble_e95.c ****                 }
1364:Src/ble_e95.c ****                 case GET_BLE_PRODUCT_MODEL:     /**/
1365:Src/ble_e95.c ****                 {
1366:Src/ble_e95.c ****                     if(ar_ble_model[V_ZERO] != L_ZERO)     /*
1367:Src/ble_e95.c ****                     {
1368:Src/ble_e95.c ****                         ar_response_buffer[V_ZERO] = BOARD_NUM;
1369:Src/ble_e95.c ****                         ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
1370:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
1371:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
1372:Src/ble_e95.c ****                         ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
1373:Src/ble_e95.c ****                         ar_response_buffer[V_FIVE] = GET_BLE_PRODUCT_MODEL;
1374:Src/ble_e95.c ****                         ar_response_buffer[V_SIX] = L_SEVENTEEN;
1375:Src/ble_e95.c ****                         ar_response_buffer[V_SEVEN] = L_ZERO;
1376:Src/ble_e95.c ****                         memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1377:Src/ble_e95.c ****                         memcpy(&ar_response_buffer[V_SEVEN], &ar_ble_model[V_ONE], ar_ble_model[V_Z
1378:Src/ble_e95.c ****                         uart1_response_computer(ar_response_buffer, L_SEVENTEEN+L_EIGHT, ar_ble_dec
1379:Src/ble_e95.c ****                         printf("GET_BLE_PRODUCT_MODEL!\r\n");
1380:Src/ble_e95.c ****                     }
1381:Src/ble_e95.c ****                     else
1382:Src/ble_e95.c ****                     {
1383:Src/ble_e95.c ****                         printf("GET MODEL ERROR!\r\n");
1384:Src/ble_e95.c ****                     }
1385:Src/ble_e95.c **** 
1386:Src/ble_e95.c ****                     break;
1387:Src/ble_e95.c ****                 }
1388:Src/ble_e95.c ****                 case BATCH_OPENING:
1389:Src/ble_e95.c ****                 {
1390:Src/ble_e95.c ****                     memcpy(ar_open_slot_num, &ar_ble_decrypt_buf[L_SIX], L_THREE);
1391:Src/ble_e95.c ****                     g_open_one_door_flag = V_ONE;
1392:Src/ble_e95.c ****                     g_open_multiple_doors_num = V_ZERO;
1393:Src/ble_e95.c ****                     g_package_num = new_protocol_fram.package_num;
1394:Src/ble_e95.c ****                     break;
1395:Src/ble_e95.c ****                 }
1396:Src/ble_e95.c ****                 default:
1397:Src/ble_e95.c ****                     break;
1398:Src/ble_e95.c ****             }
1399:Src/ble_e95.c ****         }
1400:Src/ble_e95.c ****         else
1401:Src/ble_e95.c ****         {
1402:Src/ble_e95.c ****             printf("unknown e95 work mode!");
1403:Src/ble_e95.c ****         }
1404:Src/ble_e95.c ****     }
1405:Src/ble_e95.c ****     else
1406:Src/ble_e95.c ****     {
1407:Src/ble_e95.c ****         if(g_ble_e95_work_mode == E95_WORK_MODE)
1408:Src/ble_e95.c ****         {
1409:Src/ble_e95.c **** 
1410:Src/ble_e95.c ****             ar_response_buffer[V_ZERO] = V_ONE;
1411:Src/ble_e95.c ****             ar_response_buffer[V_ONE] = V_ZERO;
1412:Src/ble_e95.c ****             ar_response_buffer[V_TWO] = RES_ERR_CODE;
1413:Src/ble_e95.c ****             ar_response_buffer[V_THREE] = L_ONE;
1414:Src/ble_e95.c ****             ar_response_buffer[V_FOUR] = L_ZERO;
1415:Src/ble_e95.c ****             ar_response_buffer[V_FIVE] = handle_cmd;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 119


1416:Src/ble_e95.c ****             memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1417:Src/ble_e95.c ****             uart1_response_computer(ar_response_buffer, L_SIX, ar_ble_decrypt_buf);
1418:Src/ble_e95.c ****             printf("response err code!\r\n");
1419:Src/ble_e95.c ****         }
1420:Src/ble_e95.c ****     }
1421:Src/ble_e95.c ****     g_ble_e92_cmd = V_ZERO;
1422:Src/ble_e95.c ****     g_usart1_tx_len = V_ZERO;
1423:Src/ble_e95.c ****     g_usart1_rx_finish = V_ZERO;
1424:Src/ble_e95.c ****     memset(ar_usart1_tx_buffer, V_ZERO, g_usart1_tx_len);
1425:Src/ble_e95.c **** }
1426:Src/ble_e95.c **** 
1427:Src/ble_e95.c **** void open_multiple_doors_fun(void)
1428:Src/ble_e95.c **** {
 1958              		.loc 3 1428 1 is_stmt 1 view -0
 1959              		.cfi_startproc
 1960              		@ args = 0, pretend = 0, frame = 48
 1961              		@ frame_needed = 0, uses_anonymous_args = 0
 1962 0000 10B5     		push	{r4, lr}
 1963              	.LCFI15:
 1964              		.cfi_def_cfa_offset 8
 1965              		.cfi_offset 4, -8
 1966              		.cfi_offset 14, -4
 1967 0002 8CB0     		sub	sp, sp, #48
 1968              	.LCFI16:
 1969              		.cfi_def_cfa_offset 56
1429:Src/ble_e95.c ****     uint8_t i = I_ZERO;
 1970              		.loc 3 1429 5 view .LVU522
 1971              	.LVL183:
1430:Src/ble_e95.c ****     uint8_t ar_res_buf[L_FORTY_ONE] = {I_ZERO};
 1972              		.loc 3 1430 5 view .LVU523
 1973              		.loc 3 1430 13 is_stmt 0 view .LVU524
 1974 0004 0021     		movs	r1, #0
 1975 0006 0191     		str	r1, [sp, #4]
 1976 0008 2522     		movs	r2, #37
 1977 000a 02A8     		add	r0, sp, #8
 1978 000c FFF7FEFF 		bl	memset
 1979              	.LVL184:
1431:Src/ble_e95.c **** 
1432:Src/ble_e95.c ****     if(g_open_multiple_doors_num <= (MAX_DOOR_NUM - V_ONE))
 1980              		.loc 3 1432 5 is_stmt 1 view .LVU525
 1981              		.loc 3 1432 34 is_stmt 0 view .LVU526
 1982 0010 2E4B     		ldr	r3, .L122
 1983 0012 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 1984              		.loc 3 1432 7 view .LVU527
 1985 0014 1729     		cmp	r1, #23
 1986 0016 2BD8     		bhi	.L116
1433:Src/ble_e95.c ****     {
1434:Src/ble_e95.c ****         i = g_open_multiple_doors_num % V_EIGHT;
 1987              		.loc 3 1434 9 is_stmt 1 view .LVU528
 1988              		.loc 3 1434 11 is_stmt 0 view .LVU529
 1989 0018 01F00703 		and	r3, r1, #7
 1990              	.LVL185:
1435:Src/ble_e95.c ****         if(((ar_open_slot_num[g_open_multiple_doors_num/V_EIGHT] >> i) & V_ONE) == V_ONE)
 1991              		.loc 3 1435 9 is_stmt 1 view .LVU530
 1992              		.loc 3 1435 56 is_stmt 0 view .LVU531
 1993 001c CA08     		lsrs	r2, r1, #3
 1994              		.loc 3 1435 30 view .LVU532
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 120


 1995 001e 2C48     		ldr	r0, .L122+4
 1996 0020 825C     		ldrb	r2, [r0, r2]	@ zero_extendqisi2
 1997              		.loc 3 1435 66 view .LVU533
 1998 0022 42FA03F3 		asr	r3, r2, r3
 1999              		.loc 3 1435 11 view .LVU534
 2000 0026 13F0010F 		tst	r3, #1
 2001 002a 0DD1     		bne	.L121
1436:Src/ble_e95.c ****         {
1437:Src/ble_e95.c ****             printf("open door num = %d \r\n", g_open_multiple_doors_num+V_ONE);
1438:Src/ble_e95.c ****             door_control_index(g_open_multiple_doors_num, OPEN_DOOR_TIME, OPEN_DOOR);
1439:Src/ble_e95.c ****             g_start_open_door_flag = V_ONE;
1440:Src/ble_e95.c ****             g_start_open_door_cnt = V_ZERO;
1441:Src/ble_e95.c ****             g_open_one_door_flag = V_ZERO;
1442:Src/ble_e95.c ****         }
1443:Src/ble_e95.c ****         else
1444:Src/ble_e95.c ****         {
1445:Src/ble_e95.c ****             g_start_open_door_flag = V_ZERO;
 2002              		.loc 3 1445 13 is_stmt 1 view .LVU535
 2003              		.loc 3 1445 36 is_stmt 0 view .LVU536
 2004 002c 0023     		movs	r3, #0
 2005 002e 294A     		ldr	r2, .L122+8
 2006 0030 1370     		strb	r3, [r2]
1446:Src/ble_e95.c ****             g_start_open_door_cnt = V_ZERO;
 2007              		.loc 3 1446 13 is_stmt 1 view .LVU537
 2008              		.loc 3 1446 35 is_stmt 0 view .LVU538
 2009 0032 294A     		ldr	r2, .L122+12
 2010 0034 1380     		strh	r3, [r2]	@ movhi
1447:Src/ble_e95.c ****             g_open_one_door_flag = V_ONE;
 2011              		.loc 3 1447 13 is_stmt 1 view .LVU539
 2012              		.loc 3 1447 34 is_stmt 0 view .LVU540
 2013 0036 294B     		ldr	r3, .L122+16
 2014 0038 0122     		movs	r2, #1
 2015 003a 1A70     		strb	r2, [r3]
 2016              	.L118:
1448:Src/ble_e95.c ****         }
1449:Src/ble_e95.c ****         g_open_multiple_doors_num++;
 2017              		.loc 3 1449 9 is_stmt 1 view .LVU541
 2018              		.loc 3 1449 34 is_stmt 0 view .LVU542
 2019 003c 234A     		ldr	r2, .L122
 2020 003e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 2021 0040 0133     		adds	r3, r3, #1
 2022 0042 1370     		strb	r3, [r2]
 2023              	.L115:
1450:Src/ble_e95.c ****     }
1451:Src/ble_e95.c ****     else
1452:Src/ble_e95.c ****     {
1453:Src/ble_e95.c ****         g_open_one_door_flag = V_ZERO;
1454:Src/ble_e95.c ****         g_start_open_door_flag = V_ZERO;
1455:Src/ble_e95.c ****         g_start_open_door_cnt = V_ZERO;
1456:Src/ble_e95.c ****         g_open_multiple_doors_num = V_ZERO;
1457:Src/ble_e95.c ****         ar_res_buf[V_ZERO] = BOARD_NUM;
1458:Src/ble_e95.c ****         ar_res_buf[V_ONE] = g_package_num;
1459:Src/ble_e95.c ****         ar_res_buf[L_TWO] = V_ZERO;
1460:Src/ble_e95.c ****         ar_res_buf[L_THREE] = V_ZERO;
1461:Src/ble_e95.c ****         ar_res_buf[L_FOUR] = DEPOSIT_EXPRESS;
1462:Src/ble_e95.c ****         ar_res_buf[V_FIVE] = BATCH_OPENING;
1463:Src/ble_e95.c ****         ar_res_buf[V_SIX] = L_ONE;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 121


1464:Src/ble_e95.c ****         ar_res_buf[V_SEVEN] = L_ZERO;
1465:Src/ble_e95.c ****         ar_res_buf[V_EIGHT] = L_ZERO;
1466:Src/ble_e95.c ****         memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
1467:Src/ble_e95.c ****         uart1_response_computer(ar_res_buf, L_ONE+L_EIGHT, ar_ble_decrypt_buf);
1468:Src/ble_e95.c ****         printf("BATCH_OPENING!\r\n");
1469:Src/ble_e95.c ****     }
1470:Src/ble_e95.c **** }
 2024              		.loc 3 1470 1 view .LVU543
 2025 0044 0CB0     		add	sp, sp, #48
 2026              	.LCFI17:
 2027              		.cfi_remember_state
 2028              		.cfi_def_cfa_offset 8
 2029              		@ sp needed
 2030 0046 10BD     		pop	{r4, pc}
 2031              	.L121:
 2032              	.LCFI18:
 2033              		.cfi_restore_state
1437:Src/ble_e95.c ****             door_control_index(g_open_multiple_doors_num, OPEN_DOOR_TIME, OPEN_DOOR);
 2034              		.loc 3 1437 13 is_stmt 1 view .LVU544
 2035 0048 0131     		adds	r1, r1, #1
 2036 004a 2548     		ldr	r0, .L122+20
 2037 004c FFF7FEFF 		bl	printf
 2038              	.LVL186:
1438:Src/ble_e95.c ****             g_start_open_door_flag = V_ONE;
 2039              		.loc 3 1438 13 view .LVU545
 2040 0050 0122     		movs	r2, #1
 2041 0052 4FF4FA71 		mov	r1, #500
 2042 0056 1D4B     		ldr	r3, .L122
 2043 0058 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 2044 005a FFF7FEFF 		bl	door_control_index
 2045              	.LVL187:
1439:Src/ble_e95.c ****             g_start_open_door_cnt = V_ZERO;
 2046              		.loc 3 1439 13 view .LVU546
1439:Src/ble_e95.c ****             g_start_open_door_cnt = V_ZERO;
 2047              		.loc 3 1439 36 is_stmt 0 view .LVU547
 2048 005e 1D4B     		ldr	r3, .L122+8
 2049 0060 0122     		movs	r2, #1
 2050 0062 1A70     		strb	r2, [r3]
1440:Src/ble_e95.c ****             g_open_one_door_flag = V_ZERO;
 2051              		.loc 3 1440 13 is_stmt 1 view .LVU548
1440:Src/ble_e95.c ****             g_open_one_door_flag = V_ZERO;
 2052              		.loc 3 1440 35 is_stmt 0 view .LVU549
 2053 0064 0023     		movs	r3, #0
 2054 0066 1C4A     		ldr	r2, .L122+12
 2055 0068 1380     		strh	r3, [r2]	@ movhi
1441:Src/ble_e95.c ****         }
 2056              		.loc 3 1441 13 is_stmt 1 view .LVU550
1441:Src/ble_e95.c ****         }
 2057              		.loc 3 1441 34 is_stmt 0 view .LVU551
 2058 006a 1C4A     		ldr	r2, .L122+16
 2059 006c 1370     		strb	r3, [r2]
 2060 006e E5E7     		b	.L118
 2061              	.LVL188:
 2062              	.L116:
1453:Src/ble_e95.c ****         g_start_open_door_flag = V_ZERO;
 2063              		.loc 3 1453 9 is_stmt 1 view .LVU552
1453:Src/ble_e95.c ****         g_start_open_door_flag = V_ZERO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 122


 2064              		.loc 3 1453 30 is_stmt 0 view .LVU553
 2065 0070 0021     		movs	r1, #0
 2066 0072 1A4B     		ldr	r3, .L122+16
 2067 0074 1970     		strb	r1, [r3]
1454:Src/ble_e95.c ****         g_start_open_door_cnt = V_ZERO;
 2068              		.loc 3 1454 9 is_stmt 1 view .LVU554
1454:Src/ble_e95.c ****         g_start_open_door_cnt = V_ZERO;
 2069              		.loc 3 1454 32 is_stmt 0 view .LVU555
 2070 0076 174B     		ldr	r3, .L122+8
 2071 0078 1970     		strb	r1, [r3]
1455:Src/ble_e95.c ****         g_open_multiple_doors_num = V_ZERO;
 2072              		.loc 3 1455 9 is_stmt 1 view .LVU556
1455:Src/ble_e95.c ****         g_open_multiple_doors_num = V_ZERO;
 2073              		.loc 3 1455 31 is_stmt 0 view .LVU557
 2074 007a 174B     		ldr	r3, .L122+12
 2075 007c 1980     		strh	r1, [r3]	@ movhi
1456:Src/ble_e95.c ****         ar_res_buf[V_ZERO] = BOARD_NUM;
 2076              		.loc 3 1456 9 is_stmt 1 view .LVU558
1456:Src/ble_e95.c ****         ar_res_buf[V_ZERO] = BOARD_NUM;
 2077              		.loc 3 1456 35 is_stmt 0 view .LVU559
 2078 007e 134B     		ldr	r3, .L122
 2079 0080 1970     		strb	r1, [r3]
1457:Src/ble_e95.c ****         ar_res_buf[V_ONE] = g_package_num;
 2080              		.loc 3 1457 9 is_stmt 1 view .LVU560
1457:Src/ble_e95.c ****         ar_res_buf[V_ONE] = g_package_num;
 2081              		.loc 3 1457 28 is_stmt 0 view .LVU561
 2082 0082 0123     		movs	r3, #1
 2083 0084 8DF80430 		strb	r3, [sp, #4]
1458:Src/ble_e95.c ****         ar_res_buf[L_TWO] = V_ZERO;
 2084              		.loc 3 1458 9 is_stmt 1 view .LVU562
1458:Src/ble_e95.c ****         ar_res_buf[L_TWO] = V_ZERO;
 2085              		.loc 3 1458 27 is_stmt 0 view .LVU563
 2086 0088 164A     		ldr	r2, .L122+24
 2087 008a 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 2088 008c 8DF80520 		strb	r2, [sp, #5]
1459:Src/ble_e95.c ****         ar_res_buf[L_THREE] = V_ZERO;
 2089              		.loc 3 1459 9 is_stmt 1 view .LVU564
1459:Src/ble_e95.c ****         ar_res_buf[L_THREE] = V_ZERO;
 2090              		.loc 3 1459 27 is_stmt 0 view .LVU565
 2091 0090 8DF80610 		strb	r1, [sp, #6]
1460:Src/ble_e95.c ****         ar_res_buf[L_FOUR] = DEPOSIT_EXPRESS;
 2092              		.loc 3 1460 9 is_stmt 1 view .LVU566
1460:Src/ble_e95.c ****         ar_res_buf[L_FOUR] = DEPOSIT_EXPRESS;
 2093              		.loc 3 1460 29 is_stmt 0 view .LVU567
 2094 0094 8DF80710 		strb	r1, [sp, #7]
1461:Src/ble_e95.c ****         ar_res_buf[V_FIVE] = BATCH_OPENING;
 2095              		.loc 3 1461 9 is_stmt 1 view .LVU568
1461:Src/ble_e95.c ****         ar_res_buf[V_FIVE] = BATCH_OPENING;
 2096              		.loc 3 1461 28 is_stmt 0 view .LVU569
 2097 0098 8DF80830 		strb	r3, [sp, #8]
1462:Src/ble_e95.c ****         ar_res_buf[V_SIX] = L_ONE;
 2098              		.loc 3 1462 9 is_stmt 1 view .LVU570
1462:Src/ble_e95.c ****         ar_res_buf[V_SIX] = L_ONE;
 2099              		.loc 3 1462 28 is_stmt 0 view .LVU571
 2100 009c 1722     		movs	r2, #23
 2101 009e 8DF80920 		strb	r2, [sp, #9]
1463:Src/ble_e95.c ****         ar_res_buf[V_SEVEN] = L_ZERO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 123


 2102              		.loc 3 1463 9 is_stmt 1 view .LVU572
1463:Src/ble_e95.c ****         ar_res_buf[V_SEVEN] = L_ZERO;
 2103              		.loc 3 1463 27 is_stmt 0 view .LVU573
 2104 00a2 8DF80A30 		strb	r3, [sp, #10]
1464:Src/ble_e95.c ****         ar_res_buf[V_EIGHT] = L_ZERO;
 2105              		.loc 3 1464 9 is_stmt 1 view .LVU574
1464:Src/ble_e95.c ****         ar_res_buf[V_EIGHT] = L_ZERO;
 2106              		.loc 3 1464 29 is_stmt 0 view .LVU575
 2107 00a6 8DF80B10 		strb	r1, [sp, #11]
1465:Src/ble_e95.c ****         memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 2108              		.loc 3 1465 9 is_stmt 1 view .LVU576
1465:Src/ble_e95.c ****         memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 2109              		.loc 3 1465 29 is_stmt 0 view .LVU577
 2110 00aa 8DF80C10 		strb	r1, [sp, #12]
1466:Src/ble_e95.c ****         uart1_response_computer(ar_res_buf, L_ONE+L_EIGHT, ar_ble_decrypt_buf);
 2111              		.loc 3 1466 9 is_stmt 1 view .LVU578
 2112 00ae 0E4C     		ldr	r4, .L122+28
 2113 00b0 4022     		movs	r2, #64
 2114 00b2 2046     		mov	r0, r4
 2115 00b4 FFF7FEFF 		bl	memset
 2116              	.LVL189:
1467:Src/ble_e95.c ****         printf("BATCH_OPENING!\r\n");
 2117              		.loc 3 1467 9 view .LVU579
 2118 00b8 2246     		mov	r2, r4
 2119 00ba 0921     		movs	r1, #9
 2120 00bc 01A8     		add	r0, sp, #4
 2121 00be FFF7FEFF 		bl	uart1_response_computer
 2122              	.LVL190:
1468:Src/ble_e95.c ****     }
 2123              		.loc 3 1468 9 view .LVU580
 2124 00c2 0A48     		ldr	r0, .L122+32
 2125 00c4 FFF7FEFF 		bl	puts
 2126              	.LVL191:
 2127              		.loc 3 1470 1 is_stmt 0 view .LVU581
 2128 00c8 BCE7     		b	.L115
 2129              	.L123:
 2130 00ca 00BF     		.align	2
 2131              	.L122:
 2132 00cc 00000000 		.word	.LANCHOR15
 2133 00d0 00000000 		.word	.LANCHOR16
 2134 00d4 00000000 		.word	.LANCHOR17
 2135 00d8 00000000 		.word	.LANCHOR18
 2136 00dc 00000000 		.word	.LANCHOR19
 2137 00e0 00000000 		.word	.LC50
 2138 00e4 00000000 		.word	.LANCHOR20
 2139 00e8 00000000 		.word	.LANCHOR21
 2140 00ec 18000000 		.word	.LC51
 2141              		.cfi_endproc
 2142              	.LFE323:
 2144              		.section	.text.lis2dh_config_save,"ax",%progbits
 2145              		.align	1
 2146              		.global	lis2dh_config_save
 2147              		.syntax unified
 2148              		.thumb
 2149              		.thumb_func
 2150              		.fpu fpv4-sp-d16
 2152              	lis2dh_config_save:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 124


 2153              	.LVL192:
 2154              	.LFB324:
1471:Src/ble_e95.c **** 
1472:Src/ble_e95.c **** /*********************************************************************
1473:Src/ble_e95.c ****  *	function name:  lis2dh_config_save
1474:Src/ble_e95.c ****  *	describe: 
1475:Src/ble_e95.c ****  *	input:void
1476:Src/ble_e95.c ****  *	output:void
1477:Src/ble_e95.c ****  *	return:void
1478:Src/ble_e95.c ****  *	revision histroy :   1.
1479:Src/ble_e95.c ****  *                      2.
1480:Src/ble_e95.c ****  **********************************************************************/
1481:Src/ble_e95.c **** void lis2dh_config_save(uint8_t value)
1482:Src/ble_e95.c **** {
 2155              		.loc 3 1482 1 is_stmt 1 view -0
 2156              		.cfi_startproc
 2157              		@ args = 0, pretend = 0, frame = 0
 2158              		@ frame_needed = 0, uses_anonymous_args = 0
 2159              		.loc 3 1482 1 is_stmt 0 view .LVU583
 2160 0000 10B5     		push	{r4, lr}
 2161              	.LCFI19:
 2162              		.cfi_def_cfa_offset 8
 2163              		.cfi_offset 4, -8
 2164              		.cfi_offset 14, -4
1483:Src/ble_e95.c ****     lis2dh_config_t.head1 = BLE_HEAD_ONE;
 2165              		.loc 3 1483 5 is_stmt 1 view .LVU584
 2166              		.loc 3 1483 27 is_stmt 0 view .LVU585
 2167 0002 0B4C     		ldr	r4, .L126
 2168 0004 AA23     		movs	r3, #170
 2169 0006 2370     		strb	r3, [r4]
1484:Src/ble_e95.c ****     lis2dh_config_t.head2 = BLE_HEAD_TWO;
 2170              		.loc 3 1484 5 is_stmt 1 view .LVU586
 2171              		.loc 3 1484 27 is_stmt 0 view .LVU587
 2172 0008 5523     		movs	r3, #85
 2173 000a 6370     		strb	r3, [r4, #1]
1485:Src/ble_e95.c ****     lis2dh_config_t.value = value;
 2174              		.loc 3 1485 5 is_stmt 1 view .LVU588
 2175              		.loc 3 1485 27 is_stmt 0 view .LVU589
 2176 000c A070     		strb	r0, [r4, #2]
1486:Src/ble_e95.c ****     lis2dh_config_t.crc = xor_check((uint8_t *)&lis2dh_config_t, L_THREE);
 2177              		.loc 3 1486 5 is_stmt 1 view .LVU590
 2178              		.loc 3 1486 27 is_stmt 0 view .LVU591
 2179 000e 0321     		movs	r1, #3
 2180 0010 2046     		mov	r0, r4
 2181              	.LVL193:
 2182              		.loc 3 1486 27 view .LVU592
 2183 0012 FFF7FEFF 		bl	xor_check
 2184              	.LVL194:
 2185              		.loc 3 1486 25 view .LVU593
 2186 0016 E070     		strb	r0, [r4, #3]
1487:Src/ble_e95.c ****     W25Q16_SectorErase_4KByte(FLASH_LIS2DH_THRESHOLD_ADDR);
 2187              		.loc 3 1487 5 is_stmt 1 view .LVU594
 2188 0018 4FF48040 		mov	r0, #16384
 2189 001c FFF7FEFF 		bl	W25Q16_SectorErase_4KByte
 2190              	.LVL195:
1488:Src/ble_e95.c ****     W25Q16_PageWrite(FLASH_LIS2DH_THRESHOLD_ADDR, (uint8_t *)&lis2dh_config_t, sizeof(lis2dh_config
 2191              		.loc 3 1488 5 view .LVU595
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 125


 2192 0020 0422     		movs	r2, #4
 2193 0022 2146     		mov	r1, r4
 2194 0024 4FF48040 		mov	r0, #16384
 2195 0028 FFF7FEFF 		bl	W25Q16_PageWrite
 2196              	.LVL196:
1489:Src/ble_e95.c **** }
 2197              		.loc 3 1489 1 is_stmt 0 view .LVU596
 2198 002c 10BD     		pop	{r4, pc}
 2199              	.L127:
 2200 002e 00BF     		.align	2
 2201              	.L126:
 2202 0030 00000000 		.word	.LANCHOR7
 2203              		.cfi_endproc
 2204              	.LFE324:
 2206              		.section	.rodata.usart1_protocol_handle.str1.4,"aMS",%progbits,1
 2207              		.align	2
 2208              	.LC52:
 2209 0000 53455420 		.ascii	"SET NAME SUCCESS!\000"
 2209      4E414D45 
 2209      20535543 
 2209      43455353 
 2209      2100
 2210 0012 0000     		.align	2
 2211              	.LC53:
 2212 0014 53455420 		.ascii	"SET NAME FAILED!\000"
 2212      4E414D45 
 2212      20464149 
 2212      4C454421 
 2212      00
 2213 0025 000000   		.align	2
 2214              	.LC54:
 2215 0028 53455420 		.ascii	"SET BROADCAST SUCCESS!\000"
 2215      42524F41 
 2215      44434153 
 2215      54205355 
 2215      43434553 
 2216 003f 00       		.align	2
 2217              	.LC55:
 2218 0040 53455420 		.ascii	"SET BROADCAST FAILED!\000"
 2218      42524F41 
 2218      44434153 
 2218      54204641 
 2218      494C4544 
 2219 0056 0000     		.align	2
 2220              	.LC56:
 2221 0058 53455420 		.ascii	"SET POWER SUCCESS!\000"
 2221      504F5745 
 2221      52205355 
 2221      43434553 
 2221      532100
 2222 006b 00       		.align	2
 2223              	.LC57:
 2224 006c 53455420 		.ascii	"SET BLE PARA FINISH!\000"
 2224      424C4520 
 2224      50415241 
 2224      2046494E 
 2224      49534821 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 126


 2225 0081 000000   		.align	2
 2226              	.LC58:
 2227 0084 53455420 		.ascii	"SET POWER FAILED!\000"
 2227      504F5745 
 2227      52204641 
 2227      494C4544 
 2227      2100
 2228 0096 0000     		.align	2
 2229              	.LC59:
 2230 0098 47455420 		.ascii	"GET MODEL SUCCESS!\000"
 2230      4D4F4445 
 2230      4C205355 
 2230      43434553 
 2230      532100
 2231 00ab 00       		.align	2
 2232              	.LC60:
 2233 00ac 47455420 		.ascii	"GET E95 MODEL FAILED!\000"
 2233      45393520 
 2233      4D4F4445 
 2233      4C204641 
 2233      494C4544 
 2234 00c2 0000     		.align	2
 2235              	.LC61:
 2236 00c4 756E6B6E 		.ascii	"unknown error!\000"
 2236      6F776E20 
 2236      6572726F 
 2236      722100
 2237 00d3 00       		.align	2
 2238              	.LC62:
 2239 00d4 4745545F 		.ascii	"GET_ALL_SLOT_STATUS!\015\000"
 2239      414C4C5F 
 2239      534C4F54 
 2239      5F535441 
 2239      54555321 
 2240 00ea 0000     		.align	2
 2241              	.LC63:
 2242 00ec 4745545F 		.ascii	"GET_ONE_SLOT_STATUS!\015\000"
 2242      4F4E455F 
 2242      534C4F54 
 2242      5F535441 
 2242      54555321 
 2243 0102 0000     		.align	2
 2244              	.LC64:
 2245 0104 4745545F 		.ascii	"GET_ALL_SLOT_GOODS_STATUS!\015\000"
 2245      414C4C5F 
 2245      534C4F54 
 2245      5F474F4F 
 2245      44535F53 
 2246              		.align	2
 2247              	.LC65:
 2248 0120 4745545F 		.ascii	"GET_ONE_SLOT_GOODS_STATUS!\015\000"
 2248      4F4E455F 
 2248      534C4F54 
 2248      5F474F4F 
 2248      44535F53 
 2249              		.align	2
 2250              	.LC66:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 127


 2251 013c 4F50454E 		.ascii	"OPEN_ONE_SLOT_DOOR!\015\000"
 2251      5F4F4E45 
 2251      5F534C4F 
 2251      545F444F 
 2251      4F52210D 
 2252 0151 000000   		.align	2
 2253              	.LC67:
 2254 0154 4745545F 		.ascii	"GET_SOFTWARE_VER!\015\000"
 2254      534F4654 
 2254      57415245 
 2254      5F564552 
 2254      210D00
 2255 0167 00       		.align	2
 2256              	.LC68:
 2257 0168 4745545F 		.ascii	"GET_BLE_NAME!\015\000"
 2257      424C455F 
 2257      4E414D45 
 2257      210D00
 2258 0177 00       		.align	2
 2259              	.LC69:
 2260 0178 5345545F 		.ascii	"SET_BLE_NAME!\015\000"
 2260      424C455F 
 2260      4E414D45 
 2260      210D00
 2261 0187 00       		.align	2
 2262              	.LC70:
 2263 0188 4745545F 		.ascii	"GET_BAT_VOLTAGE!\015\000"
 2263      4241545F 
 2263      564F4C54 
 2263      41474521 
 2263      0D00
 2264 019a 0000     		.align	2
 2265              	.LC71:
 2266 019c 2061725F 		.ascii	" ar_ble_decrypt_buf\000"
 2266      626C655F 
 2266      64656372 
 2266      7970745F 
 2266      62756600 
 2267              		.align	2
 2268              	.LC72:
 2269 01b0 5345545F 		.ascii	"SET_RTC_TIME!\015\000"
 2269      5254435F 
 2269      54494D45 
 2269      210D00
 2270 01bf 00       		.align	2
 2271              	.LC73:
 2272 01c0 4745545F 		.ascii	"GET_RTC_TIME!\015\000"
 2272      5254435F 
 2272      54494D45 
 2272      210D00
 2273 01cf 00       		.align	2
 2274              	.LC74:
 2275 01d0 5345545F 		.ascii	"SET_RTC_ALARM_TIME!\015\000"
 2275      5254435F 
 2275      414C4152 
 2275      4D5F5449 
 2275      4D45210D 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 128


 2276 01e5 000000   		.align	2
 2277              	.LC75:
 2278 01e8 5345545F 		.ascii	"SET_BROADCAST_PARA!\015\000"
 2278      42524F41 
 2278      44434153 
 2278      545F5041 
 2278      5241210D 
 2279 01fd 000000   		.align	2
 2280              	.LC76:
 2281 0200 4745545F 		.ascii	"GET_BROADCAST_PARA!\015\000"
 2281      42524F41 
 2281      44434153 
 2281      545F5041 
 2281      5241210D 
 2282 0215 000000   		.align	2
 2283              	.LC77:
 2284 0218 72656164 		.ascii	"read count = %d\015\012\000"
 2284      20636F75 
 2284      6E74203D 
 2284      2025640D 
 2284      0A00
 2285 022a 0000     		.align	2
 2286              	.LC78:
 2287 022c 4745545F 		.ascii	"GET_TEMP:%04x!\015\012\000"
 2287      54454D50 
 2287      3A253034 
 2287      78210D0A 
 2287      00
 2288 023d 000000   		.align	2
 2289              	.LC79:
 2290 0240 4745545F 		.ascii	"GET_HUM:%04x\015\012\000"
 2290      48554D3A 
 2290      25303478 
 2290      0D0A00
 2291 024f 00       		.align	2
 2292              	.LC80:
 2293 0250 0D00     		.ascii	"\015\000"
 2294 0252 0000     		.align	2
 2295              	.LC81:
 2296 0254 25303278 		.ascii	"%02x\015\012\000"
 2296      0D0A00
 2297 025b 00       		.align	2
 2298              	.LC82:
 2299 025c 5345545F 		.ascii	"SET_SN!\015\000"
 2299      534E210D 
 2299      00
 2300 0265 000000   		.align	2
 2301              	.LC83:
 2302 0268 6D5F736E 		.ascii	"m_sn_len = %d\015\012\000"
 2302      5F6C656E 
 2302      203D2025 
 2302      640D0A00 
 2303              		.align	2
 2304              	.LC84:
 2305 0278 61725F73 		.ascii	"ar_sn_num = %s\015\012\000"
 2305      6E5F6E75 
 2305      6D203D20 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 129


 2305      25730D0A 
 2305      00
 2306 0289 000000   		.align	2
 2307              	.LC85:
 2308 028c 4745545F 		.ascii	"GET_SN!\015\000"
 2308      534E210D 
 2308      00
 2309 0295 000000   		.align	2
 2310              	.LC86:
 2311 0298 636F696E 		.ascii	"coin voltage = %d\015\012\000"
 2311      20766F6C 
 2311      74616765 
 2311      203D2025 
 2311      640D0A00 
 2312              		.align	2
 2313              	.LC87:
 2314 02ac 4745545F 		.ascii	"GET_BUTTON_BAT!\015\000"
 2314      42555454 
 2314      4F4E5F42 
 2314      4154210D 
 2314      00
 2315 02bd 000000   		.align	2
 2316              	.LC88:
 2317 02c0 494F545F 		.ascii	"IOT_TEST!\015\000"
 2317      54455354 
 2317      210D00
 2318 02cb 00       		.align	2
 2319              	.LC89:
 2320 02cc 74687265 		.ascii	"threshold = %d\015\012\000"
 2320      73686F6C 
 2320      64203D20 
 2320      25640D0A 
 2320      00
 2321 02dd 000000   		.align	2
 2322              	.LC90:
 2323 02e0 6D5F6C69 		.ascii	"m_lis2dh_query = %d\015\012\000"
 2323      73326468 
 2323      5F717565 
 2323      7279203D 
 2323      2025640D 
 2324 02f6 0000     		.align	2
 2325              	.LC91:
 2326 02f8 73657420 		.ascii	"set threshold successed!\000"
 2326      74687265 
 2326      73686F6C 
 2326      64207375 
 2326      63636573 
 2327 0311 000000   		.align	2
 2328              	.LC92:
 2329 0314 73657420 		.ascii	"set threshold failed\000"
 2329      74687265 
 2329      73686F6C 
 2329      64206661 
 2329      696C6564 
 2330 0329 000000   		.align	2
 2331              	.LC93:
 2332 032c 67657420 		.ascii	"get threshold successed!\000"
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 130


 2332      74687265 
 2332      73686F6C 
 2332      64207375 
 2332      63636573 
 2333 0345 000000   		.align	2
 2334              	.LC94:
 2335 0348 67657420 		.ascii	"get threshold failed\000"
 2335      74687265 
 2335      73686F6C 
 2335      64206661 
 2335      696C6564 
 2336 035d 000000   		.align	2
 2337              	.LC95:
 2338 0360 72656164 		.ascii	"read threshold = %d\015\012\000"
 2338      20746872 
 2338      6573686F 
 2338      6C64203D 
 2338      2025640D 
 2339 0376 0000     		.align	2
 2340              	.LC96:
 2341 0378 74687265 		.ascii	"threshold error!\015\000"
 2341      73686F6C 
 2341      64206572 
 2341      726F7221 
 2341      0D00
 2342 038a 0000     		.align	2
 2343              	.LC97:
 2344 038c 5345545F 		.ascii	"SET_LIS2DH_PARA!\015\000"
 2344      4C495332 
 2344      44485F50 
 2344      41524121 
 2344      0D00
 2345 039e 0000     		.align	2
 2346              	.LC98:
 2347 03a0 4745545F 		.ascii	"GET_BLE_PRODUCT_MODEL!\015\000"
 2347      424C455F 
 2347      50524F44 
 2347      5543545F 
 2347      4D4F4445 
 2348              		.align	2
 2349              	.LC99:
 2350 03b8 47455420 		.ascii	"GET MODEL ERROR!\015\000"
 2350      4D4F4445 
 2350      4C204552 
 2350      524F5221 
 2350      0D00
 2351 03ca 0000     		.align	2
 2352              	.LC100:
 2353 03cc 72657370 		.ascii	"response err code!\015\000"
 2353      6F6E7365 
 2353      20657272 
 2353      20636F64 
 2353      65210D00 
 2354              		.section	.text.usart1_protocol_handle,"ax",%progbits
 2355              		.align	1
 2356              		.global	usart1_protocol_handle
 2357              		.syntax unified
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 131


 2358              		.thumb
 2359              		.thumb_func
 2360              		.fpu fpv4-sp-d16
 2362              	usart1_protocol_handle:
 2363              	.LFB322:
 667:Src/ble_e95.c ****     uart_receive_data_check handle_cmd;
 2364              		.loc 3 667 1 is_stmt 1 view -0
 2365              		.cfi_startproc
 2366              		@ args = 0, pretend = 0, frame = 72
 2367              		@ frame_needed = 0, uses_anonymous_args = 0
 2368 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2369              	.LCFI20:
 2370              		.cfi_def_cfa_offset 24
 2371              		.cfi_offset 4, -24
 2372              		.cfi_offset 5, -20
 2373              		.cfi_offset 6, -16
 2374              		.cfi_offset 7, -12
 2375              		.cfi_offset 8, -8
 2376              		.cfi_offset 14, -4
 2377 0004 92B0     		sub	sp, sp, #72
 2378              	.LCFI21:
 2379              		.cfi_def_cfa_offset 96
 668:Src/ble_e95.c ****     uint16_t m_sn_info_len = L_ZERO;
 2380              		.loc 3 668 5 view .LVU598
 669:Src/ble_e95.c ****     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 2381              		.loc 3 669 5 view .LVU599
 2382              	.LVL197:
 670:Src/ble_e95.c ****     handle_cmd = usart1_recv_data_check(ar_usart1_tx_buffer, g_usart1_tx_len, ar_ble_decrypt_buf);
 2383              		.loc 3 670 5 view .LVU600
 2384 0006 A64C     		ldr	r4, .L220
 2385 0008 4022     		movs	r2, #64
 2386 000a 0021     		movs	r1, #0
 2387 000c 2046     		mov	r0, r4
 2388 000e FFF7FEFF 		bl	memset
 2389              	.LVL198:
 671:Src/ble_e95.c ****     if(handle_cmd == UART_RECEIVE_SUCCESS)     /**/
 2390              		.loc 3 671 5 view .LVU601
 671:Src/ble_e95.c ****     if(handle_cmd == UART_RECEIVE_SUCCESS)     /**/
 2391              		.loc 3 671 18 is_stmt 0 view .LVU602
 2392 0012 2246     		mov	r2, r4
 2393 0014 A34B     		ldr	r3, .L220+4
 2394 0016 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 2395 0018 A348     		ldr	r0, .L220+8
 2396 001a FFF7FEFF 		bl	usart1_recv_data_check
 2397              	.LVL199:
 672:Src/ble_e95.c ****     {
 2398              		.loc 3 672 5 is_stmt 1 view .LVU603
 672:Src/ble_e95.c ****     {
 2399              		.loc 3 672 7 is_stmt 0 view .LVU604
 2400 001e 0446     		mov	r4, r0
 2401 0020 0028     		cmp	r0, #0
 2402 0022 40F0B686 		bne	.L129
 674:Src/ble_e95.c ****         {
 2403              		.loc 3 674 9 is_stmt 1 view .LVU605
 674:Src/ble_e95.c ****         {
 2404              		.loc 3 674 32 is_stmt 0 view .LVU606
 2405 0026 A14B     		ldr	r3, .L220+12
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 132


 2406 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 674:Src/ble_e95.c ****         {
 2407              		.loc 3 674 11 view .LVU607
 2408 002a 002B     		cmp	r3, #0
 2409 002c 40F0AA80 		bne	.L130
 676:Src/ble_e95.c ****             {
 2410              		.loc 3 676 13 is_stmt 1 view .LVU608
 2411 0030 9F4B     		ldr	r3, .L220+16
 2412 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2413 0034 073B     		subs	r3, r3, #7
 2414 0036 112B     		cmp	r3, #17
 2415 0038 00F29F80 		bhi	.L131
 2416 003c DFE803F0 		tbb	[pc, r3]
 2417              	.L133:
 2418 0040 09       		.byte	(.L136-.L133)/2
 2419 0041 9D       		.byte	(.L131-.L133)/2
 2420 0042 25       		.byte	(.L135-.L133)/2
 2421 0043 9D       		.byte	(.L131-.L133)/2
 2422 0044 44       		.byte	(.L134-.L133)/2
 2423 0045 9D       		.byte	(.L131-.L133)/2
 2424 0046 9D       		.byte	(.L131-.L133)/2
 2425 0047 9D       		.byte	(.L131-.L133)/2
 2426 0048 9D       		.byte	(.L131-.L133)/2
 2427 0049 9D       		.byte	(.L131-.L133)/2
 2428 004a 9D       		.byte	(.L131-.L133)/2
 2429 004b 9D       		.byte	(.L131-.L133)/2
 2430 004c 9D       		.byte	(.L131-.L133)/2
 2431 004d 9D       		.byte	(.L131-.L133)/2
 2432 004e 9D       		.byte	(.L131-.L133)/2
 2433 004f 9D       		.byte	(.L131-.L133)/2
 2434 0050 9D       		.byte	(.L131-.L133)/2
 2435 0051 66       		.byte	(.L132-.L133)/2
 2436              		.p2align 1
 2437              	.L136:
 680:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2438              		.loc 3 680 21 view .LVU609
 680:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2439              		.loc 3 680 46 is_stmt 0 view .LVU610
 2440 0052 0023     		movs	r3, #0
 2441 0054 974A     		ldr	r2, .L220+20
 2442 0056 1370     		strb	r3, [r2]
 681:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 2443              		.loc 3 681 21 is_stmt 1 view .LVU611
 681:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 2444              		.loc 3 681 36 is_stmt 0 view .LVU612
 2445 0058 974A     		ldr	r2, .L220+24
 2446 005a 1370     		strb	r3, [r2]
 682:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2447              		.loc 3 682 21 is_stmt 1 view .LVU613
 682:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2448              		.loc 3 682 39 is_stmt 0 view .LVU614
 2449 005c 974A     		ldr	r2, .L220+28
 2450 005e 1380     		strh	r3, [r2]	@ movhi
 683:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)     /*
 2451              		.loc 3 683 21 is_stmt 1 view .LVU615
 683:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)     /*
 2452              		.loc 3 683 36 is_stmt 0 view .LVU616
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 133


 2453 0060 974A     		ldr	r2, .L220+32
 2454 0062 1370     		strb	r3, [r2]
 684:Src/ble_e95.c ****                     {
 2455              		.loc 3 684 21 is_stmt 1 view .LVU617
 684:Src/ble_e95.c ****                     {
 2456              		.loc 3 684 43 is_stmt 0 view .LVU618
 2457 0064 904B     		ldr	r3, .L220+8
 2458 0066 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 684:Src/ble_e95.c ****                     {
 2459              		.loc 3 684 23 view .LVU619
 2460 0068 3BB9     		cbnz	r3, .L137
 686:Src/ble_e95.c ****                         g_set_step = SET_E95_BROADCAST;
 2461              		.loc 3 686 25 is_stmt 1 view .LVU620
 2462 006a 9648     		ldr	r0, .L220+36
 2463              	.LVL200:
 686:Src/ble_e95.c ****                         g_set_step = SET_E95_BROADCAST;
 2464              		.loc 3 686 25 is_stmt 0 view .LVU621
 2465 006c FFF7FEFF 		bl	puts
 2466              	.LVL201:
 687:Src/ble_e95.c ****                     }
 2467              		.loc 3 687 25 is_stmt 1 view .LVU622
 687:Src/ble_e95.c ****                     }
 2468              		.loc 3 687 36 is_stmt 0 view .LVU623
 2469 0070 954B     		ldr	r3, .L220+40
 2470 0072 0222     		movs	r2, #2
 2471 0074 1A70     		strb	r2, [r3]
 2472 0076 00F091BE 		b	.L138
 2473              	.LVL202:
 2474              	.L137:
 691:Src/ble_e95.c ****                         printf("SET NAME FAILED!\n");
 2475              		.loc 3 691 25 is_stmt 1 view .LVU624
 691:Src/ble_e95.c ****                         printf("SET NAME FAILED!\n");
 2476              		.loc 3 691 36 is_stmt 0 view .LVU625
 2477 007a 934B     		ldr	r3, .L220+40
 2478 007c 0022     		movs	r2, #0
 2479 007e 1A70     		strb	r2, [r3]
 692:Src/ble_e95.c ****                     }
 2480              		.loc 3 692 25 is_stmt 1 view .LVU626
 2481 0080 9248     		ldr	r0, .L220+44
 2482              	.LVL203:
 692:Src/ble_e95.c ****                     }
 2483              		.loc 3 692 25 is_stmt 0 view .LVU627
 2484 0082 FFF7FEFF 		bl	puts
 2485              	.LVL204:
 2486 0086 00F089BE 		b	.L138
 2487              	.LVL205:
 2488              	.L135:
 698:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2489              		.loc 3 698 21 is_stmt 1 view .LVU628
 698:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2490              		.loc 3 698 46 is_stmt 0 view .LVU629
 2491 008a 0023     		movs	r3, #0
 2492 008c 894A     		ldr	r2, .L220+20
 2493 008e 1370     		strb	r3, [r2]
 699:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 2494              		.loc 3 699 21 is_stmt 1 view .LVU630
 699:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 134


 2495              		.loc 3 699 36 is_stmt 0 view .LVU631
 2496 0090 894A     		ldr	r2, .L220+24
 2497 0092 1370     		strb	r3, [r2]
 700:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2498              		.loc 3 700 21 is_stmt 1 view .LVU632
 700:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2499              		.loc 3 700 39 is_stmt 0 view .LVU633
 2500 0094 894A     		ldr	r2, .L220+28
 2501 0096 1380     		strh	r3, [r2]	@ movhi
 701:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)    /*
 2502              		.loc 3 701 21 is_stmt 1 view .LVU634
 701:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)    /*
 2503              		.loc 3 701 36 is_stmt 0 view .LVU635
 2504 0098 894A     		ldr	r2, .L220+32
 2505 009a 1370     		strb	r3, [r2]
 702:Src/ble_e95.c ****                     {
 2506              		.loc 3 702 21 is_stmt 1 view .LVU636
 702:Src/ble_e95.c ****                     {
 2507              		.loc 3 702 43 is_stmt 0 view .LVU637
 2508 009c 824B     		ldr	r3, .L220+8
 2509 009e 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 702:Src/ble_e95.c ****                     {
 2510              		.loc 3 702 23 view .LVU638
 2511 00a0 53B9     		cbnz	r3, .L139
 704:Src/ble_e95.c ****                         g_set_step = SET_E95_POWER;
 2512              		.loc 3 704 25 is_stmt 1 view .LVU639
 2513 00a2 8B48     		ldr	r0, .L220+48
 2514              	.LVL206:
 704:Src/ble_e95.c ****                         g_set_step = SET_E95_POWER;
 2515              		.loc 3 704 25 is_stmt 0 view .LVU640
 2516 00a4 FFF7FEFF 		bl	puts
 2517              	.LVL207:
 705:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 2518              		.loc 3 705 25 is_stmt 1 view .LVU641
 705:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 2519              		.loc 3 705 36 is_stmt 0 view .LVU642
 2520 00a8 874B     		ldr	r3, .L220+40
 2521 00aa 0322     		movs	r2, #3
 2522 00ac 1A70     		strb	r2, [r3]
 706:Src/ble_e95.c ****                     }
 2523              		.loc 3 706 25 is_stmt 1 view .LVU643
 706:Src/ble_e95.c ****                     }
 2524              		.loc 3 706 40 is_stmt 0 view .LVU644
 2525 00ae 844B     		ldr	r3, .L220+32
 2526 00b0 0022     		movs	r2, #0
 2527 00b2 1A70     		strb	r2, [r3]
 2528 00b4 00F072BE 		b	.L138
 2529              	.LVL208:
 2530              	.L139:
 710:Src/ble_e95.c ****                         printf("SET BROADCAST FAILED!\n");
 2531              		.loc 3 710 25 is_stmt 1 view .LVU645
 710:Src/ble_e95.c ****                         printf("SET BROADCAST FAILED!\n");
 2532              		.loc 3 710 36 is_stmt 0 view .LVU646
 2533 00b8 834B     		ldr	r3, .L220+40
 2534 00ba 0022     		movs	r2, #0
 2535 00bc 1A70     		strb	r2, [r3]
 711:Src/ble_e95.c ****                     }
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 135


 2536              		.loc 3 711 25 is_stmt 1 view .LVU647
 2537 00be 8548     		ldr	r0, .L220+52
 2538              	.LVL209:
 711:Src/ble_e95.c ****                     }
 2539              		.loc 3 711 25 is_stmt 0 view .LVU648
 2540 00c0 FFF7FEFF 		bl	puts
 2541              	.LVL210:
 2542 00c4 00F06ABE 		b	.L138
 2543              	.LVL211:
 2544              	.L134:
 717:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2545              		.loc 3 717 21 is_stmt 1 view .LVU649
 717:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2546              		.loc 3 717 46 is_stmt 0 view .LVU650
 2547 00c8 0023     		movs	r3, #0
 2548 00ca 7A4A     		ldr	r2, .L220+20
 2549 00cc 1370     		strb	r3, [r2]
 718:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 2550              		.loc 3 718 21 is_stmt 1 view .LVU651
 718:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 2551              		.loc 3 718 36 is_stmt 0 view .LVU652
 2552 00ce 7A4A     		ldr	r2, .L220+24
 2553 00d0 1370     		strb	r3, [r2]
 719:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2554              		.loc 3 719 21 is_stmt 1 view .LVU653
 719:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2555              		.loc 3 719 39 is_stmt 0 view .LVU654
 2556 00d2 7A4A     		ldr	r2, .L220+28
 2557 00d4 1380     		strh	r3, [r2]	@ movhi
 720:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)     /*
 2558              		.loc 3 720 21 is_stmt 1 view .LVU655
 720:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)     /*
 2559              		.loc 3 720 36 is_stmt 0 view .LVU656
 2560 00d6 7A4A     		ldr	r2, .L220+32
 2561 00d8 1370     		strb	r3, [r2]
 721:Src/ble_e95.c ****                     {
 2562              		.loc 3 721 21 is_stmt 1 view .LVU657
 721:Src/ble_e95.c ****                     {
 2563              		.loc 3 721 43 is_stmt 0 view .LVU658
 2564 00da 734B     		ldr	r3, .L220+8
 2565 00dc 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 721:Src/ble_e95.c ****                     {
 2566              		.loc 3 721 23 view .LVU659
 2567 00de 6BB9     		cbnz	r3, .L140
 723:Src/ble_e95.c ****                         printf("SET BLE PARA FINISH!\n");
 2568              		.loc 3 723 25 is_stmt 1 view .LVU660
 2569 00e0 7D48     		ldr	r0, .L220+56
 2570              	.LVL212:
 723:Src/ble_e95.c ****                         printf("SET BLE PARA FINISH!\n");
 2571              		.loc 3 723 25 is_stmt 0 view .LVU661
 2572 00e2 FFF7FEFF 		bl	puts
 2573              	.LVL213:
 724:Src/ble_e95.c ****                         g_set_step = GET_E95_MODEL;
 2574              		.loc 3 724 25 is_stmt 1 view .LVU662
 2575 00e6 7D48     		ldr	r0, .L220+60
 2576 00e8 FFF7FEFF 		bl	puts
 2577              	.LVL214:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 136


 725:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 2578              		.loc 3 725 25 view .LVU663
 725:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 2579              		.loc 3 725 36 is_stmt 0 view .LVU664
 2580 00ec 764B     		ldr	r3, .L220+40
 2581 00ee 0422     		movs	r2, #4
 2582 00f0 1A70     		strb	r2, [r3]
 726:Src/ble_e95.c ****                     }
 2583              		.loc 3 726 25 is_stmt 1 view .LVU665
 726:Src/ble_e95.c ****                     }
 2584              		.loc 3 726 40 is_stmt 0 view .LVU666
 2585 00f2 734B     		ldr	r3, .L220+32
 2586 00f4 0022     		movs	r2, #0
 2587 00f6 1A70     		strb	r2, [r3]
 2588 00f8 00F050BE 		b	.L138
 2589              	.LVL215:
 2590              	.L140:
 730:Src/ble_e95.c ****                         printf("SET POWER FAILED!\n");
 2591              		.loc 3 730 25 is_stmt 1 view .LVU667
 730:Src/ble_e95.c ****                         printf("SET POWER FAILED!\n");
 2592              		.loc 3 730 36 is_stmt 0 view .LVU668
 2593 00fc 724B     		ldr	r3, .L220+40
 2594 00fe 0022     		movs	r2, #0
 2595 0100 1A70     		strb	r2, [r3]
 731:Src/ble_e95.c ****                     }
 2596              		.loc 3 731 25 is_stmt 1 view .LVU669
 2597 0102 7748     		ldr	r0, .L220+64
 2598              	.LVL216:
 731:Src/ble_e95.c ****                     }
 2599              		.loc 3 731 25 is_stmt 0 view .LVU670
 2600 0104 FFF7FEFF 		bl	puts
 2601              	.LVL217:
 2602 0108 00F048BE 		b	.L138
 2603              	.LVL218:
 2604              	.L132:
 737:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2605              		.loc 3 737 21 is_stmt 1 view .LVU671
 737:Src/ble_e95.c ****                     g_current_step = V_ZERO;
 2606              		.loc 3 737 46 is_stmt 0 view .LVU672
 2607 010c 0023     		movs	r3, #0
 2608 010e 694A     		ldr	r2, .L220+20
 2609 0110 1370     		strb	r3, [r2]
 738:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 2610              		.loc 3 738 21 is_stmt 1 view .LVU673
 738:Src/ble_e95.c ****                     g_set_param_count = V_ZERO;
 2611              		.loc 3 738 36 is_stmt 0 view .LVU674
 2612 0112 694A     		ldr	r2, .L220+24
 2613 0114 1370     		strb	r3, [r2]
 739:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2614              		.loc 3 739 21 is_stmt 1 view .LVU675
 739:Src/ble_e95.c ****                     g_send_cmd_cnt = V_ZERO;
 2615              		.loc 3 739 39 is_stmt 0 view .LVU676
 2616 0116 694A     		ldr	r2, .L220+28
 2617 0118 1380     		strh	r3, [r2]	@ movhi
 740:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)    /*
 2618              		.loc 3 740 21 is_stmt 1 view .LVU677
 740:Src/ble_e95.c ****                     if(ar_usart1_tx_buffer[BLE_STATUS_INDEX] == BLE_STATUS_SUCCESS)    /*
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 137


 2619              		.loc 3 740 36 is_stmt 0 view .LVU678
 2620 011a 694A     		ldr	r2, .L220+32
 2621 011c 1370     		strb	r3, [r2]
 741:Src/ble_e95.c ****                     {
 2622              		.loc 3 741 21 is_stmt 1 view .LVU679
 741:Src/ble_e95.c ****                     {
 2623              		.loc 3 741 43 is_stmt 0 view .LVU680
 2624 011e 624B     		ldr	r3, .L220+8
 2625 0120 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 741:Src/ble_e95.c ****                     {
 2626              		.loc 3 741 23 view .LVU681
 2627 0122 13BB     		cbnz	r3, .L141
 743:Src/ble_e95.c ****                         printf("SET BLE PARA FINISH!\n");
 2628              		.loc 3 743 25 is_stmt 1 view .LVU682
 2629 0124 6F48     		ldr	r0, .L220+68
 2630              	.LVL219:
 743:Src/ble_e95.c ****                         printf("SET BLE PARA FINISH!\n");
 2631              		.loc 3 743 25 is_stmt 0 view .LVU683
 2632 0126 FFF7FEFF 		bl	puts
 2633              	.LVL220:
 744:Src/ble_e95.c ****                         ar_ble_model[V_ZERO] = ar_usart1_tx_buffer[BLE_LEN_INDEX];
 2634              		.loc 3 744 25 is_stmt 1 view .LVU684
 2635 012a 6C48     		ldr	r0, .L220+60
 2636 012c FFF7FEFF 		bl	puts
 2637              	.LVL221:
 745:Src/ble_e95.c ****                         memcpy(&ar_ble_model[V_ONE], &ar_usart1_tx_buffer[BLE_INFOR_INDEX], ar_ble_
 2638              		.loc 3 745 25 view .LVU685
 745:Src/ble_e95.c ****                         memcpy(&ar_ble_model[V_ONE], &ar_usart1_tx_buffer[BLE_INFOR_INDEX], ar_ble_
 2639              		.loc 3 745 67 is_stmt 0 view .LVU686
 2640 0130 5D49     		ldr	r1, .L220+8
 2641 0132 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 745:Src/ble_e95.c ****                         memcpy(&ar_ble_model[V_ONE], &ar_usart1_tx_buffer[BLE_INFOR_INDEX], ar_ble_
 2642              		.loc 3 745 46 view .LVU687
 2643 0134 6C48     		ldr	r0, .L220+72
 2644 0136 00F8012B 		strb	r2, [r0], #1
 746:Src/ble_e95.c ****                         g_set_step = V_ZERO;
 2645              		.loc 3 746 25 is_stmt 1 view .LVU688
 2646 013a 0531     		adds	r1, r1, #5
 2647 013c FFF7FEFF 		bl	memcpy
 2648              	.LVL222:
 747:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 2649              		.loc 3 747 25 view .LVU689
 747:Src/ble_e95.c ****                         g_send_cmd_cnt = V_ZERO;
 2650              		.loc 3 747 36 is_stmt 0 view .LVU690
 2651 0140 0024     		movs	r4, #0
 2652 0142 614B     		ldr	r3, .L220+40
 2653 0144 1C70     		strb	r4, [r3]
 748:Src/ble_e95.c ****                         E95_MODE_TRANSPARENT;
 2654              		.loc 3 748 25 is_stmt 1 view .LVU691
 748:Src/ble_e95.c ****                         E95_MODE_TRANSPARENT;
 2655              		.loc 3 748 40 is_stmt 0 view .LVU692
 2656 0146 5E4B     		ldr	r3, .L220+32
 2657 0148 1C70     		strb	r4, [r3]
 749:Src/ble_e95.c ****                         E95_BROADCAST_EN;
 2658              		.loc 3 749 25 is_stmt 1 view .LVU693
 2659 014a 684D     		ldr	r5, .L220+76
 2660 014c 0122     		movs	r2, #1
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 138


 2661 014e 8021     		movs	r1, #128
 2662 0150 2846     		mov	r0, r5
 2663 0152 FFF7FEFF 		bl	HAL_GPIO_WritePin
 2664              	.LVL223:
 750:Src/ble_e95.c ****                         g_ble_e95_work_mode = E95_WORK_MODE;
 2665              		.loc 3 750 25 view .LVU694
 2666 0156 2246     		mov	r2, r4
 2667 0158 2021     		movs	r1, #32
 2668 015a 2846     		mov	r0, r5
 2669 015c FFF7FEFF 		bl	HAL_GPIO_WritePin
 2670              	.LVL224:
 751:Src/ble_e95.c ****                     }
 2671              		.loc 3 751 25 view .LVU695
 751:Src/ble_e95.c ****                     }
 2672              		.loc 3 751 45 is_stmt 0 view .LVU696
 2673 0160 524B     		ldr	r3, .L220+12
 2674 0162 0122     		movs	r2, #1
 2675 0164 1A70     		strb	r2, [r3]
 2676 0166 00F019BE 		b	.L138
 2677              	.LVL225:
 2678              	.L141:
 755:Src/ble_e95.c ****                         printf("GET E95 MODEL FAILED!\n");
 2679              		.loc 3 755 25 is_stmt 1 view .LVU697
 755:Src/ble_e95.c ****                         printf("GET E95 MODEL FAILED!\n");
 2680              		.loc 3 755 36 is_stmt 0 view .LVU698
 2681 016a 574B     		ldr	r3, .L220+40
 2682 016c 0022     		movs	r2, #0
 2683 016e 1A70     		strb	r2, [r3]
 756:Src/ble_e95.c ****                     }
 2684              		.loc 3 756 25 is_stmt 1 view .LVU699
 2685 0170 5F48     		ldr	r0, .L220+80
 2686              	.LVL226:
 756:Src/ble_e95.c ****                     }
 2687              		.loc 3 756 25 is_stmt 0 view .LVU700
 2688 0172 FFF7FEFF 		bl	puts
 2689              	.LVL227:
 2690 0176 00F011BE 		b	.L138
 2691              	.LVL228:
 2692              	.L131:
 762:Src/ble_e95.c ****                     break;
 2693              		.loc 3 762 21 is_stmt 1 view .LVU701
 2694 017a 5E48     		ldr	r0, .L220+84
 2695              	.LVL229:
 762:Src/ble_e95.c ****                     break;
 2696              		.loc 3 762 21 is_stmt 0 view .LVU702
 2697 017c FFF7FEFF 		bl	printf
 2698              	.LVL230:
 763:Src/ble_e95.c ****                 }
 2699              		.loc 3 763 21 is_stmt 1 view .LVU703
 2700 0180 00F00CBE 		b	.L138
 2701              	.LVL231:
 2702              	.L130:
 767:Src/ble_e95.c ****         {
 2703              		.loc 3 767 14 view .LVU704
 767:Src/ble_e95.c ****         {
 2704              		.loc 3 767 37 is_stmt 0 view .LVU705
 2705 0184 494B     		ldr	r3, .L220+12
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 139


 2706 0186 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
 2707 0188 EDB2     		uxtb	r5, r5
 767:Src/ble_e95.c ****         {
 2708              		.loc 3 767 16 view .LVU706
 2709 018a 012D     		cmp	r5, #1
 2710 018c 40F0FD85 		bne	.L142
 2711              	.LBB32:
 769:Src/ble_e95.c ****             uint8_t ar_ble_load_name[L_TWENTY_FOUR] = {I_ZERO};
 2712              		.loc 3 769 13 is_stmt 1 view .LVU707
 769:Src/ble_e95.c ****             uint8_t ar_ble_load_name[L_TWENTY_FOUR] = {I_ZERO};
 2713              		.loc 3 769 33 is_stmt 0 view .LVU708
 2714 0190 0021     		movs	r1, #0
 2715 0192 594B     		ldr	r3, .L220+88
 2716 0194 1960     		str	r1, [r3]
 770:Src/ble_e95.c ****             uint8_t ar_sn_test_buf[SN_DATA_LEN+L_TWO] = {I_ZERO};   /*SN36+1+
 2717              		.loc 3 770 13 is_stmt 1 view .LVU709
 770:Src/ble_e95.c ****             uint8_t ar_sn_test_buf[SN_DATA_LEN+L_TWO] = {I_ZERO};   /*SN36+1+
 2718              		.loc 3 770 21 is_stmt 0 view .LVU710
 2719 0196 0291     		str	r1, [sp, #8]
 2720 0198 0391     		str	r1, [sp, #12]
 2721 019a 0491     		str	r1, [sp, #16]
 2722 019c 0591     		str	r1, [sp, #20]
 2723 019e 0691     		str	r1, [sp, #24]
 2724 01a0 0791     		str	r1, [sp, #28]
 771:Src/ble_e95.c **** 
 2725              		.loc 3 771 13 is_stmt 1 view .LVU711
 771:Src/ble_e95.c **** 
 2726              		.loc 3 771 21 is_stmt 0 view .LVU712
 2727 01a2 0891     		str	r1, [sp, #32]
 2728 01a4 2222     		movs	r2, #34
 2729 01a6 09A8     		add	r0, sp, #36
 2730              	.LVL232:
 771:Src/ble_e95.c **** 
 2731              		.loc 3 771 21 view .LVU713
 2732 01a8 FFF7FEFF 		bl	memset
 2733              	.LVL233:
 773:Src/ble_e95.c ****             {
 2734              		.loc 3 773 13 is_stmt 1 view .LVU714
 773:Src/ble_e95.c ****             {
 2735              		.loc 3 773 37 is_stmt 0 view .LVU715
 2736 01ac 534B     		ldr	r3, .L220+92
 2737 01ae DB7A     		ldrb	r3, [r3, #11]	@ zero_extendqisi2
 2738 01b0 013B     		subs	r3, r3, #1
 2739 01b2 182B     		cmp	r3, #24
 2740 01b4 00F2F285 		bhi	.L138
 2741 01b8 DFE813F0 		tbh	[pc, r3, lsl #1]
 2742              	.L145:
 2743 01bc 1900     		.2byte	(.L167-.L145)/2
 2744 01be 4000     		.2byte	(.L166-.L145)/2
 2745 01c0 AC00     		.2byte	(.L165-.L145)/2
 2746 01c2 D400     		.2byte	(.L164-.L145)/2
 2747 01c4 0601     		.2byte	(.L163-.L145)/2
 2748 01c6 4201     		.2byte	(.L162-.L145)/2
 2749 01c8 6701     		.2byte	(.L161-.L145)/2
 2750 01ca 8E01     		.2byte	(.L160-.L145)/2
 2751 01cc E001     		.2byte	(.L159-.L145)/2
 2752 01ce 8202     		.2byte	(.L206-.L145)/2
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 140


 2753 01d0 8402     		.2byte	(.L157-.L145)/2
 2754 01d2 D702     		.2byte	(.L156-.L145)/2
 2755 01d4 1F03     		.2byte	(.L155-.L145)/2
 2756 01d6 4203     		.2byte	(.L154-.L145)/2
 2757 01d8 8403     		.2byte	(.L153-.L145)/2
 2758 01da EE03     		.2byte	(.L152-.L145)/2
 2759 01dc 6004     		.2byte	(.L151-.L145)/2
 2760 01de B604     		.2byte	(.L150-.L145)/2
 2761 01e0 F005     		.2byte	(.L138-.L145)/2
 2762 01e2 EB04     		.2byte	(.L149-.L145)/2
 2763 01e4 F404     		.2byte	(.L148-.L145)/2
 2764 01e6 AA05     		.2byte	(.L147-.L145)/2
 2765 01e8 D505     		.2byte	(.L146-.L145)/2
 2766 01ea F005     		.2byte	(.L138-.L145)/2
 2767 01ec B702     		.2byte	(.L144-.L145)/2
 2768              		.p2align 1
 2769              	.L167:
 777:Src/ble_e95.c ****                     ar_response_buffer[L_ZERO] = BOARD_NUM;
 2770              		.loc 3 777 21 is_stmt 1 view .LVU716
 2771 01ee FFF7FEFF 		bl	door_status_refresh
 2772              	.LVL234:
 778:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;  
 2773              		.loc 3 778 21 view .LVU717
 778:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;  
 2774              		.loc 3 778 48 is_stmt 0 view .LVU718
 2775 01f2 434C     		ldr	r4, .L220+96
 2776 01f4 0123     		movs	r3, #1
 2777 01f6 2370     		strb	r3, [r4]
 779:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 2778              		.loc 3 779 21 is_stmt 1 view .LVU719
 779:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 2779              		.loc 3 779 66 is_stmt 0 view .LVU720
 2780 01f8 404A     		ldr	r2, .L220+92
 2781 01fa 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 779:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 2782              		.loc 3 779 47 view .LVU721
 2783 01fc 6270     		strb	r2, [r4, #1]
 780:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 2784              		.loc 3 780 21 is_stmt 1 view .LVU722
 780:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 2785              		.loc 3 780 47 is_stmt 0 view .LVU723
 2786 01fe 0021     		movs	r1, #0
 2787 0200 A170     		strb	r1, [r4, #2]
 781:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 2788              		.loc 3 781 21 is_stmt 1 view .LVU724
 781:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 2789              		.loc 3 781 49 is_stmt 0 view .LVU725
 2790 0202 E170     		strb	r1, [r4, #3]
 782:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_ALL_SLOT_STATUS;
 2791              		.loc 3 782 21 is_stmt 1 view .LVU726
 782:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_ALL_SLOT_STATUS;
 2792              		.loc 3 782 48 is_stmt 0 view .LVU727
 2793 0204 2371     		strb	r3, [r4, #4]
 783:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = L_FOUR;
 2794              		.loc 3 783 21 is_stmt 1 view .LVU728
 783:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = L_FOUR;
 2795              		.loc 3 783 48 is_stmt 0 view .LVU729
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 141


 2796 0206 6371     		strb	r3, [r4, #5]
 784:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 2797              		.loc 3 784 21 is_stmt 1 view .LVU730
 784:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 2798              		.loc 3 784 47 is_stmt 0 view .LVU731
 2799 0208 0423     		movs	r3, #4
 2800 020a A371     		strb	r3, [r4, #6]
 785:Src/ble_e95.c ****                     ar_response_buffer[L_EIGHT] = g_door_stat[L_ZERO];
 2801              		.loc 3 785 21 is_stmt 1 view .LVU732
 785:Src/ble_e95.c ****                     ar_response_buffer[L_EIGHT] = g_door_stat[L_ZERO];
 2802              		.loc 3 785 49 is_stmt 0 view .LVU733
 2803 020c E171     		strb	r1, [r4, #7]
 786:Src/ble_e95.c ****                     ar_response_buffer[L_NINE] = g_door_stat[L_ONE];
 2804              		.loc 3 786 21 is_stmt 1 view .LVU734
 786:Src/ble_e95.c ****                     ar_response_buffer[L_NINE] = g_door_stat[L_ONE];
 2805              		.loc 3 786 62 is_stmt 0 view .LVU735
 2806 020e 3D4B     		ldr	r3, .L220+100
 2807 0210 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 786:Src/ble_e95.c ****                     ar_response_buffer[L_NINE] = g_door_stat[L_ONE];
 2808              		.loc 3 786 49 view .LVU736
 2809 0212 2272     		strb	r2, [r4, #8]
 787:Src/ble_e95.c ****                     ar_response_buffer[L_TEN] = g_door_stat[L_TWO];
 2810              		.loc 3 787 21 is_stmt 1 view .LVU737
 787:Src/ble_e95.c ****                     ar_response_buffer[L_TEN] = g_door_stat[L_TWO];
 2811              		.loc 3 787 61 is_stmt 0 view .LVU738
 2812 0214 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 787:Src/ble_e95.c ****                     ar_response_buffer[L_TEN] = g_door_stat[L_TWO];
 2813              		.loc 3 787 48 view .LVU739
 2814 0216 6272     		strb	r2, [r4, #9]
 788:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = V_ZERO;
 2815              		.loc 3 788 21 is_stmt 1 view .LVU740
 788:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = V_ZERO;
 2816              		.loc 3 788 60 is_stmt 0 view .LVU741
 2817 0218 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 788:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = V_ZERO;
 2818              		.loc 3 788 47 view .LVU742
 2819 021a A372     		strb	r3, [r4, #10]
 789:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 2820              		.loc 3 789 21 is_stmt 1 view .LVU743
 789:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 2821              		.loc 3 789 50 is_stmt 0 view .LVU744
 2822 021c E172     		strb	r1, [r4, #11]
 790:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TWELVE, ar_ble_decrypt_buf);
 2823              		.loc 3 790 21 is_stmt 1 view .LVU745
 2824 021e 204D     		ldr	r5, .L220
 2825 0220 4022     		movs	r2, #64
 2826 0222 2846     		mov	r0, r5
 2827 0224 FFF7FEFF 		bl	memset
 2828              	.LVL235:
 791:Src/ble_e95.c ****                     printf("GET_ALL_SLOT_STATUS!\r\n");
 2829              		.loc 3 791 21 view .LVU746
 2830 0228 2A46     		mov	r2, r5
 2831 022a 0C21     		movs	r1, #12
 2832 022c 2046     		mov	r0, r4
 2833 022e FFF7FEFF 		bl	uart1_response_computer
 2834              	.LVL236:
 792:Src/ble_e95.c ****                     break;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 142


 2835              		.loc 3 792 21 view .LVU747
 2836 0232 3548     		ldr	r0, .L220+104
 2837 0234 FFF7FEFF 		bl	puts
 2838              	.LVL237:
 793:Src/ble_e95.c ****                 }
 2839              		.loc 3 793 21 view .LVU748
 2840 0238 00F0B0BD 		b	.L138
 2841              	.L166:
 2842              	.LBB33:
 797:Src/ble_e95.c ****                     m_slot_num = ar_ble_decrypt_buf[V_SIX];
 2843              		.loc 3 797 21 view .LVU749
 2844              	.LVL238:
 798:Src/ble_e95.c ****                     if(m_slot_num <= MAX_DOOR_NUM)
 2845              		.loc 3 798 21 view .LVU750
 798:Src/ble_e95.c ****                     if(m_slot_num <= MAX_DOOR_NUM)
 2846              		.loc 3 798 32 is_stmt 0 view .LVU751
 2847 023c 184B     		ldr	r3, .L220
 2848 023e 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 2849              	.LVL239:
 799:Src/ble_e95.c ****                     {
 2850              		.loc 3 799 21 is_stmt 1 view .LVU752
 799:Src/ble_e95.c ****                     {
 2851              		.loc 3 799 23 is_stmt 0 view .LVU753
 2852 0240 182B     		cmp	r3, #24
 2853 0242 20D9     		bls	.L208
 809:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 2854              		.loc 3 809 25 is_stmt 1 view .LVU754
 809:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 2855              		.loc 3 809 51 is_stmt 0 view .LVU755
 2856 0244 2E4B     		ldr	r3, .L220+96
 2857              	.LVL240:
 809:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 2858              		.loc 3 809 51 view .LVU756
 2859 0246 FA22     		movs	r2, #250
 2860 0248 9A70     		strb	r2, [r3, #2]
 810:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = V_ZERO;
 2861              		.loc 3 810 25 is_stmt 1 view .LVU757
 810:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = V_ZERO;
 2862              		.loc 3 810 53 is_stmt 0 view .LVU758
 2863 024a 0022     		movs	r2, #0
 2864 024c DA70     		strb	r2, [r3, #3]
 811:Src/ble_e95.c ****                     }
 2865              		.loc 3 811 25 is_stmt 1 view .LVU759
 811:Src/ble_e95.c ****                     }
 2866              		.loc 3 811 53 is_stmt 0 view .LVU760
 2867 024e 1A72     		strb	r2, [r3, #8]
 2868              	.LVL241:
 2869              	.L169:
 813:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;
 2870              		.loc 3 813 21 is_stmt 1 view .LVU761
 813:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;
 2871              		.loc 3 813 48 is_stmt 0 view .LVU762
 2872 0250 2B4C     		ldr	r4, .L220+96
 2873 0252 0123     		movs	r3, #1
 2874 0254 2370     		strb	r3, [r4]
 814:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 2875              		.loc 3 814 21 is_stmt 1 view .LVU763
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 143


 814:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 2876              		.loc 3 814 66 is_stmt 0 view .LVU764
 2877 0256 294A     		ldr	r2, .L220+92
 2878 0258 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 814:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 2879              		.loc 3 814 47 view .LVU765
 2880 025a 6270     		strb	r2, [r4, #1]
 815:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_ONE_SLOT_STATUS;
 2881              		.loc 3 815 21 is_stmt 1 view .LVU766
 815:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_ONE_SLOT_STATUS;
 2882              		.loc 3 815 48 is_stmt 0 view .LVU767
 2883 025c 2371     		strb	r3, [r4, #4]
 816:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = L_ONE;
 2884              		.loc 3 816 21 is_stmt 1 view .LVU768
 816:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = L_ONE;
 2885              		.loc 3 816 48 is_stmt 0 view .LVU769
 2886 025e 0222     		movs	r2, #2
 2887 0260 6271     		strb	r2, [r4, #5]
 817:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 2888              		.loc 3 817 21 is_stmt 1 view .LVU770
 817:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 2889              		.loc 3 817 47 is_stmt 0 view .LVU771
 2890 0262 A371     		strb	r3, [r4, #6]
 818:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 2891              		.loc 3 818 21 is_stmt 1 view .LVU772
 818:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 2892              		.loc 3 818 49 is_stmt 0 view .LVU773
 2893 0264 0021     		movs	r1, #0
 2894 0266 E171     		strb	r1, [r4, #7]
 819:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 2895              		.loc 3 819 21 is_stmt 1 view .LVU774
 2896 0268 0D4D     		ldr	r5, .L220
 2897 026a 4022     		movs	r2, #64
 2898 026c 2846     		mov	r0, r5
 2899 026e FFF7FEFF 		bl	memset
 2900              	.LVL242:
 820:Src/ble_e95.c ****                     printf("GET_ONE_SLOT_STATUS!\r\n");
 2901              		.loc 3 820 21 view .LVU775
 2902 0272 2A46     		mov	r2, r5
 2903 0274 0921     		movs	r1, #9
 2904 0276 2046     		mov	r0, r4
 2905 0278 FFF7FEFF 		bl	uart1_response_computer
 2906              	.LVL243:
 821:Src/ble_e95.c ****                     break;
 2907              		.loc 3 821 21 view .LVU776
 2908 027c 2348     		ldr	r0, .L220+108
 2909 027e FFF7FEFF 		bl	puts
 2910              	.LVL244:
 822:Src/ble_e95.c ****                 }
 2911              		.loc 3 822 21 view .LVU777
 2912 0282 00F08BBD 		b	.L138
 2913              	.LVL245:
 2914              	.L208:
 801:Src/ble_e95.c ****                         door_status_index(m_slot_num);
 2915              		.loc 3 801 25 view .LVU778
 801:Src/ble_e95.c ****                         door_status_index(m_slot_num);
 2916              		.loc 3 801 36 is_stmt 0 view .LVU779
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 144


 2917 0286 013B     		subs	r3, r3, #1
 2918              	.LVL246:
 801:Src/ble_e95.c ****                         door_status_index(m_slot_num);
 2919              		.loc 3 801 36 view .LVU780
 2920 0288 DCB2     		uxtb	r4, r3
 2921              	.LVL247:
 802:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
 2922              		.loc 3 802 25 is_stmt 1 view .LVU781
 2923 028a 2046     		mov	r0, r4
 2924 028c FFF7FEFF 		bl	door_status_index
 2925              	.LVL248:
 803:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 2926              		.loc 3 803 25 view .LVU782
 803:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 2927              		.loc 3 803 51 is_stmt 0 view .LVU783
 2928 0290 1B4B     		ldr	r3, .L220+96
 2929 0292 0022     		movs	r2, #0
 2930 0294 9A70     		strb	r2, [r3, #2]
 804:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = g_stdoor_stat[m_slot_num];
 2931              		.loc 3 804 25 is_stmt 1 view .LVU784
 804:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = g_stdoor_stat[m_slot_num];
 2932              		.loc 3 804 53 is_stmt 0 view .LVU785
 2933 0296 DA70     		strb	r2, [r3, #3]
 805:Src/ble_e95.c ****                     }
 2934              		.loc 3 805 25 is_stmt 1 view .LVU786
 805:Src/ble_e95.c ****                     }
 2935              		.loc 3 805 68 is_stmt 0 view .LVU787
 2936 0298 1D4A     		ldr	r2, .L220+112
 2937 029a 125D     		ldrb	r2, [r2, r4]	@ zero_extendqisi2
 805:Src/ble_e95.c ****                     }
 2938              		.loc 3 805 53 view .LVU788
 2939 029c 1A72     		strb	r2, [r3, #8]
 2940 029e D7E7     		b	.L169
 2941              	.L221:
 2942              		.align	2
 2943              	.L220:
 2944 02a0 00000000 		.word	.LANCHOR21
 2945 02a4 00000000 		.word	.LANCHOR12
 2946 02a8 00000000 		.word	.LANCHOR22
 2947 02ac 00000000 		.word	.LANCHOR13
 2948 02b0 00000000 		.word	.LANCHOR14
 2949 02b4 00000000 		.word	.LANCHOR23
 2950 02b8 00000000 		.word	.LANCHOR24
 2951 02bc 00000000 		.word	.LANCHOR25
 2952 02c0 00000000 		.word	.LANCHOR26
 2953 02c4 00000000 		.word	.LC52
 2954 02c8 00000000 		.word	.LANCHOR27
 2955 02cc 14000000 		.word	.LC53
 2956 02d0 28000000 		.word	.LC54
 2957 02d4 40000000 		.word	.LC55
 2958 02d8 58000000 		.word	.LC56
 2959 02dc 6C000000 		.word	.LC57
 2960 02e0 84000000 		.word	.LC58
 2961 02e4 98000000 		.word	.LC59
 2962 02e8 00000000 		.word	.LANCHOR28
 2963 02ec 00180048 		.word	1207965696
 2964 02f0 AC000000 		.word	.LC60
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 145


 2965 02f4 C4000000 		.word	.LC61
 2966 02f8 00000000 		.word	g_ble_connect_count
 2967 02fc 00000000 		.word	.LANCHOR11
 2968 0300 00000000 		.word	.LANCHOR29
 2969 0304 00000000 		.word	g_door_stat
 2970 0308 D4000000 		.word	.LC62
 2971 030c EC000000 		.word	.LC63
 2972 0310 00000000 		.word	g_stdoor_stat
 2973              	.LVL249:
 2974              	.L165:
 805:Src/ble_e95.c ****                     }
 2975              		.loc 3 805 53 view .LVU789
 2976              	.LBE33:
 826:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 2977              		.loc 3 826 21 is_stmt 1 view .LVU790
 2978 0314 FFF7FEFF 		bl	get_all_goods_state_fun
 2979              	.LVL250:
 827:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 2980              		.loc 3 827 21 view .LVU791
 827:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 2981              		.loc 3 827 48 is_stmt 0 view .LVU792
 2982 0318 B94C     		ldr	r4, .L222
 2983 031a 0123     		movs	r3, #1
 2984 031c 2370     		strb	r3, [r4]
 828:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 2985              		.loc 3 828 21 is_stmt 1 view .LVU793
 828:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 2986              		.loc 3 828 66 is_stmt 0 view .LVU794
 2987 031e B94A     		ldr	r2, .L222+4
 2988 0320 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 828:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 2989              		.loc 3 828 47 view .LVU795
 2990 0322 6270     		strb	r2, [r4, #1]
 829:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 2991              		.loc 3 829 21 is_stmt 1 view .LVU796
 829:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 2992              		.loc 3 829 47 is_stmt 0 view .LVU797
 2993 0324 0021     		movs	r1, #0
 2994 0326 A170     		strb	r1, [r4, #2]
 830:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 2995              		.loc 3 830 21 is_stmt 1 view .LVU798
 830:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 2996              		.loc 3 830 49 is_stmt 0 view .LVU799
 2997 0328 E170     		strb	r1, [r4, #3]
 831:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_ALL_SLOT_GOODS_STATUS;
 2998              		.loc 3 831 21 is_stmt 1 view .LVU800
 831:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_ALL_SLOT_GOODS_STATUS;
 2999              		.loc 3 831 48 is_stmt 0 view .LVU801
 3000 032a 2371     		strb	r3, [r4, #4]
 832:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_FOUR;
 3001              		.loc 3 832 21 is_stmt 1 view .LVU802
 832:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_FOUR;
 3002              		.loc 3 832 48 is_stmt 0 view .LVU803
 3003 032c 0323     		movs	r3, #3
 3004 032e 6371     		strb	r3, [r4, #5]
 833:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3005              		.loc 3 833 21 is_stmt 1 view .LVU804
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 146


 833:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3006              		.loc 3 833 47 is_stmt 0 view .LVU805
 3007 0330 0423     		movs	r3, #4
 3008 0332 A371     		strb	r3, [r4, #6]
 834:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_all_goods_status[L_ZERO];
 3009              		.loc 3 834 21 is_stmt 1 view .LVU806
 834:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_all_goods_status[L_ZERO];
 3010              		.loc 3 834 49 is_stmt 0 view .LVU807
 3011 0334 E171     		strb	r1, [r4, #7]
 835:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_all_goods_status[L_ONE];
 3012              		.loc 3 835 21 is_stmt 1 view .LVU808
 835:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_all_goods_status[L_ONE];
 3013              		.loc 3 835 69 is_stmt 0 view .LVU809
 3014 0336 B44B     		ldr	r3, .L222+8
 3015 0338 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 835:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_all_goods_status[L_ONE];
 3016              		.loc 3 835 49 view .LVU810
 3017 033a 2272     		strb	r2, [r4, #8]
 836:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = g_all_goods_status[L_TWO];
 3018              		.loc 3 836 21 is_stmt 1 view .LVU811
 836:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = g_all_goods_status[L_TWO];
 3019              		.loc 3 836 68 is_stmt 0 view .LVU812
 3020 033c 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 836:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = g_all_goods_status[L_TWO];
 3021              		.loc 3 836 48 view .LVU813
 3022 033e 6272     		strb	r2, [r4, #9]
 837:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN]= V_ZERO;
 3023              		.loc 3 837 21 is_stmt 1 view .LVU814
 837:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN]= V_ZERO;
 3024              		.loc 3 837 67 is_stmt 0 view .LVU815
 3025 0340 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 837:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN]= V_ZERO;
 3026              		.loc 3 837 47 view .LVU816
 3027 0342 A372     		strb	r3, [r4, #10]
 838:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3028              		.loc 3 838 21 is_stmt 1 view .LVU817
 838:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3029              		.loc 3 838 49 is_stmt 0 view .LVU818
 3030 0344 E172     		strb	r1, [r4, #11]
 839:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TWELVE, ar_ble_decrypt_buf);
 3031              		.loc 3 839 21 is_stmt 1 view .LVU819
 3032 0346 B14D     		ldr	r5, .L222+12
 3033 0348 4022     		movs	r2, #64
 3034 034a 2846     		mov	r0, r5
 3035 034c FFF7FEFF 		bl	memset
 3036              	.LVL251:
 840:Src/ble_e95.c ****                     printf("GET_ALL_SLOT_GOODS_STATUS!\r\n");
 3037              		.loc 3 840 21 view .LVU820
 3038 0350 2A46     		mov	r2, r5
 3039 0352 0C21     		movs	r1, #12
 3040 0354 2046     		mov	r0, r4
 3041 0356 FFF7FEFF 		bl	uart1_response_computer
 3042              	.LVL252:
 841:Src/ble_e95.c ****                     break;
 3043              		.loc 3 841 21 view .LVU821
 3044 035a AD48     		ldr	r0, .L222+16
 3045 035c FFF7FEFF 		bl	puts
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 147


 3046              	.LVL253:
 842:Src/ble_e95.c ****                 }
 3047              		.loc 3 842 21 view .LVU822
 3048 0360 00F01CBD 		b	.L138
 3049              	.L164:
 3050              	.LBB34:
 846:Src/ble_e95.c ****                     m_slot_num = ar_ble_decrypt_buf[V_SIX];
 3051              		.loc 3 846 21 view .LVU823
 3052              	.LVL254:
 847:Src/ble_e95.c ****                     if(m_slot_num <= MAX_DOOR_NUM)
 3053              		.loc 3 847 21 view .LVU824
 847:Src/ble_e95.c ****                     if(m_slot_num <= MAX_DOOR_NUM)
 3054              		.loc 3 847 32 is_stmt 0 view .LVU825
 3055 0364 A94B     		ldr	r3, .L222+12
 3056 0366 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 3057              	.LVL255:
 848:Src/ble_e95.c ****                     {
 3058              		.loc 3 848 21 is_stmt 1 view .LVU826
 848:Src/ble_e95.c ****                     {
 3059              		.loc 3 848 23 is_stmt 0 view .LVU827
 3060 0368 182B     		cmp	r3, #24
 3061 036a 20D9     		bls	.L209
 858:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 3062              		.loc 3 858 25 is_stmt 1 view .LVU828
 858:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 3063              		.loc 3 858 51 is_stmt 0 view .LVU829
 3064 036c A44B     		ldr	r3, .L222
 3065              	.LVL256:
 858:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = SLOT_NUM_ERR/256;
 3066              		.loc 3 858 51 view .LVU830
 3067 036e FA22     		movs	r2, #250
 3068 0370 9A70     		strb	r2, [r3, #2]
 859:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = V_ZERO;
 3069              		.loc 3 859 25 is_stmt 1 view .LVU831
 859:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = V_ZERO;
 3070              		.loc 3 859 53 is_stmt 0 view .LVU832
 3071 0372 0022     		movs	r2, #0
 3072 0374 DA70     		strb	r2, [r3, #3]
 860:Src/ble_e95.c ****                     }
 3073              		.loc 3 860 25 is_stmt 1 view .LVU833
 860:Src/ble_e95.c ****                     }
 3074              		.loc 3 860 53 is_stmt 0 view .LVU834
 3075 0376 1A72     		strb	r2, [r3, #8]
 3076              	.LVL257:
 3077              	.L171:
 863:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3078              		.loc 3 863 21 is_stmt 1 view .LVU835
 863:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3079              		.loc 3 863 48 is_stmt 0 view .LVU836
 3080 0378 A14C     		ldr	r4, .L222
 3081 037a 0123     		movs	r3, #1
 3082 037c 2370     		strb	r3, [r4]
 864:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3083              		.loc 3 864 21 is_stmt 1 view .LVU837
 864:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3084              		.loc 3 864 66 is_stmt 0 view .LVU838
 3085 037e A14A     		ldr	r2, .L222+4
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 148


 3086 0380 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 864:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3087              		.loc 3 864 47 view .LVU839
 3088 0382 6270     		strb	r2, [r4, #1]
 865:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_ONE_SLOT_GOODS_STATUS;
 3089              		.loc 3 865 21 is_stmt 1 view .LVU840
 865:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_ONE_SLOT_GOODS_STATUS;
 3090              		.loc 3 865 48 is_stmt 0 view .LVU841
 3091 0384 2371     		strb	r3, [r4, #4]
 866:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3092              		.loc 3 866 21 is_stmt 1 view .LVU842
 866:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3093              		.loc 3 866 48 is_stmt 0 view .LVU843
 3094 0386 0422     		movs	r2, #4
 3095 0388 6271     		strb	r2, [r4, #5]
 867:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3096              		.loc 3 867 21 is_stmt 1 view .LVU844
 867:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3097              		.loc 3 867 47 is_stmt 0 view .LVU845
 3098 038a A371     		strb	r3, [r4, #6]
 868:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3099              		.loc 3 868 21 is_stmt 1 view .LVU846
 868:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3100              		.loc 3 868 49 is_stmt 0 view .LVU847
 3101 038c 0021     		movs	r1, #0
 3102 038e E171     		strb	r1, [r4, #7]
 869:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 3103              		.loc 3 869 21 is_stmt 1 view .LVU848
 3104 0390 9E4D     		ldr	r5, .L222+12
 3105 0392 4022     		movs	r2, #64
 3106 0394 2846     		mov	r0, r5
 3107 0396 FFF7FEFF 		bl	memset
 3108              	.LVL258:
 870:Src/ble_e95.c ****                     printf("GET_ONE_SLOT_GOODS_STATUS!\r\n");
 3109              		.loc 3 870 21 view .LVU849
 3110 039a 2A46     		mov	r2, r5
 3111 039c 0921     		movs	r1, #9
 3112 039e 2046     		mov	r0, r4
 3113 03a0 FFF7FEFF 		bl	uart1_response_computer
 3114              	.LVL259:
 871:Src/ble_e95.c ****                     break;
 3115              		.loc 3 871 21 view .LVU850
 3116 03a4 9B48     		ldr	r0, .L222+20
 3117 03a6 FFF7FEFF 		bl	puts
 3118              	.LVL260:
 872:Src/ble_e95.c ****                 }
 3119              		.loc 3 872 21 view .LVU851
 3120 03aa 00F0F7BC 		b	.L138
 3121              	.LVL261:
 3122              	.L209:
 850:Src/ble_e95.c ****                         get_one_good_state_fun(m_slot_num);
 3123              		.loc 3 850 25 view .LVU852
 850:Src/ble_e95.c ****                         get_one_good_state_fun(m_slot_num);
 3124              		.loc 3 850 36 is_stmt 0 view .LVU853
 3125 03ae 013B     		subs	r3, r3, #1
 3126              	.LVL262:
 850:Src/ble_e95.c ****                         get_one_good_state_fun(m_slot_num);
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 149


 3127              		.loc 3 850 36 view .LVU854
 3128 03b0 DCB2     		uxtb	r4, r3
 3129              	.LVL263:
 851:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
 3130              		.loc 3 851 25 is_stmt 1 view .LVU855
 3131 03b2 2046     		mov	r0, r4
 3132 03b4 FFF7FEFF 		bl	get_one_good_state_fun
 3133              	.LVL264:
 852:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 3134              		.loc 3 852 25 view .LVU856
 852:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 3135              		.loc 3 852 51 is_stmt 0 view .LVU857
 3136 03b8 914B     		ldr	r3, .L222
 3137 03ba 0022     		movs	r2, #0
 3138 03bc 9A70     		strb	r2, [r3, #2]
 853:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = g_item_stat[m_slot_num];
 3139              		.loc 3 853 25 is_stmt 1 view .LVU858
 853:Src/ble_e95.c ****                         ar_response_buffer[L_EIGHT] = g_item_stat[m_slot_num];
 3140              		.loc 3 853 53 is_stmt 0 view .LVU859
 3141 03be DA70     		strb	r2, [r3, #3]
 854:Src/ble_e95.c ****                     }
 3142              		.loc 3 854 25 is_stmt 1 view .LVU860
 854:Src/ble_e95.c ****                     }
 3143              		.loc 3 854 66 is_stmt 0 view .LVU861
 3144 03c0 954A     		ldr	r2, .L222+24
 3145 03c2 125D     		ldrb	r2, [r2, r4]	@ zero_extendqisi2
 854:Src/ble_e95.c ****                     }
 3146              		.loc 3 854 53 view .LVU862
 3147 03c4 1A72     		strb	r2, [r3, #8]
 3148 03c6 D7E7     		b	.L171
 3149              	.LVL265:
 3150              	.L163:
 854:Src/ble_e95.c ****                     }
 3151              		.loc 3 854 53 view .LVU863
 3152              	.LBE34:
 876:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3153              		.loc 3 876 21 is_stmt 1 view .LVU864
 876:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3154              		.loc 3 876 48 is_stmt 0 view .LVU865
 3155 03c8 8D4B     		ldr	r3, .L222
 3156 03ca 0121     		movs	r1, #1
 3157 03cc 1970     		strb	r1, [r3]
 877:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3158              		.loc 3 877 21 is_stmt 1 view .LVU866
 877:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3159              		.loc 3 877 66 is_stmt 0 view .LVU867
 3160 03ce 8D4A     		ldr	r2, .L222+4
 3161 03d0 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 877:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3162              		.loc 3 877 47 view .LVU868
 3163 03d2 5A70     		strb	r2, [r3, #1]
 878:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3164              		.loc 3 878 21 is_stmt 1 view .LVU869
 878:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3165              		.loc 3 878 47 is_stmt 0 view .LVU870
 3166 03d4 0022     		movs	r2, #0
 3167 03d6 9A70     		strb	r2, [r3, #2]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 150


 879:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3168              		.loc 3 879 21 is_stmt 1 view .LVU871
 879:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3169              		.loc 3 879 49 is_stmt 0 view .LVU872
 3170 03d8 DA70     		strb	r2, [r3, #3]
 880:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = OPEN_ONE_SLOT_DOOR;
 3171              		.loc 3 880 21 is_stmt 1 view .LVU873
 880:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = OPEN_ONE_SLOT_DOOR;
 3172              		.loc 3 880 48 is_stmt 0 view .LVU874
 3173 03da 1971     		strb	r1, [r3, #4]
 881:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3174              		.loc 3 881 21 is_stmt 1 view .LVU875
 881:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3175              		.loc 3 881 48 is_stmt 0 view .LVU876
 3176 03dc 0520     		movs	r0, #5
 3177 03de 5871     		strb	r0, [r3, #5]
 882:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3178              		.loc 3 882 21 is_stmt 1 view .LVU877
 882:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3179              		.loc 3 882 47 is_stmt 0 view .LVU878
 3180 03e0 9971     		strb	r1, [r3, #6]
 883:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = OPEN_SLOT_SUCCESS;
 3181              		.loc 3 883 21 is_stmt 1 view .LVU879
 883:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = OPEN_SLOT_SUCCESS;
 3182              		.loc 3 883 49 is_stmt 0 view .LVU880
 3183 03e2 DA71     		strb	r2, [r3, #7]
 884:Src/ble_e95.c ****                     g_lock_number = ar_ble_decrypt_buf[V_SIX];
 3184              		.loc 3 884 21 is_stmt 1 view .LVU881
 884:Src/ble_e95.c ****                     g_lock_number = ar_ble_decrypt_buf[V_SIX];
 3185              		.loc 3 884 49 is_stmt 0 view .LVU882
 3186 03e4 1A72     		strb	r2, [r3, #8]
 885:Src/ble_e95.c ****                     if((g_lock_number != V_ZERO) && (g_lock_number <= MAX_DOOR_NUM))
 3187              		.loc 3 885 21 is_stmt 1 view .LVU883
 885:Src/ble_e95.c ****                     if((g_lock_number != V_ZERO) && (g_lock_number <= MAX_DOOR_NUM))
 3188              		.loc 3 885 55 is_stmt 0 view .LVU884
 3189 03e6 894B     		ldr	r3, .L222+12
 3190 03e8 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 885:Src/ble_e95.c ****                     if((g_lock_number != V_ZERO) && (g_lock_number <= MAX_DOOR_NUM))
 3191              		.loc 3 885 35 view .LVU885
 3192 03ea 8C4B     		ldr	r3, .L222+28
 3193 03ec 1A70     		strb	r2, [r3]
 886:Src/ble_e95.c ****                     {
 3194              		.loc 3 886 21 is_stmt 1 view .LVU886
 886:Src/ble_e95.c ****                     {
 3195              		.loc 3 886 39 is_stmt 0 view .LVU887
 3196 03ee 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 886:Src/ble_e95.c ****                     {
 3197              		.loc 3 886 23 view .LVU888
 3198 03f0 23B1     		cbz	r3, .L172
 886:Src/ble_e95.c ****                     {
 3199              		.loc 3 886 68 discriminator 1 view .LVU889
 3200 03f2 8A4B     		ldr	r3, .L222+28
 3201 03f4 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 3202 03f6 DBB2     		uxtb	r3, r3
 886:Src/ble_e95.c ****                     {
 3203              		.loc 3 886 50 discriminator 1 view .LVU890
 3204 03f8 182B     		cmp	r3, #24
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 151


 3205 03fa 10D9     		bls	.L210
 3206              	.L172:
 894:Src/ble_e95.c ****                         uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 3207              		.loc 3 894 25 is_stmt 1 view .LVU891
 894:Src/ble_e95.c ****                         uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 3208              		.loc 3 894 53 is_stmt 0 view .LVU892
 3209 03fc 8048     		ldr	r0, .L222
 3210 03fe 0123     		movs	r3, #1
 3211 0400 0372     		strb	r3, [r0, #8]
 895:Src/ble_e95.c ****                     }
 3212              		.loc 3 895 25 is_stmt 1 view .LVU893
 3213 0402 824A     		ldr	r2, .L222+12
 3214 0404 0921     		movs	r1, #9
 3215 0406 FFF7FEFF 		bl	uart1_response_computer
 3216              	.LVL266:
 3217              	.L173:
 897:Src/ble_e95.c ****                     printf("OPEN_ONE_SLOT_DOOR!\r\n");
 3218              		.loc 3 897 21 view .LVU894
 3219 040a 4022     		movs	r2, #64
 3220 040c 0021     		movs	r1, #0
 3221 040e 7F48     		ldr	r0, .L222+12
 3222 0410 FFF7FEFF 		bl	memset
 3223              	.LVL267:
 898:Src/ble_e95.c ****                     break;
 3224              		.loc 3 898 21 view .LVU895
 3225 0414 8248     		ldr	r0, .L222+32
 3226 0416 FFF7FEFF 		bl	puts
 3227              	.LVL268:
 899:Src/ble_e95.c ****                 }
 3228              		.loc 3 899 21 view .LVU896
 3229 041a 00F0BFBC 		b	.L138
 3230              	.L210:
 888:Src/ble_e95.c ****                         g_lock_number = g_lock_number - V_ONE;
 3231              		.loc 3 888 25 view .LVU897
 3232 041e 7B4A     		ldr	r2, .L222+12
 3233 0420 0921     		movs	r1, #9
 3234 0422 7748     		ldr	r0, .L222
 3235 0424 FFF7FEFF 		bl	uart1_response_computer
 3236              	.LVL269:
 889:Src/ble_e95.c ****                         door_control_index(g_lock_number, OPEN_DOOR_TIME, OPEN_DOOR);
 3237              		.loc 3 889 25 view .LVU898
 889:Src/ble_e95.c ****                         door_control_index(g_lock_number, OPEN_DOOR_TIME, OPEN_DOOR);
 3238              		.loc 3 889 55 is_stmt 0 view .LVU899
 3239 0428 7C4A     		ldr	r2, .L222+28
 3240 042a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 3241 042c 013B     		subs	r3, r3, #1
 3242 042e DBB2     		uxtb	r3, r3
 889:Src/ble_e95.c ****                         door_control_index(g_lock_number, OPEN_DOOR_TIME, OPEN_DOOR);
 3243              		.loc 3 889 39 view .LVU900
 3244 0430 1370     		strb	r3, [r2]
 890:Src/ble_e95.c ****                     }
 3245              		.loc 3 890 25 is_stmt 1 view .LVU901
 3246 0432 1078     		ldrb	r0, [r2]	@ zero_extendqisi2
 3247 0434 0122     		movs	r2, #1
 3248 0436 4FF4FA71 		mov	r1, #500
 3249 043a FFF7FEFF 		bl	door_control_index
 3250              	.LVL270:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 152


 3251 043e E4E7     		b	.L173
 3252              	.L162:
 903:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3253              		.loc 3 903 21 view .LVU902
 903:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3254              		.loc 3 903 48 is_stmt 0 view .LVU903
 3255 0440 6F4C     		ldr	r4, .L222
 3256 0442 0123     		movs	r3, #1
 3257 0444 2370     		strb	r3, [r4]
 904:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3258              		.loc 3 904 21 is_stmt 1 view .LVU904
 904:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3259              		.loc 3 904 66 is_stmt 0 view .LVU905
 3260 0446 6F4A     		ldr	r2, .L222+4
 3261 0448 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 904:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3262              		.loc 3 904 47 view .LVU906
 3263 044a 6270     		strb	r2, [r4, #1]
 905:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3264              		.loc 3 905 21 is_stmt 1 view .LVU907
 905:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3265              		.loc 3 905 47 is_stmt 0 view .LVU908
 3266 044c 0026     		movs	r6, #0
 3267 044e A670     		strb	r6, [r4, #2]
 906:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3268              		.loc 3 906 21 is_stmt 1 view .LVU909
 906:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3269              		.loc 3 906 49 is_stmt 0 view .LVU910
 3270 0450 E670     		strb	r6, [r4, #3]
 907:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_SOFTWARE_VER;
 3271              		.loc 3 907 21 is_stmt 1 view .LVU911
 907:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_SOFTWARE_VER;
 3272              		.loc 3 907 48 is_stmt 0 view .LVU912
 3273 0452 2371     		strb	r3, [r4, #4]
 908:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_THIRTEEN;
 3274              		.loc 3 908 21 is_stmt 1 view .LVU913
 908:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_THIRTEEN;
 3275              		.loc 3 908 48 is_stmt 0 view .LVU914
 3276 0454 0623     		movs	r3, #6
 3277 0456 6371     		strb	r3, [r4, #5]
 909:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3278              		.loc 3 909 21 is_stmt 1 view .LVU915
 909:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3279              		.loc 3 909 47 is_stmt 0 view .LVU916
 3280 0458 0D23     		movs	r3, #13
 3281 045a A371     		strb	r3, [r4, #6]
 910:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = 0x76;
 3282              		.loc 3 910 21 is_stmt 1 view .LVU917
 910:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = 0x76;
 3283              		.loc 3 910 49 is_stmt 0 view .LVU918
 3284 045c E671     		strb	r6, [r4, #7]
 911:Src/ble_e95.c ****                     memcpy(&ar_response_buffer[V_EIGHT], ar_software_ver, 13);
 3285              		.loc 3 911 21 is_stmt 1 view .LVU919
 912:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3286              		.loc 3 912 21 view .LVU920
 3287 045e 714B     		ldr	r3, .L222+36
 3288 0460 04F10805 		add	r5, r4, #8
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 153


 3289 0464 0FCB     		ldm	r3, {r0, r1, r2, r3}
 3290 0466 07C5     		stmia	r5!, {r0, r1, r2}
 3291 0468 2B70     		strb	r3, [r5]
 913:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TWENTY_ONE, ar_ble_decrypt_buf);
 3292              		.loc 3 913 21 view .LVU921
 3293 046a 684D     		ldr	r5, .L222+12
 3294 046c 4022     		movs	r2, #64
 3295 046e 3146     		mov	r1, r6
 3296 0470 2846     		mov	r0, r5
 3297 0472 FFF7FEFF 		bl	memset
 3298              	.LVL271:
 914:Src/ble_e95.c ****                     printf("GET_SOFTWARE_VER!\r\n");
 3299              		.loc 3 914 21 view .LVU922
 3300 0476 2A46     		mov	r2, r5
 3301 0478 1521     		movs	r1, #21
 3302 047a 2046     		mov	r0, r4
 3303 047c FFF7FEFF 		bl	uart1_response_computer
 3304              	.LVL272:
 915:Src/ble_e95.c ****                     break;
 3305              		.loc 3 915 21 view .LVU923
 3306 0480 6948     		ldr	r0, .L222+40
 3307 0482 FFF7FEFF 		bl	puts
 3308              	.LVL273:
 916:Src/ble_e95.c ****                 }
 3309              		.loc 3 916 21 view .LVU924
 3310 0486 00F089BC 		b	.L138
 3311              	.L161:
 921:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;
 3312              		.loc 3 921 21 view .LVU925
 921:Src/ble_e95.c ****                     ar_response_buffer[L_ONE] = new_protocol_fram.package_num;
 3313              		.loc 3 921 48 is_stmt 0 view .LVU926
 3314 048a 5D4C     		ldr	r4, .L222
 3315 048c 0123     		movs	r3, #1
 3316 048e 2370     		strb	r3, [r4]
 922:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3317              		.loc 3 922 21 is_stmt 1 view .LVU927
 922:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3318              		.loc 3 922 66 is_stmt 0 view .LVU928
 3319 0490 5C4A     		ldr	r2, .L222+4
 3320 0492 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 922:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3321              		.loc 3 922 47 view .LVU929
 3322 0494 6270     		strb	r2, [r4, #1]
 923:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3323              		.loc 3 923 21 is_stmt 1 view .LVU930
 923:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3324              		.loc 3 923 47 is_stmt 0 view .LVU931
 3325 0496 0025     		movs	r5, #0
 3326 0498 A570     		strb	r5, [r4, #2]
 924:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3327              		.loc 3 924 21 is_stmt 1 view .LVU932
 924:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3328              		.loc 3 924 49 is_stmt 0 view .LVU933
 3329 049a E570     		strb	r5, [r4, #3]
 925:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_BLE_NAME;
 3330              		.loc 3 925 21 is_stmt 1 view .LVU934
 925:Src/ble_e95.c ****                     ar_response_buffer[L_FIVE] = GET_BLE_NAME;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 154


 3331              		.loc 3 925 48 is_stmt 0 view .LVU935
 3332 049c 2371     		strb	r3, [r4, #4]
 926:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = g_ble_name_len;
 3333              		.loc 3 926 21 is_stmt 1 view .LVU936
 926:Src/ble_e95.c ****                     ar_response_buffer[L_SIX] = g_ble_name_len;
 3334              		.loc 3 926 48 is_stmt 0 view .LVU937
 3335 049e 0723     		movs	r3, #7
 3336 04a0 6371     		strb	r3, [r4, #5]
 927:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 3337              		.loc 3 927 21 is_stmt 1 view .LVU938
 927:Src/ble_e95.c ****                     ar_response_buffer[L_SEVEN] = L_ZERO;
 3338              		.loc 3 927 47 is_stmt 0 view .LVU939
 3339 04a2 624B     		ldr	r3, .L222+44
 3340 04a4 1E78     		ldrb	r6, [r3]	@ zero_extendqisi2
 3341 04a6 A671     		strb	r6, [r4, #6]
 928:Src/ble_e95.c ****                     memcpy(&ar_response_buffer[L_EIGHT], ar_ble_name_buf,  ar_response_buffer[L_SIX
 3342              		.loc 3 928 21 is_stmt 1 view .LVU940
 928:Src/ble_e95.c ****                     memcpy(&ar_response_buffer[L_EIGHT], ar_ble_name_buf,  ar_response_buffer[L_SIX
 3343              		.loc 3 928 49 is_stmt 0 view .LVU941
 3344 04a8 E571     		strb	r5, [r4, #7]
 929:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3345              		.loc 3 929 21 is_stmt 1 view .LVU942
 3346 04aa 3246     		mov	r2, r6
 3347 04ac 6049     		ldr	r1, .L222+48
 3348 04ae 04F10800 		add	r0, r4, #8
 3349 04b2 FFF7FEFF 		bl	memcpy
 3350              	.LVL274:
 930:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, ar_response_buffer[V_SIX]+L_EIGHT, 
 3351              		.loc 3 930 21 view .LVU943
 3352 04b6 554F     		ldr	r7, .L222+12
 3353 04b8 4022     		movs	r2, #64
 3354 04ba 2946     		mov	r1, r5
 3355 04bc 3846     		mov	r0, r7
 3356 04be FFF7FEFF 		bl	memset
 3357              	.LVL275:
 931:Src/ble_e95.c ****                     printf("GET_BLE_NAME!\r\n");
 3358              		.loc 3 931 21 view .LVU944
 3359 04c2 3A46     		mov	r2, r7
 3360 04c4 06F10801 		add	r1, r6, #8
 3361 04c8 2046     		mov	r0, r4
 3362 04ca FFF7FEFF 		bl	uart1_response_computer
 3363              	.LVL276:
 932:Src/ble_e95.c ****                     break;
 3364              		.loc 3 932 21 view .LVU945
 3365 04ce 5948     		ldr	r0, .L222+52
 3366 04d0 FFF7FEFF 		bl	puts
 3367              	.LVL277:
 933:Src/ble_e95.c ****                 }
 3368              		.loc 3 933 21 view .LVU946
 3369 04d4 00F062BC 		b	.L138
 3370              	.L160:
 939:Src/ble_e95.c ****                     {
 3371              		.loc 3 939 21 view .LVU947
 939:Src/ble_e95.c ****                     {
 3372              		.loc 3 939 43 is_stmt 0 view .LVU948
 3373 04d8 4C4B     		ldr	r3, .L222+12
 3374 04da 1C79     		ldrb	r4, [r3, #4]	@ zero_extendqisi2
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 155


 939:Src/ble_e95.c ****                     {
 3375              		.loc 3 939 62 view .LVU949
 3376 04dc 631E     		subs	r3, r4, #1
 3377 04de DBB2     		uxtb	r3, r3
 939:Src/ble_e95.c ****                     {
 3378              		.loc 3 939 23 view .LVU950
 3379 04e0 132B     		cmp	r3, #19
 3380 04e2 29D9     		bls	.L211
 950:Src/ble_e95.c ****                     }
 3381              		.loc 3 950 25 is_stmt 1 view .LVU951
 950:Src/ble_e95.c ****                     }
 3382              		.loc 3 950 53 is_stmt 0 view .LVU952
 3383 04e4 464B     		ldr	r3, .L222
 3384 04e6 0122     		movs	r2, #1
 3385 04e8 1A72     		strb	r2, [r3, #8]
 3386              	.L175:
 952:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3387              		.loc 3 952 21 is_stmt 1 view .LVU953
 952:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3388              		.loc 3 952 48 is_stmt 0 view .LVU954
 3389 04ea 454C     		ldr	r4, .L222
 3390 04ec 0125     		movs	r5, #1
 3391 04ee 2570     		strb	r5, [r4]
 953:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3392              		.loc 3 953 21 is_stmt 1 view .LVU955
 953:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3393              		.loc 3 953 66 is_stmt 0 view .LVU956
 3394 04f0 444B     		ldr	r3, .L222+4
 3395 04f2 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
 953:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3396              		.loc 3 953 47 view .LVU957
 3397 04f4 6370     		strb	r3, [r4, #1]
 954:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3398              		.loc 3 954 21 is_stmt 1 view .LVU958
 954:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3399              		.loc 3 954 47 is_stmt 0 view .LVU959
 3400 04f6 0021     		movs	r1, #0
 3401 04f8 A170     		strb	r1, [r4, #2]
 955:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3402              		.loc 3 955 21 is_stmt 1 view .LVU960
 955:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3403              		.loc 3 955 49 is_stmt 0 view .LVU961
 3404 04fa E170     		strb	r1, [r4, #3]
 956:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_BLE_NAME;
 3405              		.loc 3 956 21 is_stmt 1 view .LVU962
 956:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_BLE_NAME;
 3406              		.loc 3 956 48 is_stmt 0 view .LVU963
 3407 04fc 2571     		strb	r5, [r4, #4]
 957:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3408              		.loc 3 957 21 is_stmt 1 view .LVU964
 957:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3409              		.loc 3 957 48 is_stmt 0 view .LVU965
 3410 04fe 0823     		movs	r3, #8
 3411 0500 6371     		strb	r3, [r4, #5]
 958:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3412              		.loc 3 958 21 is_stmt 1 view .LVU966
 958:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 156


 3413              		.loc 3 958 47 is_stmt 0 view .LVU967
 3414 0502 A571     		strb	r5, [r4, #6]
 959:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3415              		.loc 3 959 21 is_stmt 1 view .LVU968
 959:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3416              		.loc 3 959 49 is_stmt 0 view .LVU969
 3417 0504 E171     		strb	r1, [r4, #7]
 960:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);    /*
 3418              		.loc 3 960 21 is_stmt 1 view .LVU970
 3419 0506 414E     		ldr	r6, .L222+12
 3420 0508 4022     		movs	r2, #64
 3421 050a 3046     		mov	r0, r6
 3422 050c FFF7FEFF 		bl	memset
 3423              	.LVL278:
 961:Src/ble_e95.c ****                                                                                                   
 3424              		.loc 3 961 21 view .LVU971
 3425 0510 3246     		mov	r2, r6
 3426 0512 0921     		movs	r1, #9
 3427 0514 2046     		mov	r0, r4
 3428 0516 FFF7FEFF 		bl	uart1_response_computer
 3429              	.LVL279:
 963:Src/ble_e95.c ****                     HAL_Delay(100);     /*app*/
 3430              		.loc 3 963 21 view .LVU972
 3431 051a 4748     		ldr	r0, .L222+56
 3432 051c FFF7FEFF 		bl	puts
 3433              	.LVL280:
 964:Src/ble_e95.c ****                     E95_BROADCAST_DIS;
 3434              		.loc 3 964 21 view .LVU973
 3435 0520 6420     		movs	r0, #100
 3436 0522 FFF7FEFF 		bl	HAL_Delay
 3437              	.LVL281:
 965:Src/ble_e95.c ****                     __set_FAULTMASK(1); /*close all interrupts*/
 3438              		.loc 3 965 21 view .LVU974
 3439 0526 2A46     		mov	r2, r5
 3440 0528 2021     		movs	r1, #32
 3441 052a 4448     		ldr	r0, .L222+60
 3442 052c FFF7FEFF 		bl	HAL_GPIO_WritePin
 3443              	.LVL282:
 966:Src/ble_e95.c ****                     NVIC_SystemReset();
 3444              		.loc 3 966 21 view .LVU975
 3445              	.LBB35:
 3446              	.LBI35:
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3447              		.loc 2 557 27 view .LVU976
 3448              	.LBB36:
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3449              		.loc 2 559 3 view .LVU977
 3450              		.syntax unified
 3451              	@ 559 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3452 0530 85F31388 		MSR faultmask, r5
 3453              	@ 0 "" 2
 3454              	.LVL283:
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3455              		.loc 2 559 3 is_stmt 0 view .LVU978
 3456              		.thumb
 3457              		.syntax unified
 3458              	.LBE36:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 157


 3459              	.LBE35:
 967:Src/ble_e95.c ****                     break;
 3460              		.loc 3 967 21 is_stmt 1 view .LVU979
 3461 0534 FFF7FEFF 		bl	__NVIC_SystemReset
 3462              	.LVL284:
 3463              	.L211:
 941:Src/ble_e95.c ****                         ar_ble_load_name[V_ZERO] = ar_ble_decrypt_buf[V_FOUR] + L_ONE;
 3464              		.loc 3 941 25 view .LVU980
 3465 0538 2246     		mov	r2, r4
 3466 053a 4149     		ldr	r1, .L222+64
 3467 053c 0DF10900 		add	r0, sp, #9
 3468 0540 FFF7FEFF 		bl	memcpy
 3469              	.LVL285:
 942:Src/ble_e95.c ****                         ar_ble_load_name[ar_ble_load_name[V_ZERO]] = xor_check(ar_ble_load_name, ar
 3470              		.loc 3 942 25 view .LVU981
 942:Src/ble_e95.c ****                         ar_ble_load_name[ar_ble_load_name[V_ZERO]] = xor_check(ar_ble_load_name, ar
 3471              		.loc 3 942 79 is_stmt 0 view .LVU982
 3472 0544 0134     		adds	r4, r4, #1
 3473 0546 E4B2     		uxtb	r4, r4
 942:Src/ble_e95.c ****                         ar_ble_load_name[ar_ble_load_name[V_ZERO]] = xor_check(ar_ble_load_name, ar
 3474              		.loc 3 942 50 view .LVU983
 3475 0548 8DF80840 		strb	r4, [sp, #8]
 943:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_BLE_NAME_ADDR);
 3476              		.loc 3 943 25 is_stmt 1 view .LVU984
 943:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_BLE_NAME_ADDR);
 3477              		.loc 3 943 70 is_stmt 0 view .LVU985
 3478 054c 2146     		mov	r1, r4
 3479 054e 02A8     		add	r0, sp, #8
 3480 0550 FFF7FEFF 		bl	xor_check
 3481              	.LVL286:
 943:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_BLE_NAME_ADDR);
 3482              		.loc 3 943 68 view .LVU986
 3483 0554 12AB     		add	r3, sp, #72
 3484 0556 1C44     		add	r4, r4, r3
 3485 0558 04F8400C 		strb	r0, [r4, #-64]
 944:Src/ble_e95.c ****                         W25Q16_PageWrite(FLASH_BLE_NAME_ADDR, ar_ble_load_name, ar_ble_load_name[V_
 3486              		.loc 3 944 25 is_stmt 1 view .LVU987
 3487 055c 4FF48050 		mov	r0, #4096
 3488 0560 FFF7FEFF 		bl	W25Q16_SectorErase_4KByte
 3489              	.LVL287:
 945:Src/ble_e95.c ****                         ar_response_buffer[V_EIGHT] = V_ZERO;
 3490              		.loc 3 945 25 view .LVU988
 945:Src/ble_e95.c ****                         ar_response_buffer[V_EIGHT] = V_ZERO;
 3491              		.loc 3 945 97 is_stmt 0 view .LVU989
 3492 0564 9DF80820 		ldrb	r2, [sp, #8]	@ zero_extendqisi2
 945:Src/ble_e95.c ****                         ar_response_buffer[V_EIGHT] = V_ZERO;
 3493              		.loc 3 945 25 view .LVU990
 3494 0568 0132     		adds	r2, r2, #1
 3495 056a 02A9     		add	r1, sp, #8
 3496 056c 4FF48050 		mov	r0, #4096
 3497 0570 FFF7FEFF 		bl	W25Q16_PageWrite
 3498              	.LVL288:
 946:Src/ble_e95.c ****                     }
 3499              		.loc 3 946 25 is_stmt 1 view .LVU991
 946:Src/ble_e95.c ****                     }
 3500              		.loc 3 946 53 is_stmt 0 view .LVU992
 3501 0574 224B     		ldr	r3, .L222
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 158


 3502 0576 0022     		movs	r2, #0
 3503 0578 1A72     		strb	r2, [r3, #8]
 3504 057a B6E7     		b	.L175
 3505              	.L159:
 968:Src/ble_e95.c ****                 }
 3506              		.loc 3 968 21 is_stmt 1 view .LVU993
 972:Src/ble_e95.c ****                     HAL_Delay(5);
 3507              		.loc 3 972 21 view .LVU994
 3508 057c 314C     		ldr	r4, .L222+68
 3509 057e 0122     		movs	r2, #1
 3510 0580 1146     		mov	r1, r2
 3511 0582 2046     		mov	r0, r4
 3512 0584 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3513              	.LVL289:
 973:Src/ble_e95.c ****                     if(LOCK_POWER_SOURCE == PIN_LEVEL_HIGH)    /*
 3514              		.loc 3 973 21 view .LVU995
 3515 0588 0520     		movs	r0, #5
 3516 058a FFF7FEFF 		bl	HAL_Delay
 3517              	.LVL290:
 974:Src/ble_e95.c ****                     {
 3518              		.loc 3 974 21 view .LVU996
 974:Src/ble_e95.c ****                     {
 3519              		.loc 3 974 24 is_stmt 0 view .LVU997
 3520 058e 0421     		movs	r1, #4
 3521 0590 2046     		mov	r0, r4
 3522 0592 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 3523              	.LVL291:
 974:Src/ble_e95.c ****                     {
 3524              		.loc 3 974 23 view .LVU998
 3525 0596 0128     		cmp	r0, #1
 3526 0598 2AD0     		beq	.L212
 981:Src/ble_e95.c ****                     }
 3527              		.loc 3 981 25 is_stmt 1 view .LVU999
 981:Src/ble_e95.c ****                     }
 3528              		.loc 3 981 54 is_stmt 0 view .LVU1000
 3529 059a 2B4B     		ldr	r3, .L222+72
 3530 059c 4FF46172 		mov	r2, #900
 3531 05a0 1A80     		strh	r2, [r3]	@ movhi
 3532              	.L177:
 983:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 3533              		.loc 3 983 21 is_stmt 1 view .LVU1001
 3534 05a2 0022     		movs	r2, #0
 3535 05a4 0121     		movs	r1, #1
 3536 05a6 2748     		ldr	r0, .L222+68
 3537 05a8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 3538              	.LVL292:
 984:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3539              		.loc 3 984 21 view .LVU1002
 984:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3540              		.loc 3 984 48 is_stmt 0 view .LVU1003
 3541 05ac 144C     		ldr	r4, .L222
 3542 05ae 0123     		movs	r3, #1
 3543 05b0 2370     		strb	r3, [r4]
 985:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3544              		.loc 3 985 21 is_stmt 1 view .LVU1004
 985:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3545              		.loc 3 985 66 is_stmt 0 view .LVU1005
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 159


 3546 05b2 144A     		ldr	r2, .L222+4
 3547 05b4 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
 985:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3548              		.loc 3 985 47 view .LVU1006
 3549 05b6 6270     		strb	r2, [r4, #1]
 986:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3550              		.loc 3 986 21 is_stmt 1 view .LVU1007
 986:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3551              		.loc 3 986 47 is_stmt 0 view .LVU1008
 3552 05b8 0021     		movs	r1, #0
 3553 05ba A170     		strb	r1, [r4, #2]
 987:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3554              		.loc 3 987 21 is_stmt 1 view .LVU1009
 987:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3555              		.loc 3 987 49 is_stmt 0 view .LVU1010
 3556 05bc E170     		strb	r1, [r4, #3]
 988:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BAT_VOLTAGE;
 3557              		.loc 3 988 21 is_stmt 1 view .LVU1011
 988:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BAT_VOLTAGE;
 3558              		.loc 3 988 48 is_stmt 0 view .LVU1012
 3559 05be 2371     		strb	r3, [r4, #4]
 989:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 3560              		.loc 3 989 21 is_stmt 1 view .LVU1013
 989:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 3561              		.loc 3 989 48 is_stmt 0 view .LVU1014
 3562 05c0 0923     		movs	r3, #9
 3563 05c2 6371     		strb	r3, [r4, #5]
 990:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3564              		.loc 3 990 21 is_stmt 1 view .LVU1015
 990:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3565              		.loc 3 990 47 is_stmt 0 view .LVU1016
 3566 05c4 0223     		movs	r3, #2
 3567 05c6 A371     		strb	r3, [r4, #6]
 991:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = ar_get_voltage_value[V_ZERO]%256;
 3568              		.loc 3 991 21 is_stmt 1 view .LVU1017
 991:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = ar_get_voltage_value[V_ZERO]%256;
 3569              		.loc 3 991 49 is_stmt 0 view .LVU1018
 3570 05c8 E171     		strb	r1, [r4, #7]
 992:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = ar_get_voltage_value[V_ZERO]/256;
 3571              		.loc 3 992 21 is_stmt 1 view .LVU1019
 992:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = ar_get_voltage_value[V_ZERO]/256;
 3572              		.loc 3 992 71 is_stmt 0 view .LVU1020
 3573 05ca 1F4B     		ldr	r3, .L222+72
 3574 05cc 1B88     		ldrh	r3, [r3]
 992:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = ar_get_voltage_value[V_ZERO]/256;
 3575              		.loc 3 992 49 view .LVU1021
 3576 05ce 2372     		strb	r3, [r4, #8]
 993:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3577              		.loc 3 993 21 is_stmt 1 view .LVU1022
 993:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3578              		.loc 3 993 48 is_stmt 0 view .LVU1023
 3579 05d0 1B0A     		lsrs	r3, r3, #8
 3580 05d2 6372     		strb	r3, [r4, #9]
 994:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
 3581              		.loc 3 994 21 is_stmt 1 view .LVU1024
 3582 05d4 0D4D     		ldr	r5, .L222+12
 3583 05d6 4022     		movs	r2, #64
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 160


 3584 05d8 2846     		mov	r0, r5
 3585 05da FFF7FEFF 		bl	memset
 3586              	.LVL293:
 995:Src/ble_e95.c ****                     printf("GET_BAT_VOLTAGE!\r\n");
 3587              		.loc 3 995 21 view .LVU1025
 3588 05de 2A46     		mov	r2, r5
 3589 05e0 0A21     		movs	r1, #10
 3590 05e2 2046     		mov	r0, r4
 3591 05e4 FFF7FEFF 		bl	uart1_response_computer
 3592              	.LVL294:
 996:Src/ble_e95.c ****                     break;
 3593              		.loc 3 996 21 view .LVU1026
 3594 05e8 1848     		ldr	r0, .L222+76
 3595 05ea FFF7FEFF 		bl	puts
 3596              	.LVL295:
 997:Src/ble_e95.c ****                 }
 3597              		.loc 3 997 21 view .LVU1027
 3598 05ee D5E3     		b	.L138
 3599              	.L212:
 976:Src/ble_e95.c ****                         ar_get_voltage_value[V_ZERO] += DEVICE_VOLTAGE_DROP;
 3600              		.loc 3 976 25 view .LVU1028
 3601 05f0 FFF7FEFF 		bl	get_adc3_value
 3602              	.LVL296:
 977:Src/ble_e95.c ****                     }
 3603              		.loc 3 977 25 view .LVU1029
 977:Src/ble_e95.c ****                     }
 3604              		.loc 3 977 54 is_stmt 0 view .LVU1030
 3605 05f4 144A     		ldr	r2, .L222+72
 3606 05f6 1388     		ldrh	r3, [r2]
 3607 05f8 4A33     		adds	r3, r3, #74
 3608 05fa 1380     		strh	r3, [r2]	@ movhi
 3609 05fc D1E7     		b	.L177
 3610              	.L223:
 3611 05fe 00BF     		.align	2
 3612              	.L222:
 3613 0600 00000000 		.word	.LANCHOR29
 3614 0604 00000000 		.word	.LANCHOR11
 3615 0608 00000000 		.word	g_all_goods_status
 3616 060c 00000000 		.word	.LANCHOR21
 3617 0610 04010000 		.word	.LC64
 3618 0614 20010000 		.word	.LC65
 3619 0618 00000000 		.word	g_item_stat
 3620 061c 00000000 		.word	g_lock_number
 3621 0620 3C010000 		.word	.LC66
 3622 0624 00000000 		.word	.LANCHOR30
 3623 0628 54010000 		.word	.LC67
 3624 062c 00000000 		.word	.LANCHOR1
 3625 0630 00000000 		.word	.LANCHOR0
 3626 0634 68010000 		.word	.LC68
 3627 0638 78010000 		.word	.LC69
 3628 063c 00180048 		.word	1207965696
 3629 0640 06000000 		.word	.LANCHOR21+6
 3630 0644 00040048 		.word	1207960576
 3631 0648 00000000 		.word	ar_get_voltage_value
 3632 064c 88010000 		.word	.LC70
 3633              	.LVL297:
 3634              	.L178:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 161


 3635              	.LBB37:
1003:Src/ble_e95.c ****                     }
 3636              		.loc 3 1003 25 is_stmt 1 discriminator 3 view .LVU1031
 3637 0650 BB4B     		ldr	r3, .L224
 3638 0652 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 3639 0654 BB48     		ldr	r0, .L224+4
 3640 0656 FFF7FEFF 		bl	printf
 3641              	.LVL298:
1001:Src/ble_e95.c ****                     {
 3642              		.loc 3 1001 56 discriminator 3 view .LVU1032
1001:Src/ble_e95.c ****                     {
 3643              		.loc 3 1001 57 is_stmt 0 discriminator 3 view .LVU1033
 3644 065a 0134     		adds	r4, r4, #1
 3645              	.LVL299:
1001:Src/ble_e95.c ****                     {
 3646              		.loc 3 1001 57 discriminator 3 view .LVU1034
 3647 065c E4B2     		uxtb	r4, r4
 3648              	.LVL300:
 3649              	.L158:
1001:Src/ble_e95.c ****                     {
 3650              		.loc 3 1001 44 is_stmt 1 discriminator 1 view .LVU1035
1001:Src/ble_e95.c ****                     {
 3651              		.loc 3 1001 21 is_stmt 0 discriminator 1 view .LVU1036
 3652 065e 0A2C     		cmp	r4, #10
 3653 0660 F6D9     		bls	.L178
 3654              	.LBE37:
1005:Src/ble_e95.c ****                     set_rtc_date_time.hundredkilo = ar_ble_decrypt_buf[V_SIX];
 3655              		.loc 3 1005 21 is_stmt 1 view .LVU1037
 3656 0662 B948     		ldr	r0, .L224+8
 3657 0664 FFF7FEFF 		bl	puts
 3658              	.LVL301:
1006:Src/ble_e95.c ****                     set_rtc_date_time.kilo = ar_ble_decrypt_buf[V_SEVEN];
 3659              		.loc 3 1006 21 view .LVU1038
1006:Src/ble_e95.c ****                     set_rtc_date_time.kilo = ar_ble_decrypt_buf[V_SEVEN];
 3660              		.loc 3 1006 71 is_stmt 0 view .LVU1039
 3661 0668 B54D     		ldr	r5, .L224
 3662 066a AA79     		ldrb	r2, [r5, #6]	@ zero_extendqisi2
1006:Src/ble_e95.c ****                     set_rtc_date_time.kilo = ar_ble_decrypt_buf[V_SEVEN];
 3663              		.loc 3 1006 51 view .LVU1040
 3664 066c B74B     		ldr	r3, .L224+12
 3665 066e 9A71     		strb	r2, [r3, #6]
1007:Src/ble_e95.c ****                     set_rtc_date_time.ten = ar_ble_decrypt_buf[V_EIGHT];
 3666              		.loc 3 1007 21 is_stmt 1 view .LVU1041
1007:Src/ble_e95.c ****                     set_rtc_date_time.ten = ar_ble_decrypt_buf[V_EIGHT];
 3667              		.loc 3 1007 64 is_stmt 0 view .LVU1042
 3668 0670 EA79     		ldrb	r2, [r5, #7]	@ zero_extendqisi2
1007:Src/ble_e95.c ****                     set_rtc_date_time.ten = ar_ble_decrypt_buf[V_EIGHT];
 3669              		.loc 3 1007 44 view .LVU1043
 3670 0672 5A71     		strb	r2, [r3, #5]
1008:Src/ble_e95.c ****                     set_rtc_date_time.minute = ar_ble_decrypt_buf[V_NINE];
 3671              		.loc 3 1008 21 is_stmt 1 view .LVU1044
1008:Src/ble_e95.c ****                     set_rtc_date_time.minute = ar_ble_decrypt_buf[V_NINE];
 3672              		.loc 3 1008 63 is_stmt 0 view .LVU1045
 3673 0674 2A7A     		ldrb	r2, [r5, #8]	@ zero_extendqisi2
1008:Src/ble_e95.c ****                     set_rtc_date_time.minute = ar_ble_decrypt_buf[V_NINE];
 3674              		.loc 3 1008 43 view .LVU1046
 3675 0676 1A71     		strb	r2, [r3, #4]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 162


1009:Src/ble_e95.c ****                     set_rtc_date_time.second = ar_ble_decrypt_buf[V_TEN];
 3676              		.loc 3 1009 21 is_stmt 1 view .LVU1047
1009:Src/ble_e95.c ****                     set_rtc_date_time.second = ar_ble_decrypt_buf[V_TEN];
 3677              		.loc 3 1009 66 is_stmt 0 view .LVU1048
 3678 0678 6A7A     		ldrb	r2, [r5, #9]	@ zero_extendqisi2
1009:Src/ble_e95.c ****                     set_rtc_date_time.second = ar_ble_decrypt_buf[V_TEN];
 3679              		.loc 3 1009 46 view .LVU1049
 3680 067a DA70     		strb	r2, [r3, #3]
1010:Src/ble_e95.c ****                     pcf85263_set_time(set_rtc_date_time);
 3681              		.loc 3 1010 21 is_stmt 1 view .LVU1050
1010:Src/ble_e95.c ****                     pcf85263_set_time(set_rtc_date_time);
 3682              		.loc 3 1010 66 is_stmt 0 view .LVU1051
 3683 067c AA7A     		ldrb	r2, [r5, #10]	@ zero_extendqisi2
1010:Src/ble_e95.c ****                     pcf85263_set_time(set_rtc_date_time);
 3684              		.loc 3 1010 46 view .LVU1052
 3685 067e 9A70     		strb	r2, [r3, #2]
1011:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 3686              		.loc 3 1011 21 is_stmt 1 view .LVU1053
 3687 0680 1868     		ldr	r0, [r3]	@ unaligned
 3688 0682 5968     		ldr	r1, [r3, #4]	@ unaligned
 3689 0684 FFF7FEFF 		bl	pcf85263_set_time
 3690              	.LVL302:
1012:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3691              		.loc 3 1012 21 view .LVU1054
1012:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3692              		.loc 3 1012 48 is_stmt 0 view .LVU1055
 3693 0688 B14C     		ldr	r4, .L224+16
 3694              	.LVL303:
1012:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3695              		.loc 3 1012 48 view .LVU1056
 3696 068a 0123     		movs	r3, #1
 3697 068c 2370     		strb	r3, [r4]
1013:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3698              		.loc 3 1013 21 is_stmt 1 view .LVU1057
1013:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3699              		.loc 3 1013 66 is_stmt 0 view .LVU1058
 3700 068e B14A     		ldr	r2, .L224+20
 3701 0690 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1013:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3702              		.loc 3 1013 47 view .LVU1059
 3703 0692 6270     		strb	r2, [r4, #1]
1014:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3704              		.loc 3 1014 21 is_stmt 1 view .LVU1060
1014:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3705              		.loc 3 1014 47 is_stmt 0 view .LVU1061
 3706 0694 0021     		movs	r1, #0
 3707 0696 A170     		strb	r1, [r4, #2]
1015:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3708              		.loc 3 1015 21 is_stmt 1 view .LVU1062
1015:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3709              		.loc 3 1015 49 is_stmt 0 view .LVU1063
 3710 0698 E170     		strb	r1, [r4, #3]
1016:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_RTC_TIME;
 3711              		.loc 3 1016 21 is_stmt 1 view .LVU1064
1016:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_RTC_TIME;
 3712              		.loc 3 1016 48 is_stmt 0 view .LVU1065
 3713 069a 2371     		strb	r3, [r4, #4]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 163


1017:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3714              		.loc 3 1017 21 is_stmt 1 view .LVU1066
1017:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3715              		.loc 3 1017 48 is_stmt 0 view .LVU1067
 3716 069c 0A22     		movs	r2, #10
 3717 069e 6271     		strb	r2, [r4, #5]
1018:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3718              		.loc 3 1018 21 is_stmt 1 view .LVU1068
1018:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3719              		.loc 3 1018 47 is_stmt 0 view .LVU1069
 3720 06a0 A371     		strb	r3, [r4, #6]
1019:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
 3721              		.loc 3 1019 21 is_stmt 1 view .LVU1070
1019:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
 3722              		.loc 3 1019 49 is_stmt 0 view .LVU1071
 3723 06a2 E171     		strb	r1, [r4, #7]
1020:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3724              		.loc 3 1020 21 is_stmt 1 view .LVU1072
1020:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3725              		.loc 3 1020 49 is_stmt 0 view .LVU1073
 3726 06a4 2172     		strb	r1, [r4, #8]
1021:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 3727              		.loc 3 1021 21 is_stmt 1 view .LVU1074
 3728 06a6 4022     		movs	r2, #64
 3729 06a8 2846     		mov	r0, r5
 3730 06aa FFF7FEFF 		bl	memset
 3731              	.LVL304:
1022:Src/ble_e95.c ****                     printf("SET_RTC_TIME!\r\n");
 3732              		.loc 3 1022 21 view .LVU1075
 3733 06ae 2A46     		mov	r2, r5
 3734 06b0 0921     		movs	r1, #9
 3735 06b2 2046     		mov	r0, r4
 3736 06b4 FFF7FEFF 		bl	uart1_response_computer
 3737              	.LVL305:
1023:Src/ble_e95.c ****                     break;
 3738              		.loc 3 1023 21 view .LVU1076
 3739 06b8 A748     		ldr	r0, .L224+24
 3740 06ba FFF7FEFF 		bl	puts
 3741              	.LVL306:
1024:Src/ble_e95.c ****                 }
 3742              		.loc 3 1024 21 view .LVU1077
 3743 06be 6DE3     		b	.L138
 3744              	.L206:
 773:Src/ble_e95.c ****             {
 3745              		.loc 3 773 37 is_stmt 0 view .LVU1078
 3746 06c0 0624     		movs	r4, #6
 3747 06c2 CCE7     		b	.L158
 3748              	.L157:
 3749              	.LBB38:
1028:Src/ble_e95.c ****                     pcf85263_write_data(PCF8563_ADDR_FUN, &m_fun_data, L_ONE);
 3750              		.loc 3 1028 21 is_stmt 1 view .LVU1079
1028:Src/ble_e95.c ****                     pcf85263_write_data(PCF8563_ADDR_FUN, &m_fun_data, L_ONE);
 3751              		.loc 3 1028 29 is_stmt 0 view .LVU1080
 3752 06c4 9023     		movs	r3, #144
 3753 06c6 8DF80430 		strb	r3, [sp, #4]
1029:Src/ble_e95.c ****                     pcf85263_query_time(&get_rtc_date_time);
 3754              		.loc 3 1029 21 is_stmt 1 view .LVU1081
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 164


 3755 06ca 0122     		movs	r2, #1
 3756 06cc 01A9     		add	r1, sp, #4
 3757 06ce 2820     		movs	r0, #40
 3758 06d0 FFF7FEFF 		bl	pcf85263_write_data
 3759              	.LVL307:
1030:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 3760              		.loc 3 1030 21 view .LVU1082
 3761 06d4 A14D     		ldr	r5, .L224+28
 3762 06d6 2846     		mov	r0, r5
 3763 06d8 FFF7FEFF 		bl	pcf85263_query_time
 3764              	.LVL308:
1031:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3765              		.loc 3 1031 21 view .LVU1083
1031:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3766              		.loc 3 1031 48 is_stmt 0 view .LVU1084
 3767 06dc 9C4C     		ldr	r4, .L224+16
 3768 06de 0123     		movs	r3, #1
 3769 06e0 2370     		strb	r3, [r4]
1032:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3770              		.loc 3 1032 21 is_stmt 1 view .LVU1085
1032:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3771              		.loc 3 1032 66 is_stmt 0 view .LVU1086
 3772 06e2 9C4A     		ldr	r2, .L224+20
 3773 06e4 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1032:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3774              		.loc 3 1032 47 view .LVU1087
 3775 06e6 6270     		strb	r2, [r4, #1]
1033:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3776              		.loc 3 1033 21 is_stmt 1 view .LVU1088
1033:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3777              		.loc 3 1033 47 is_stmt 0 view .LVU1089
 3778 06e8 0021     		movs	r1, #0
 3779 06ea A170     		strb	r1, [r4, #2]
1034:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3780              		.loc 3 1034 21 is_stmt 1 view .LVU1090
1034:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3781              		.loc 3 1034 49 is_stmt 0 view .LVU1091
 3782 06ec E170     		strb	r1, [r4, #3]
1035:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_RTC_TIME;
 3783              		.loc 3 1035 21 is_stmt 1 view .LVU1092
1035:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_RTC_TIME;
 3784              		.loc 3 1035 48 is_stmt 0 view .LVU1093
 3785 06ee 2371     		strb	r3, [r4, #4]
1036:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_FIVE;
 3786              		.loc 3 1036 21 is_stmt 1 view .LVU1094
1036:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_FIVE;
 3787              		.loc 3 1036 48 is_stmt 0 view .LVU1095
 3788 06f0 0B23     		movs	r3, #11
 3789 06f2 6371     		strb	r3, [r4, #5]
1037:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3790              		.loc 3 1037 21 is_stmt 1 view .LVU1096
1037:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3791              		.loc 3 1037 47 is_stmt 0 view .LVU1097
 3792 06f4 0523     		movs	r3, #5
 3793 06f6 A371     		strb	r3, [r4, #6]
1038:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = get_rtc_date_time.hundredkilo;
 3794              		.loc 3 1038 21 is_stmt 1 view .LVU1098
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 165


1038:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = get_rtc_date_time.hundredkilo;
 3795              		.loc 3 1038 49 is_stmt 0 view .LVU1099
 3796 06f8 E171     		strb	r1, [r4, #7]
1039:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = get_rtc_date_time.kilo;
 3797              		.loc 3 1039 21 is_stmt 1 view .LVU1100
1039:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = get_rtc_date_time.kilo;
 3798              		.loc 3 1039 68 is_stmt 0 view .LVU1101
 3799 06fa AB79     		ldrb	r3, [r5, #6]	@ zero_extendqisi2
1039:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = get_rtc_date_time.kilo;
 3800              		.loc 3 1039 49 view .LVU1102
 3801 06fc 2372     		strb	r3, [r4, #8]
1040:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = get_rtc_date_time.ten;
 3802              		.loc 3 1040 21 is_stmt 1 view .LVU1103
1040:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = get_rtc_date_time.ten;
 3803              		.loc 3 1040 67 is_stmt 0 view .LVU1104
 3804 06fe 6B79     		ldrb	r3, [r5, #5]	@ zero_extendqisi2
1040:Src/ble_e95.c ****                     ar_response_buffer[V_TEN] = get_rtc_date_time.ten;
 3805              		.loc 3 1040 48 view .LVU1105
 3806 0700 6372     		strb	r3, [r4, #9]
1041:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = get_rtc_date_time.minute;
 3807              		.loc 3 1041 21 is_stmt 1 view .LVU1106
1041:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = get_rtc_date_time.minute;
 3808              		.loc 3 1041 66 is_stmt 0 view .LVU1107
 3809 0702 2B79     		ldrb	r3, [r5, #4]	@ zero_extendqisi2
1041:Src/ble_e95.c ****                     ar_response_buffer[L_ELEVEN] = get_rtc_date_time.minute;
 3810              		.loc 3 1041 47 view .LVU1108
 3811 0704 A372     		strb	r3, [r4, #10]
1042:Src/ble_e95.c ****                     ar_response_buffer[L_TWELVE] = get_rtc_date_time.second;
 3812              		.loc 3 1042 21 is_stmt 1 view .LVU1109
1042:Src/ble_e95.c ****                     ar_response_buffer[L_TWELVE] = get_rtc_date_time.second;
 3813              		.loc 3 1042 69 is_stmt 0 view .LVU1110
 3814 0706 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
1042:Src/ble_e95.c ****                     ar_response_buffer[L_TWELVE] = get_rtc_date_time.second;
 3815              		.loc 3 1042 50 view .LVU1111
 3816 0708 E372     		strb	r3, [r4, #11]
1043:Src/ble_e95.c **** //                    ar_response_buffer[L_THIRTEEN] = get_rtc_date_time.millis;
 3817              		.loc 3 1043 21 is_stmt 1 view .LVU1112
1043:Src/ble_e95.c **** //                    ar_response_buffer[L_THIRTEEN] = get_rtc_date_time.millis;
 3818              		.loc 3 1043 69 is_stmt 0 view .LVU1113
 3819 070a AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
1043:Src/ble_e95.c **** //                    ar_response_buffer[L_THIRTEEN] = get_rtc_date_time.millis;
 3820              		.loc 3 1043 50 view .LVU1114
 3821 070c 2373     		strb	r3, [r4, #12]
1045:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_THIRTEEN, ar_ble_decrypt_buf);
 3822              		.loc 3 1045 21 is_stmt 1 view .LVU1115
 3823 070e 8C4D     		ldr	r5, .L224
 3824 0710 4022     		movs	r2, #64
 3825 0712 2846     		mov	r0, r5
 3826 0714 FFF7FEFF 		bl	memset
 3827              	.LVL309:
1046:Src/ble_e95.c ****                     printf("GET_RTC_TIME!\r\n");
 3828              		.loc 3 1046 21 view .LVU1116
 3829 0718 2A46     		mov	r2, r5
 3830 071a 0D21     		movs	r1, #13
 3831 071c 2046     		mov	r0, r4
 3832 071e FFF7FEFF 		bl	uart1_response_computer
 3833              	.LVL310:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 166


1047:Src/ble_e95.c ****                     break;
 3834              		.loc 3 1047 21 view .LVU1117
 3835 0722 8F48     		ldr	r0, .L224+32
 3836 0724 FFF7FEFF 		bl	puts
 3837              	.LVL311:
1048:Src/ble_e95.c ****                 }
 3838              		.loc 3 1048 21 view .LVU1118
 3839 0728 38E3     		b	.L138
 3840              	.L144:
 3841              	.LBE38:
1052:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 3842              		.loc 3 1052 21 view .LVU1119
1052:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 3843              		.loc 3 1052 57 is_stmt 0 view .LVU1120
 3844 072a 854D     		ldr	r5, .L224
 3845 072c AA79     		ldrb	r2, [r5, #6]	@ zero_extendqisi2
1052:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 3846              		.loc 3 1052 37 view .LVU1121
 3847 072e 8D4B     		ldr	r3, .L224+36
 3848 0730 1A70     		strb	r2, [r3]
1053:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3849              		.loc 3 1053 21 is_stmt 1 view .LVU1122
1053:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3850              		.loc 3 1053 48 is_stmt 0 view .LVU1123
 3851 0732 874C     		ldr	r4, .L224+16
 3852 0734 0123     		movs	r3, #1
 3853 0736 2370     		strb	r3, [r4]
1054:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3854              		.loc 3 1054 21 is_stmt 1 view .LVU1124
1054:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3855              		.loc 3 1054 66 is_stmt 0 view .LVU1125
 3856 0738 864A     		ldr	r2, .L224+20
 3857 073a 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1054:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3858              		.loc 3 1054 47 view .LVU1126
 3859 073c 6270     		strb	r2, [r4, #1]
1055:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3860              		.loc 3 1055 21 is_stmt 1 view .LVU1127
1055:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3861              		.loc 3 1055 47 is_stmt 0 view .LVU1128
 3862 073e 0021     		movs	r1, #0
 3863 0740 A170     		strb	r1, [r4, #2]
1056:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3864              		.loc 3 1056 21 is_stmt 1 view .LVU1129
1056:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3865              		.loc 3 1056 49 is_stmt 0 view .LVU1130
 3866 0742 E170     		strb	r1, [r4, #3]
1057:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_RTC_ALARM_TIME;
 3867              		.loc 3 1057 21 is_stmt 1 view .LVU1131
1057:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_RTC_ALARM_TIME;
 3868              		.loc 3 1057 48 is_stmt 0 view .LVU1132
 3869 0744 2371     		strb	r3, [r4, #4]
1058:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3870              		.loc 3 1058 21 is_stmt 1 view .LVU1133
1058:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3871              		.loc 3 1058 48 is_stmt 0 view .LVU1134
 3872 0746 1922     		movs	r2, #25
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 167


 3873 0748 6271     		strb	r2, [r4, #5]
1059:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3874              		.loc 3 1059 21 is_stmt 1 view .LVU1135
1059:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3875              		.loc 3 1059 47 is_stmt 0 view .LVU1136
 3876 074a A371     		strb	r3, [r4, #6]
1060:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
 3877              		.loc 3 1060 21 is_stmt 1 view .LVU1137
1060:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
 3878              		.loc 3 1060 49 is_stmt 0 view .LVU1138
 3879 074c E171     		strb	r1, [r4, #7]
1061:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3880              		.loc 3 1061 21 is_stmt 1 view .LVU1139
1061:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3881              		.loc 3 1061 49 is_stmt 0 view .LVU1140
 3882 074e 2172     		strb	r1, [r4, #8]
1062:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 3883              		.loc 3 1062 21 is_stmt 1 view .LVU1141
 3884 0750 4022     		movs	r2, #64
 3885 0752 2846     		mov	r0, r5
 3886 0754 FFF7FEFF 		bl	memset
 3887              	.LVL312:
1063:Src/ble_e95.c ****                     printf("SET_RTC_ALARM_TIME!\r\n");
 3888              		.loc 3 1063 21 view .LVU1142
 3889 0758 2A46     		mov	r2, r5
 3890 075a 0921     		movs	r1, #9
 3891 075c 2046     		mov	r0, r4
 3892 075e FFF7FEFF 		bl	uart1_response_computer
 3893              	.LVL313:
1064:Src/ble_e95.c ****                     break;
 3894              		.loc 3 1064 21 view .LVU1143
 3895 0762 8148     		ldr	r0, .L224+40
 3896 0764 FFF7FEFF 		bl	puts
 3897              	.LVL314:
1065:Src/ble_e95.c ****                 }                
 3898              		.loc 3 1065 21 view .LVU1144
 3899 0768 18E3     		b	.L138
 3900              	.L156:
 3901              	.LBB39:
1071:Src/ble_e95.c ****                     g_ble_boardcost_time = ar_ble_decrypt_buf[V_SIX];   /*100ms*/
 3902              		.loc 3 1071 21 view .LVU1145
1071:Src/ble_e95.c ****                     g_ble_boardcost_time = ar_ble_decrypt_buf[V_SIX];   /*100ms*/
 3903              		.loc 3 1071 29 is_stmt 0 view .LVU1146
 3904 076a 0025     		movs	r5, #0
 3905 076c 0195     		str	r5, [sp, #4]
1072:Src/ble_e95.c ****                     g_ble_transmit_power = ar_ble_decrypt_buf[V_SEVEN];  /*
 3906              		.loc 3 1072 21 is_stmt 1 view .LVU1147
1072:Src/ble_e95.c ****                     g_ble_transmit_power = ar_ble_decrypt_buf[V_SEVEN];  /*
 3907              		.loc 3 1072 62 is_stmt 0 view .LVU1148
 3908 076e 744F     		ldr	r7, .L224
 3909 0770 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
1072:Src/ble_e95.c ****                     g_ble_transmit_power = ar_ble_decrypt_buf[V_SEVEN];  /*
 3910              		.loc 3 1072 42 view .LVU1149
 3911 0772 7E4B     		ldr	r3, .L224+44
 3912 0774 1A70     		strb	r2, [r3]
1073:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_ZERO] = FLASH_WRITE_FLAG;
 3913              		.loc 3 1073 21 is_stmt 1 view .LVU1150
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 168


1073:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_ZERO] = FLASH_WRITE_FLAG;
 3914              		.loc 3 1073 62 is_stmt 0 view .LVU1151
 3915 0776 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1073:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_ZERO] = FLASH_WRITE_FLAG;
 3916              		.loc 3 1073 42 view .LVU1152
 3917 0778 7D49     		ldr	r1, .L224+48
 3918 077a 0B70     		strb	r3, [r1]
1074:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_ONE] = g_ble_boardcost_time;
 3919              		.loc 3 1074 21 is_stmt 1 view .LVU1153
1074:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_ONE] = g_ble_boardcost_time;
 3920              		.loc 3 1074 55 is_stmt 0 view .LVU1154
 3921 077c 5521     		movs	r1, #85
 3922 077e 8DF80410 		strb	r1, [sp, #4]
1075:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_TWO] = g_ble_transmit_power;
 3923              		.loc 3 1075 21 is_stmt 1 view .LVU1155
1075:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_TWO] = g_ble_transmit_power;
 3924              		.loc 3 1075 54 is_stmt 0 view .LVU1156
 3925 0782 8DF80520 		strb	r2, [sp, #5]
1076:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_THREE] = xor_check(ar_ble_set_boardcost_para, L_THR
 3926              		.loc 3 1076 21 is_stmt 1 view .LVU1157
1076:Src/ble_e95.c ****                     ar_ble_set_boardcost_para[V_THREE] = xor_check(ar_ble_set_boardcost_para, L_THR
 3927              		.loc 3 1076 54 is_stmt 0 view .LVU1158
 3928 0786 8DF80630 		strb	r3, [sp, #6]
1077:Src/ble_e95.c ****                     W25Q16_SectorErase_4KByte(FLASH_BLE_BOARDCOST_PARA);
 3929              		.loc 3 1077 21 is_stmt 1 view .LVU1159
1077:Src/ble_e95.c ****                     W25Q16_SectorErase_4KByte(FLASH_BLE_BOARDCOST_PARA);
 3930              		.loc 3 1077 58 is_stmt 0 view .LVU1160
 3931 078a 0321     		movs	r1, #3
 3932 078c 01A8     		add	r0, sp, #4
 3933 078e FFF7FEFF 		bl	xor_check
 3934              	.LVL315:
1077:Src/ble_e95.c ****                     W25Q16_SectorErase_4KByte(FLASH_BLE_BOARDCOST_PARA);
 3935              		.loc 3 1077 56 view .LVU1161
 3936 0792 8DF80700 		strb	r0, [sp, #7]
1078:Src/ble_e95.c ****                     W25Q16_PageWrite(FLASH_BLE_BOARDCOST_PARA, ar_ble_set_boardcost_para, L_FOUR);
 3937              		.loc 3 1078 21 is_stmt 1 view .LVU1162
 3938 0796 4FF40050 		mov	r0, #8192
 3939 079a FFF7FEFF 		bl	W25Q16_SectorErase_4KByte
 3940              	.LVL316:
1079:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 3941              		.loc 3 1079 21 view .LVU1163
 3942 079e 0422     		movs	r2, #4
 3943 07a0 0DEB0201 		add	r1, sp, r2
 3944 07a4 4FF40050 		mov	r0, #8192
 3945 07a8 FFF7FEFF 		bl	W25Q16_PageWrite
 3946              	.LVL317:
1080:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3947              		.loc 3 1080 21 view .LVU1164
1080:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 3948              		.loc 3 1080 48 is_stmt 0 view .LVU1165
 3949 07ac 684C     		ldr	r4, .L224+16
 3950 07ae 0126     		movs	r6, #1
 3951 07b0 2670     		strb	r6, [r4]
1081:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3952              		.loc 3 1081 21 is_stmt 1 view .LVU1166
1081:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3953              		.loc 3 1081 66 is_stmt 0 view .LVU1167
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 169


 3954 07b2 684B     		ldr	r3, .L224+20
 3955 07b4 5B7A     		ldrb	r3, [r3, #9]	@ zero_extendqisi2
1081:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 3956              		.loc 3 1081 47 view .LVU1168
 3957 07b6 6370     		strb	r3, [r4, #1]
1082:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3958              		.loc 3 1082 21 is_stmt 1 view .LVU1169
1082:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 3959              		.loc 3 1082 47 is_stmt 0 view .LVU1170
 3960 07b8 A570     		strb	r5, [r4, #2]
1083:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3961              		.loc 3 1083 21 is_stmt 1 view .LVU1171
1083:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 3962              		.loc 3 1083 49 is_stmt 0 view .LVU1172
 3963 07ba E570     		strb	r5, [r4, #3]
1084:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_BROADCAST_PARA;
 3964              		.loc 3 1084 21 is_stmt 1 view .LVU1173
1084:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_BROADCAST_PARA;
 3965              		.loc 3 1084 48 is_stmt 0 view .LVU1174
 3966 07bc 2671     		strb	r6, [r4, #4]
1085:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3967              		.loc 3 1085 21 is_stmt 1 view .LVU1175
1085:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 3968              		.loc 3 1085 48 is_stmt 0 view .LVU1176
 3969 07be 0C23     		movs	r3, #12
 3970 07c0 6371     		strb	r3, [r4, #5]
1086:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3971              		.loc 3 1086 21 is_stmt 1 view .LVU1177
1086:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 3972              		.loc 3 1086 47 is_stmt 0 view .LVU1178
 3973 07c2 A671     		strb	r6, [r4, #6]
1087:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
 3974              		.loc 3 1087 21 is_stmt 1 view .LVU1179
1087:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = V_ZERO;
 3975              		.loc 3 1087 49 is_stmt 0 view .LVU1180
 3976 07c4 E571     		strb	r5, [r4, #7]
1088:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3977              		.loc 3 1088 21 is_stmt 1 view .LVU1181
1088:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 3978              		.loc 3 1088 49 is_stmt 0 view .LVU1182
 3979 07c6 2572     		strb	r5, [r4, #8]
1089:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 3980              		.loc 3 1089 21 is_stmt 1 view .LVU1183
 3981 07c8 4022     		movs	r2, #64
 3982 07ca 2946     		mov	r1, r5
 3983 07cc 3846     		mov	r0, r7
 3984 07ce FFF7FEFF 		bl	memset
 3985              	.LVL318:
1090:Src/ble_e95.c ****                     printf("SET_BROADCAST_PARA!\r\n");
 3986              		.loc 3 1090 21 view .LVU1184
 3987 07d2 3A46     		mov	r2, r7
 3988 07d4 0921     		movs	r1, #9
 3989 07d6 2046     		mov	r0, r4
 3990 07d8 FFF7FEFF 		bl	uart1_response_computer
 3991              	.LVL319:
1091:Src/ble_e95.c ****                     HAL_Delay(100);
 3992              		.loc 3 1091 21 view .LVU1185
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 170


 3993 07dc 6548     		ldr	r0, .L224+52
 3994 07de FFF7FEFF 		bl	puts
 3995              	.LVL320:
1092:Src/ble_e95.c ****                     E95_BROADCAST_DIS;
 3996              		.loc 3 1092 21 view .LVU1186
 3997 07e2 6420     		movs	r0, #100
 3998 07e4 FFF7FEFF 		bl	HAL_Delay
 3999              	.LVL321:
1093:Src/ble_e95.c ****                     __set_FAULTMASK(1); /*close all interrupts*/
 4000              		.loc 3 1093 21 view .LVU1187
 4001 07e8 3246     		mov	r2, r6
 4002 07ea 2021     		movs	r1, #32
 4003 07ec 6248     		ldr	r0, .L224+56
 4004 07ee FFF7FEFF 		bl	HAL_GPIO_WritePin
 4005              	.LVL322:
1094:Src/ble_e95.c ****                     NVIC_SystemReset();
 4006              		.loc 3 1094 21 view .LVU1188
 4007              	.LBB40:
 4008              	.LBI40:
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4009              		.loc 2 557 27 view .LVU1189
 4010              	.LBB41:
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4011              		.loc 2 559 3 view .LVU1190
 4012              		.syntax unified
 4013              	@ 559 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4014 07f2 86F31388 		MSR faultmask, r6
 4015              	@ 0 "" 2
 4016              	.LVL323:
 559:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4017              		.loc 2 559 3 is_stmt 0 view .LVU1191
 4018              		.thumb
 4019              		.syntax unified
 4020              	.LBE41:
 4021              	.LBE40:
1095:Src/ble_e95.c ****                     break;
 4022              		.loc 3 1095 21 is_stmt 1 view .LVU1192
 4023 07f6 FFF7FEFF 		bl	__NVIC_SystemReset
 4024              	.LVL324:
 4025              	.L155:
1096:Src/ble_e95.c ****                 }
 4026              		.loc 3 1096 21 view .LVU1193
 4027              	.LBE39:
1100:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4028              		.loc 3 1100 21 view .LVU1194
1100:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4029              		.loc 3 1100 48 is_stmt 0 view .LVU1195
 4030 07fa 554C     		ldr	r4, .L224+16
 4031 07fc 0123     		movs	r3, #1
 4032 07fe 2370     		strb	r3, [r4]
1101:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4033              		.loc 3 1101 21 is_stmt 1 view .LVU1196
1101:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4034              		.loc 3 1101 66 is_stmt 0 view .LVU1197
 4035 0800 544A     		ldr	r2, .L224+20
 4036 0802 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1101:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 171


 4037              		.loc 3 1101 47 view .LVU1198
 4038 0804 6270     		strb	r2, [r4, #1]
1102:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4039              		.loc 3 1102 21 is_stmt 1 view .LVU1199
1102:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4040              		.loc 3 1102 47 is_stmt 0 view .LVU1200
 4041 0806 0021     		movs	r1, #0
 4042 0808 A170     		strb	r1, [r4, #2]
1103:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4043              		.loc 3 1103 21 is_stmt 1 view .LVU1201
1103:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4044              		.loc 3 1103 49 is_stmt 0 view .LVU1202
 4045 080a E170     		strb	r1, [r4, #3]
1104:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BROADCAST_PARA;
 4046              		.loc 3 1104 21 is_stmt 1 view .LVU1203
1104:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BROADCAST_PARA;
 4047              		.loc 3 1104 48 is_stmt 0 view .LVU1204
 4048 080c 2371     		strb	r3, [r4, #4]
1105:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 4049              		.loc 3 1105 21 is_stmt 1 view .LVU1205
1105:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 4050              		.loc 3 1105 48 is_stmt 0 view .LVU1206
 4051 080e 0D23     		movs	r3, #13
 4052 0810 6371     		strb	r3, [r4, #5]
1106:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4053              		.loc 3 1106 21 is_stmt 1 view .LVU1207
1106:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4054              		.loc 3 1106 47 is_stmt 0 view .LVU1208
 4055 0812 0223     		movs	r3, #2
 4056 0814 A371     		strb	r3, [r4, #6]
1107:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_ble_boardcost_time;
 4057              		.loc 3 1107 21 is_stmt 1 view .LVU1209
1107:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_ble_boardcost_time;
 4058              		.loc 3 1107 49 is_stmt 0 view .LVU1210
 4059 0816 E171     		strb	r1, [r4, #7]
1108:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_ble_transmit_power;
 4060              		.loc 3 1108 21 is_stmt 1 view .LVU1211
1108:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_ble_transmit_power;
 4061              		.loc 3 1108 49 is_stmt 0 view .LVU1212
 4062 0818 544B     		ldr	r3, .L224+44
 4063 081a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4064 081c 2372     		strb	r3, [r4, #8]
1109:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4065              		.loc 3 1109 21 is_stmt 1 view .LVU1213
1109:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4066              		.loc 3 1109 48 is_stmt 0 view .LVU1214
 4067 081e 544B     		ldr	r3, .L224+48
 4068 0820 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 4069 0822 6372     		strb	r3, [r4, #9]
1110:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
 4070              		.loc 3 1110 21 is_stmt 1 view .LVU1215
 4071 0824 464D     		ldr	r5, .L224
 4072 0826 4022     		movs	r2, #64
 4073 0828 2846     		mov	r0, r5
 4074 082a FFF7FEFF 		bl	memset
 4075              	.LVL325:
1111:Src/ble_e95.c ****                     printf("GET_BROADCAST_PARA!\r\n");
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 172


 4076              		.loc 3 1111 21 view .LVU1216
 4077 082e 2A46     		mov	r2, r5
 4078 0830 0A21     		movs	r1, #10
 4079 0832 2046     		mov	r0, r4
 4080 0834 FFF7FEFF 		bl	uart1_response_computer
 4081              	.LVL326:
1112:Src/ble_e95.c ****                     break;
 4082              		.loc 3 1112 21 view .LVU1217
 4083 0838 5048     		ldr	r0, .L224+60
 4084 083a FFF7FEFF 		bl	puts
 4085              	.LVL327:
1113:Src/ble_e95.c ****                 }
 4086              		.loc 3 1113 21 view .LVU1218
 4087 083e ADE2     		b	.L138
 4088              	.L154:
1117:Src/ble_e95.c ****                     //__set_FAULTMASK(1);
 4089              		.loc 3 1117 21 view .LVU1219
 4090 0840 3620     		movs	r0, #54
 4091 0842 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 4092              	.LVL328:
1119:Src/ble_e95.c ****                     {
 4093              		.loc 3 1119 21 view .LVU1220
 4094              	.LBB42:
1119:Src/ble_e95.c ****                     {
 4095              		.loc 3 1119 25 view .LVU1221
 4096              	.L179:
1119:Src/ble_e95.c ****                     {
 4097              		.loc 3 1119 40 discriminator 1 view .LVU1222
1119:Src/ble_e95.c ****                     {
 4098              		.loc 3 1119 21 is_stmt 0 discriminator 1 view .LVU1223
 4099 0846 072C     		cmp	r4, #7
 4100 0848 12D8     		bhi	.L181
1121:Src/ble_e95.c ****                         read_dht22_RH();    
 4101              		.loc 3 1121 25 is_stmt 1 view .LVU1224
 4102 084a 2146     		mov	r1, r4
 4103 084c 4C48     		ldr	r0, .L224+64
 4104 084e FFF7FEFF 		bl	printf
 4105              	.LVL329:
1122:Src/ble_e95.c ****                         if(g_read_dht22_flag)   
 4106              		.loc 3 1122 25 view .LVU1225
 4107 0852 FFF7FEFF 		bl	read_dht22_RH
 4108              	.LVL330:
1123:Src/ble_e95.c ****                         {
 4109              		.loc 3 1123 25 view .LVU1226
1123:Src/ble_e95.c ****                         {
 4110              		.loc 3 1123 28 is_stmt 0 view .LVU1227
 4111 0856 4B4B     		ldr	r3, .L224+68
 4112 0858 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1123:Src/ble_e95.c ****                         {
 4113              		.loc 3 1123 27 view .LVU1228
 4114 085a 33B9     		cbnz	r3, .L213
1128:Src/ble_e95.c ****                     }
 4115              		.loc 3 1128 25 is_stmt 1 discriminator 2 view .LVU1229
 4116 085c 4FF4C870 		mov	r0, #400
 4117 0860 FFF7FEFF 		bl	HAL_Delay
 4118              	.LVL331:
1119:Src/ble_e95.c ****                     {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 173


 4119              		.loc 3 1119 47 discriminator 2 view .LVU1230
1119:Src/ble_e95.c ****                     {
 4120              		.loc 3 1119 48 is_stmt 0 discriminator 2 view .LVU1231
 4121 0864 0134     		adds	r4, r4, #1
 4122              	.LVL332:
1119:Src/ble_e95.c ****                     {
 4123              		.loc 3 1119 48 discriminator 2 view .LVU1232
 4124 0866 E4B2     		uxtb	r4, r4
 4125              	.LVL333:
1119:Src/ble_e95.c ****                     {
 4126              		.loc 3 1119 48 discriminator 2 view .LVU1233
 4127 0868 EDE7     		b	.L179
 4128              	.L213:
1125:Src/ble_e95.c ****                             break;
 4129              		.loc 3 1125 29 is_stmt 1 view .LVU1234
1125:Src/ble_e95.c ****                             break;
 4130              		.loc 3 1125 47 is_stmt 0 view .LVU1235
 4131 086a 464B     		ldr	r3, .L224+68
 4132 086c 0022     		movs	r2, #0
 4133 086e 1A70     		strb	r2, [r3]
1126:Src/ble_e95.c ****                         }  
 4134              		.loc 3 1126 29 is_stmt 1 view .LVU1236
 4135              	.L181:
 4136              	.LBE42:
1131:Src/ble_e95.c **** 
 4137              		.loc 3 1131 21 view .LVU1237
 4138 0870 3620     		movs	r0, #54
 4139 0872 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 4140              	.LVL334:
1133:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4141              		.loc 3 1133 21 view .LVU1238
1133:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4142              		.loc 3 1133 48 is_stmt 0 view .LVU1239
 4143 0876 364C     		ldr	r4, .L224+16
 4144              	.LVL335:
1133:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4145              		.loc 3 1133 48 view .LVU1240
 4146 0878 0123     		movs	r3, #1
 4147 087a 2370     		strb	r3, [r4]
1134:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4148              		.loc 3 1134 21 is_stmt 1 view .LVU1241
1134:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4149              		.loc 3 1134 66 is_stmt 0 view .LVU1242
 4150 087c 354A     		ldr	r2, .L224+20
 4151 087e 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1134:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4152              		.loc 3 1134 47 view .LVU1243
 4153 0880 6270     		strb	r2, [r4, #1]
1135:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4154              		.loc 3 1135 21 is_stmt 1 view .LVU1244
1135:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4155              		.loc 3 1135 47 is_stmt 0 view .LVU1245
 4156 0882 0025     		movs	r5, #0
 4157 0884 A570     		strb	r5, [r4, #2]
1136:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4158              		.loc 3 1136 21 is_stmt 1 view .LVU1246
1136:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 174


 4159              		.loc 3 1136 49 is_stmt 0 view .LVU1247
 4160 0886 E570     		strb	r5, [r4, #3]
1137:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_TEMP;
 4161              		.loc 3 1137 21 is_stmt 1 view .LVU1248
1137:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_TEMP;
 4162              		.loc 3 1137 48 is_stmt 0 view .LVU1249
 4163 0888 2371     		strb	r3, [r4, #4]
1138:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 4164              		.loc 3 1138 21 is_stmt 1 view .LVU1250
1138:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 4165              		.loc 3 1138 48 is_stmt 0 view .LVU1251
 4166 088a 0E23     		movs	r3, #14
 4167 088c 6371     		strb	r3, [r4, #5]
1139:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4168              		.loc 3 1139 21 is_stmt 1 view .LVU1252
1139:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4169              		.loc 3 1139 47 is_stmt 0 view .LVU1253
 4170 088e 0223     		movs	r3, #2
 4171 0890 A371     		strb	r3, [r4, #6]
1140:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_temp%256;     /*10
 4172              		.loc 3 1140 21 is_stmt 1 view .LVU1254
1140:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_temp%256;     /*10
 4173              		.loc 3 1140 49 is_stmt 0 view .LVU1255
 4174 0892 E571     		strb	r5, [r4, #7]
1141:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_temp/256;
 4175              		.loc 3 1141 21 is_stmt 1 view .LVU1256
1141:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_temp/256;
 4176              		.loc 3 1141 49 is_stmt 0 view .LVU1257
 4177 0894 3C4E     		ldr	r6, .L224+72
 4178 0896 3388     		ldrh	r3, [r6]
 4179 0898 2372     		strb	r3, [r4, #8]
1142:Src/ble_e95.c ****                     HAL_Delay(10);
 4180              		.loc 3 1142 21 is_stmt 1 view .LVU1258
1142:Src/ble_e95.c ****                     HAL_Delay(10);
 4181              		.loc 3 1142 48 is_stmt 0 view .LVU1259
 4182 089a 1B0A     		lsrs	r3, r3, #8
 4183 089c 6372     		strb	r3, [r4, #9]
1143:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4184              		.loc 3 1143 21 is_stmt 1 view .LVU1260
 4185 089e 0A20     		movs	r0, #10
 4186 08a0 FFF7FEFF 		bl	HAL_Delay
 4187              	.LVL336:
1144:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
 4188              		.loc 3 1144 21 view .LVU1261
 4189 08a4 264F     		ldr	r7, .L224
 4190 08a6 4022     		movs	r2, #64
 4191 08a8 2946     		mov	r1, r5
 4192 08aa 3846     		mov	r0, r7
 4193 08ac FFF7FEFF 		bl	memset
 4194              	.LVL337:
1145:Src/ble_e95.c ****                     printf("GET_TEMP:%04x!\r\n", g_temp);
 4195              		.loc 3 1145 21 view .LVU1262
 4196 08b0 3A46     		mov	r2, r7
 4197 08b2 0A21     		movs	r1, #10
 4198 08b4 2046     		mov	r0, r4
 4199 08b6 FFF7FEFF 		bl	uart1_response_computer
 4200              	.LVL338:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 175


1146:Src/ble_e95.c ****                     break;
 4201              		.loc 3 1146 21 view .LVU1263
 4202 08ba 3188     		ldrh	r1, [r6]
 4203 08bc 3348     		ldr	r0, .L224+76
 4204 08be FFF7FEFF 		bl	printf
 4205              	.LVL339:
1147:Src/ble_e95.c ****                 }
 4206              		.loc 3 1147 21 view .LVU1264
 4207 08c2 6BE2     		b	.L138
 4208              	.L153:
1151:Src/ble_e95.c ****                     //__set_FAULTMASK(1);
 4209              		.loc 3 1151 21 view .LVU1265
 4210 08c4 3620     		movs	r0, #54
 4211 08c6 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 4212              	.LVL340:
1153:Src/ble_e95.c ****                     {
 4213              		.loc 3 1153 21 view .LVU1266
 4214              	.LBB43:
1153:Src/ble_e95.c ****                     {
 4215              		.loc 3 1153 25 view .LVU1267
 4216              	.L183:
1153:Src/ble_e95.c ****                     {
 4217              		.loc 3 1153 40 discriminator 1 view .LVU1268
1153:Src/ble_e95.c ****                     {
 4218              		.loc 3 1153 21 is_stmt 0 discriminator 1 view .LVU1269
 4219 08ca 072D     		cmp	r5, #7
 4220 08cc 12D8     		bhi	.L185
1155:Src/ble_e95.c ****                         read_dht22_RH();    
 4221              		.loc 3 1155 25 is_stmt 1 view .LVU1270
 4222 08ce 2946     		mov	r1, r5
 4223 08d0 2B48     		ldr	r0, .L224+64
 4224 08d2 FFF7FEFF 		bl	printf
 4225              	.LVL341:
1156:Src/ble_e95.c ****                         if(g_read_dht22_flag)   
 4226              		.loc 3 1156 25 view .LVU1271
 4227 08d6 FFF7FEFF 		bl	read_dht22_RH
 4228              	.LVL342:
1157:Src/ble_e95.c ****                         {
 4229              		.loc 3 1157 25 view .LVU1272
1157:Src/ble_e95.c ****                         {
 4230              		.loc 3 1157 28 is_stmt 0 view .LVU1273
 4231 08da 2A4B     		ldr	r3, .L224+68
 4232 08dc 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1157:Src/ble_e95.c ****                         {
 4233              		.loc 3 1157 27 view .LVU1274
 4234 08de 33B9     		cbnz	r3, .L214
1162:Src/ble_e95.c ****                     }
 4235              		.loc 3 1162 25 is_stmt 1 discriminator 2 view .LVU1275
 4236 08e0 4FF4C870 		mov	r0, #400
 4237 08e4 FFF7FEFF 		bl	HAL_Delay
 4238              	.LVL343:
1153:Src/ble_e95.c ****                     {
 4239              		.loc 3 1153 47 discriminator 2 view .LVU1276
1153:Src/ble_e95.c ****                     {
 4240              		.loc 3 1153 48 is_stmt 0 discriminator 2 view .LVU1277
 4241 08e8 0135     		adds	r5, r5, #1
 4242              	.LVL344:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 176


1153:Src/ble_e95.c ****                     {
 4243              		.loc 3 1153 48 discriminator 2 view .LVU1278
 4244 08ea EDB2     		uxtb	r5, r5
 4245              	.LVL345:
1153:Src/ble_e95.c ****                     {
 4246              		.loc 3 1153 48 discriminator 2 view .LVU1279
 4247 08ec EDE7     		b	.L183
 4248              	.L214:
1159:Src/ble_e95.c ****                             break;
 4249              		.loc 3 1159 29 is_stmt 1 view .LVU1280
1159:Src/ble_e95.c ****                             break;
 4250              		.loc 3 1159 47 is_stmt 0 view .LVU1281
 4251 08ee 254B     		ldr	r3, .L224+68
 4252 08f0 0022     		movs	r2, #0
 4253 08f2 1A70     		strb	r2, [r3]
1160:Src/ble_e95.c ****                         }  
 4254              		.loc 3 1160 29 is_stmt 1 view .LVU1282
 4255              	.L185:
 4256              	.LBE43:
1165:Src/ble_e95.c **** 
 4257              		.loc 3 1165 21 view .LVU1283
 4258 08f4 3620     		movs	r0, #54
 4259 08f6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 4260              	.LVL346:
1168:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4261              		.loc 3 1168 21 view .LVU1284
1168:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4262              		.loc 3 1168 48 is_stmt 0 view .LVU1285
 4263 08fa 154C     		ldr	r4, .L224+16
 4264 08fc 0123     		movs	r3, #1
 4265 08fe 2370     		strb	r3, [r4]
1169:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4266              		.loc 3 1169 21 is_stmt 1 view .LVU1286
1169:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4267              		.loc 3 1169 66 is_stmt 0 view .LVU1287
 4268 0900 144A     		ldr	r2, .L224+20
 4269 0902 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1169:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4270              		.loc 3 1169 47 view .LVU1288
 4271 0904 6270     		strb	r2, [r4, #1]
1170:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4272              		.loc 3 1170 21 is_stmt 1 view .LVU1289
1170:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4273              		.loc 3 1170 47 is_stmt 0 view .LVU1290
 4274 0906 0021     		movs	r1, #0
 4275 0908 A170     		strb	r1, [r4, #2]
1171:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4276              		.loc 3 1171 21 is_stmt 1 view .LVU1291
1171:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4277              		.loc 3 1171 49 is_stmt 0 view .LVU1292
 4278 090a E170     		strb	r1, [r4, #3]
1172:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_HUM;
 4279              		.loc 3 1172 21 is_stmt 1 view .LVU1293
1172:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_HUM;
 4280              		.loc 3 1172 48 is_stmt 0 view .LVU1294
 4281 090c 2371     		strb	r3, [r4, #4]
1173:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 177


 4282              		.loc 3 1173 21 is_stmt 1 view .LVU1295
1173:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_TWO;
 4283              		.loc 3 1173 48 is_stmt 0 view .LVU1296
 4284 090e 0F23     		movs	r3, #15
 4285 0910 6371     		strb	r3, [r4, #5]
1174:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4286              		.loc 3 1174 21 is_stmt 1 view .LVU1297
1174:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4287              		.loc 3 1174 47 is_stmt 0 view .LVU1298
 4288 0912 0223     		movs	r3, #2
 4289 0914 A371     		strb	r3, [r4, #6]
1175:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_hump%256;     /*10*/
 4290              		.loc 3 1175 21 is_stmt 1 view .LVU1299
1175:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = g_hump%256;     /*10*/
 4291              		.loc 3 1175 49 is_stmt 0 view .LVU1300
 4292 0916 E171     		strb	r1, [r4, #7]
1176:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_hump/256;
 4293              		.loc 3 1176 21 is_stmt 1 view .LVU1301
1176:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_hump/256;
 4294              		.loc 3 1176 49 is_stmt 0 view .LVU1302
 4295 0918 1D4D     		ldr	r5, .L224+80
 4296              	.LVL347:
1176:Src/ble_e95.c ****                     ar_response_buffer[V_NINE] = g_hump/256;
 4297              		.loc 3 1176 49 view .LVU1303
 4298 091a 2B88     		ldrh	r3, [r5]
 4299 091c 2372     		strb	r3, [r4, #8]
1177:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4300              		.loc 3 1177 21 is_stmt 1 view .LVU1304
1177:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4301              		.loc 3 1177 48 is_stmt 0 view .LVU1305
 4302 091e 1B0A     		lsrs	r3, r3, #8
 4303 0920 6372     		strb	r3, [r4, #9]
1178:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_TEN, ar_ble_decrypt_buf);
 4304              		.loc 3 1178 21 is_stmt 1 view .LVU1306
 4305 0922 074E     		ldr	r6, .L224
 4306 0924 4022     		movs	r2, #64
 4307 0926 3046     		mov	r0, r6
 4308 0928 FFF7FEFF 		bl	memset
 4309              	.LVL348:
1179:Src/ble_e95.c ****                     printf("GET_HUM:%04x\r\n", g_hump);
 4310              		.loc 3 1179 21 view .LVU1307
 4311 092c 3246     		mov	r2, r6
 4312 092e 0A21     		movs	r1, #10
 4313 0930 2046     		mov	r0, r4
 4314 0932 FFF7FEFF 		bl	uart1_response_computer
 4315              	.LVL349:
1180:Src/ble_e95.c ****                     break;
 4316              		.loc 3 1180 21 view .LVU1308
 4317 0936 2988     		ldrh	r1, [r5]
 4318 0938 1648     		ldr	r0, .L224+84
 4319 093a FFF7FEFF 		bl	printf
 4320              	.LVL350:
1181:Src/ble_e95.c ****                 }
 4321              		.loc 3 1181 21 view .LVU1309
 4322 093e 2DE2     		b	.L138
 4323              	.L225:
 4324              		.align	2
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 178


 4325              	.L224:
 4326 0940 00000000 		.word	.LANCHOR21
 4327 0944 00000000 		.word	.LC14
 4328 0948 9C010000 		.word	.LC71
 4329 094c 00000000 		.word	set_rtc_date_time
 4330 0950 00000000 		.word	.LANCHOR29
 4331 0954 00000000 		.word	.LANCHOR11
 4332 0958 B0010000 		.word	.LC72
 4333 095c 00000000 		.word	get_rtc_date_time
 4334 0960 C0010000 		.word	.LC73
 4335 0964 00000000 		.word	.LANCHOR31
 4336 0968 D0010000 		.word	.LC74
 4337 096c 00000000 		.word	.LANCHOR4
 4338 0970 00000000 		.word	.LANCHOR6
 4339 0974 E8010000 		.word	.LC75
 4340 0978 00180048 		.word	1207965696
 4341 097c 00020000 		.word	.LC76
 4342 0980 18020000 		.word	.LC77
 4343 0984 00000000 		.word	.LANCHOR32
 4344 0988 00000000 		.word	g_temp
 4345 098c 2C020000 		.word	.LC78
 4346 0990 00000000 		.word	g_hump
 4347 0994 40020000 		.word	.LC79
 4348              	.L152:
1185:Src/ble_e95.c ****                     if((m_sn_info_len <= SN_DATA_LEN) && (m_sn_info_len != L_ZERO))
 4349              		.loc 3 1185 21 view .LVU1310
1185:Src/ble_e95.c ****                     if((m_sn_info_len <= SN_DATA_LEN) && (m_sn_info_len != L_ZERO))
 4350              		.loc 3 1185 56 is_stmt 0 view .LVU1311
 4351 0998 BB4B     		ldr	r3, .L226
 4352 099a 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
1185:Src/ble_e95.c ****                     if((m_sn_info_len <= SN_DATA_LEN) && (m_sn_info_len != L_ZERO))
 4353              		.loc 3 1185 97 view .LVU1312
 4354 099c 1E79     		ldrb	r6, [r3, #4]	@ zero_extendqisi2
1185:Src/ble_e95.c ****                     if((m_sn_info_len <= SN_DATA_LEN) && (m_sn_info_len != L_ZERO))
 4355              		.loc 3 1185 35 view .LVU1313
 4356 099e 06EB0226 		add	r6, r6, r2, lsl #8
 4357 09a2 B6B2     		uxth	r6, r6
 4358              	.LVL351:
1186:Src/ble_e95.c ****                     {
 4359              		.loc 3 1186 21 is_stmt 1 view .LVU1314
1186:Src/ble_e95.c ****                     {
 4360              		.loc 3 1186 55 is_stmt 0 view .LVU1315
 4361 09a4 731E     		subs	r3, r6, #1
 4362 09a6 9BB2     		uxth	r3, r3
1186:Src/ble_e95.c ****                     {
 4363              		.loc 3 1186 23 view .LVU1316
 4364 09a8 232B     		cmp	r3, #35
 4365 09aa 1FD9     		bls	.L215
1211:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = INFO_LEN_ERR/256;
 4366              		.loc 3 1211 25 is_stmt 1 view .LVU1317
1211:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = INFO_LEN_ERR/256;
 4367              		.loc 3 1211 51 is_stmt 0 view .LVU1318
 4368 09ac B74B     		ldr	r3, .L226+4
 4369 09ae F622     		movs	r2, #246
 4370 09b0 9A70     		strb	r2, [r3, #2]
1212:Src/ble_e95.c ****                     }
 4371              		.loc 3 1212 25 is_stmt 1 view .LVU1319
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 179


1212:Src/ble_e95.c ****                     }
 4372              		.loc 3 1212 53 is_stmt 0 view .LVU1320
 4373 09b2 0022     		movs	r2, #0
 4374 09b4 DA70     		strb	r2, [r3, #3]
 4375              	.L192:
1214:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4376              		.loc 3 1214 21 is_stmt 1 view .LVU1321
1214:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4377              		.loc 3 1214 48 is_stmt 0 view .LVU1322
 4378 09b6 B54C     		ldr	r4, .L226+4
 4379 09b8 0123     		movs	r3, #1
 4380 09ba 2370     		strb	r3, [r4]
1215:Src/ble_e95.c **** 
 4381              		.loc 3 1215 21 is_stmt 1 view .LVU1323
1215:Src/ble_e95.c **** 
 4382              		.loc 3 1215 66 is_stmt 0 view .LVU1324
 4383 09bc B44A     		ldr	r2, .L226+8
 4384 09be 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1215:Src/ble_e95.c **** 
 4385              		.loc 3 1215 47 view .LVU1325
 4386 09c0 6270     		strb	r2, [r4, #1]
1217:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_SN;
 4387              		.loc 3 1217 21 is_stmt 1 view .LVU1326
1217:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_SN;
 4388              		.loc 3 1217 48 is_stmt 0 view .LVU1327
 4389 09c2 2371     		strb	r3, [r4, #4]
1218:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 4390              		.loc 3 1218 21 is_stmt 1 view .LVU1328
1218:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 4391              		.loc 3 1218 48 is_stmt 0 view .LVU1329
 4392 09c4 1022     		movs	r2, #16
 4393 09c6 6271     		strb	r2, [r4, #5]
1219:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4394              		.loc 3 1219 21 is_stmt 1 view .LVU1330
1219:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4395              		.loc 3 1219 47 is_stmt 0 view .LVU1331
 4396 09c8 A371     		strb	r3, [r4, #6]
1220:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = SET_SN_SUCCESS;
 4397              		.loc 3 1220 21 is_stmt 1 view .LVU1332
1220:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = SET_SN_SUCCESS;
 4398              		.loc 3 1220 49 is_stmt 0 view .LVU1333
 4399 09ca 0021     		movs	r1, #0
 4400 09cc E171     		strb	r1, [r4, #7]
1221:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4401              		.loc 3 1221 21 is_stmt 1 view .LVU1334
1221:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4402              		.loc 3 1221 49 is_stmt 0 view .LVU1335
 4403 09ce 2172     		strb	r1, [r4, #8]
1222:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 4404              		.loc 3 1222 21 is_stmt 1 view .LVU1336
 4405 09d0 AD4D     		ldr	r5, .L226
 4406 09d2 4022     		movs	r2, #64
 4407 09d4 2846     		mov	r0, r5
 4408 09d6 FFF7FEFF 		bl	memset
 4409              	.LVL352:
1223:Src/ble_e95.c ****                     printf("SET_SN!\r\n");
 4410              		.loc 3 1223 21 view .LVU1337
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 180


 4411 09da 2A46     		mov	r2, r5
 4412 09dc 0921     		movs	r1, #9
 4413 09de 2046     		mov	r0, r4
 4414 09e0 FFF7FEFF 		bl	uart1_response_computer
 4415              	.LVL353:
1224:Src/ble_e95.c ****                     break;
 4416              		.loc 3 1224 21 view .LVU1338
 4417 09e4 AB48     		ldr	r0, .L226+12
 4418 09e6 FFF7FEFF 		bl	puts
 4419              	.LVL354:
1225:Src/ble_e95.c ****                 }
 4420              		.loc 3 1225 21 view .LVU1339
 4421 09ea D7E1     		b	.L138
 4422              	.L215:
1188:Src/ble_e95.c ****                         memcpy(ar_sn_num, &ar_ble_decrypt_buf[V_SIX], m_sn_info_len);
 4423              		.loc 3 1188 25 view .LVU1340
1188:Src/ble_e95.c ****                         memcpy(ar_sn_num, &ar_ble_decrypt_buf[V_SIX], m_sn_info_len);
 4424              		.loc 3 1188 39 is_stmt 0 view .LVU1341
 4425 09ec F7B2     		uxtb	r7, r6
 4426 09ee AA4B     		ldr	r3, .L226+16
 4427 09f0 1F70     		strb	r7, [r3]
1189:Src/ble_e95.c ****                         printf("sn=");
 4428              		.loc 3 1189 25 is_stmt 1 view .LVU1342
 4429 09f2 3246     		mov	r2, r6
 4430 09f4 A949     		ldr	r1, .L226+20
 4431 09f6 AA48     		ldr	r0, .L226+24
 4432 09f8 FFF7FEFF 		bl	memcpy
 4433              	.LVL355:
1190:Src/ble_e95.c ****                         for(uint8_t i = V_ZERO; i < g_sn_data_len; i++)
 4434              		.loc 3 1190 25 view .LVU1343
 4435 09fc A948     		ldr	r0, .L226+28
 4436 09fe FFF7FEFF 		bl	printf
 4437              	.LVL356:
1191:Src/ble_e95.c ****                         {
 4438              		.loc 3 1191 25 view .LVU1344
 4439              	.LBB44:
1191:Src/ble_e95.c ****                         {
 4440              		.loc 3 1191 29 view .LVU1345
1191:Src/ble_e95.c ****                         {
 4441              		.loc 3 1191 37 is_stmt 0 view .LVU1346
 4442 0a02 2546     		mov	r5, r4
1191:Src/ble_e95.c ****                         {
 4443              		.loc 3 1191 25 view .LVU1347
 4444 0a04 05E0     		b	.L188
 4445              	.LVL357:
 4446              	.L189:
1193:Src/ble_e95.c ****                         }
 4447              		.loc 3 1193 29 is_stmt 1 discriminator 3 view .LVU1348
 4448 0a06 A64B     		ldr	r3, .L226+24
 4449 0a08 585D     		ldrb	r0, [r3, r5]	@ zero_extendqisi2
 4450 0a0a FFF7FEFF 		bl	putchar
 4451              	.LVL358:
1191:Src/ble_e95.c ****                         {
 4452              		.loc 3 1191 68 discriminator 3 view .LVU1349
1191:Src/ble_e95.c ****                         {
 4453              		.loc 3 1191 69 is_stmt 0 discriminator 3 view .LVU1350
 4454 0a0e 0135     		adds	r5, r5, #1
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 181


 4455              	.LVL359:
1191:Src/ble_e95.c ****                         {
 4456              		.loc 3 1191 69 discriminator 3 view .LVU1351
 4457 0a10 EDB2     		uxtb	r5, r5
 4458              	.LVL360:
 4459              	.L188:
1191:Src/ble_e95.c ****                         {
 4460              		.loc 3 1191 49 is_stmt 1 discriminator 1 view .LVU1352
1191:Src/ble_e95.c ****                         {
 4461              		.loc 3 1191 51 is_stmt 0 discriminator 1 view .LVU1353
 4462 0a12 A14B     		ldr	r3, .L226+16
 4463 0a14 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
1191:Src/ble_e95.c ****                         {
 4464              		.loc 3 1191 25 discriminator 1 view .LVU1354
 4465 0a16 AB42     		cmp	r3, r5
 4466 0a18 F5D8     		bhi	.L189
 4467              	.LBE44:
1195:Src/ble_e95.c ****                         memcpy(&ar_sn_buf[V_TWO], &ar_ble_decrypt_buf[V_SIX], m_sn_info_len);
 4468              		.loc 3 1195 25 is_stmt 1 view .LVU1355
 4469 0a1a A348     		ldr	r0, .L226+32
 4470 0a1c FFF7FEFF 		bl	puts
 4471              	.LVL361:
1196:Src/ble_e95.c ****                         ar_sn_buf[V_ZERO] = FLASH_WRITE_FLAG;    /*flash
 4472              		.loc 3 1196 25 view .LVU1356
 4473 0a20 DFF88882 		ldr	r8, .L226+36
 4474 0a24 3246     		mov	r2, r6
 4475 0a26 9D49     		ldr	r1, .L226+20
 4476 0a28 08F10200 		add	r0, r8, #2
 4477 0a2c FFF7FEFF 		bl	memcpy
 4478              	.LVL362:
1197:Src/ble_e95.c ****                         ar_sn_buf[V_ONE] = m_sn_info_len;
 4479              		.loc 3 1197 25 view .LVU1357
1197:Src/ble_e95.c ****                         ar_sn_buf[V_ONE] = m_sn_info_len;
 4480              		.loc 3 1197 43 is_stmt 0 view .LVU1358
 4481 0a30 5523     		movs	r3, #85
 4482 0a32 88F80030 		strb	r3, [r8]
1198:Src/ble_e95.c ****                         ar_sn_buf[m_sn_info_len + V_TWO] = xor_check(ar_sn_buf, m_sn_info_len+L_TWO
 4483              		.loc 3 1198 25 is_stmt 1 view .LVU1359
1198:Src/ble_e95.c ****                         ar_sn_buf[m_sn_info_len + V_TWO] = xor_check(ar_sn_buf, m_sn_info_len+L_TWO
 4484              		.loc 3 1198 42 is_stmt 0 view .LVU1360
 4485 0a36 88F80170 		strb	r7, [r8, #1]
1199:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_SN_ADDR);
 4486              		.loc 3 1199 25 is_stmt 1 view .LVU1361
1199:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_SN_ADDR);
 4487              		.loc 3 1199 49 is_stmt 0 view .LVU1362
 4488 0a3a B51C     		adds	r5, r6, #2
 4489              	.LVL363:
1199:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_SN_ADDR);
 4490              		.loc 3 1199 60 view .LVU1363
 4491 0a3c A9B2     		uxth	r1, r5
 4492 0a3e 4046     		mov	r0, r8
 4493 0a40 FFF7FEFF 		bl	xor_check
 4494              	.LVL364:
1199:Src/ble_e95.c ****                         W25Q16_SectorErase_4KByte(FLASH_SN_ADDR);
 4495              		.loc 3 1199 58 view .LVU1364
 4496 0a44 08F80500 		strb	r0, [r8, r5]
1200:Src/ble_e95.c ****                         W25Q16_PageWrite(FLASH_SN_ADDR, ar_sn_buf, m_sn_info_len+L_THREE);
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 182


 4497              		.loc 3 1200 25 is_stmt 1 view .LVU1365
 4498 0a48 4FF44050 		mov	r0, #12288
 4499 0a4c FFF7FEFF 		bl	W25Q16_SectorErase_4KByte
 4500              	.LVL365:
1201:Src/ble_e95.c ****                         for(uint8_t i = V_ZERO; i < (m_sn_info_len+L_THREE); i++)
 4501              		.loc 3 1201 25 view .LVU1366
 4502 0a50 F21C     		adds	r2, r6, #3
 4503 0a52 92B2     		uxth	r2, r2
 4504 0a54 4146     		mov	r1, r8
 4505 0a56 4FF44050 		mov	r0, #12288
 4506 0a5a FFF7FEFF 		bl	W25Q16_PageWrite
 4507              	.LVL366:
1202:Src/ble_e95.c ****                         {
 4508              		.loc 3 1202 25 view .LVU1367
 4509              	.LBB45:
1202:Src/ble_e95.c ****                         {
 4510              		.loc 3 1202 29 view .LVU1368
1202:Src/ble_e95.c ****                         {
 4511              		.loc 3 1202 25 is_stmt 0 view .LVU1369
 4512 0a5e 06E0     		b	.L190
 4513              	.LVL367:
 4514              	.L191:
1204:Src/ble_e95.c ****                         }
 4515              		.loc 3 1204 29 is_stmt 1 discriminator 3 view .LVU1370
 4516 0a60 924B     		ldr	r3, .L226+36
 4517 0a62 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 4518 0a64 9248     		ldr	r0, .L226+40
 4519 0a66 FFF7FEFF 		bl	printf
 4520              	.LVL368:
1202:Src/ble_e95.c ****                         {
 4521              		.loc 3 1202 78 discriminator 3 view .LVU1371
1202:Src/ble_e95.c ****                         {
 4522              		.loc 3 1202 79 is_stmt 0 discriminator 3 view .LVU1372
 4523 0a6a 0134     		adds	r4, r4, #1
 4524              	.LVL369:
1202:Src/ble_e95.c ****                         {
 4525              		.loc 3 1202 79 discriminator 3 view .LVU1373
 4526 0a6c E4B2     		uxtb	r4, r4
 4527              	.LVL370:
 4528              	.L190:
1202:Src/ble_e95.c ****                         {
 4529              		.loc 3 1202 49 is_stmt 1 discriminator 1 view .LVU1374
1202:Src/ble_e95.c ****                         {
 4530              		.loc 3 1202 25 is_stmt 0 discriminator 1 view .LVU1375
 4531 0a6e A542     		cmp	r5, r4
 4532 0a70 F6DA     		bge	.L191
 4533              	.LBE45:
1206:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 4534              		.loc 3 1206 25 is_stmt 1 view .LVU1376
1206:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 4535              		.loc 3 1206 51 is_stmt 0 view .LVU1377
 4536 0a72 864B     		ldr	r3, .L226+4
 4537 0a74 0022     		movs	r2, #0
 4538 0a76 9A70     		strb	r2, [r3, #2]
1207:Src/ble_e95.c ****                     }
 4539              		.loc 3 1207 25 is_stmt 1 view .LVU1378
1207:Src/ble_e95.c ****                     }
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 183


 4540              		.loc 3 1207 53 is_stmt 0 view .LVU1379
 4541 0a78 DA70     		strb	r2, [r3, #3]
 4542 0a7a 9CE7     		b	.L192
 4543              	.LVL371:
 4544              	.L151:
 4545              	.LBB46:
1229:Src/ble_e95.c ****                     uint8_t m_sn_len = I_ZERO;
 4546              		.loc 3 1229 21 is_stmt 1 view .LVU1380
1230:Src/ble_e95.c ****                     W25Q16_HighSpeedBufferRead(FLASH_SN_ADDR, ar_sn_test_buf, SN_DATA_LEN+L_THREE);
 4547              		.loc 3 1230 21 view .LVU1381
1231:Src/ble_e95.c ****                     m_sn_len = ar_sn_test_buf[L_ONE];
 4548              		.loc 3 1231 21 view .LVU1382
 4549 0a7c 2722     		movs	r2, #39
 4550 0a7e 08A9     		add	r1, sp, #32
 4551 0a80 4FF44050 		mov	r0, #12288
 4552 0a84 FFF7FEFF 		bl	W25Q16_HighSpeedBufferRead
 4553              	.LVL372:
1232:Src/ble_e95.c ****                     printf("m_sn_len = %d\r\n", m_sn_len);
 4554              		.loc 3 1232 21 view .LVU1383
1232:Src/ble_e95.c ****                     printf("m_sn_len = %d\r\n", m_sn_len);
 4555              		.loc 3 1232 30 is_stmt 0 view .LVU1384
 4556 0a88 9DF82150 		ldrb	r5, [sp, #33]	@ zero_extendqisi2
 4557              	.LVL373:
1233:Src/ble_e95.c ****                     if(m_sn_len <= SN_DATA_LEN)
 4558              		.loc 3 1233 21 is_stmt 1 view .LVU1385
 4559 0a8c 2946     		mov	r1, r5
 4560 0a8e 8948     		ldr	r0, .L226+44
 4561 0a90 FFF7FEFF 		bl	printf
 4562              	.LVL374:
1234:Src/ble_e95.c ****                     {
 4563              		.loc 3 1234 21 view .LVU1386
1234:Src/ble_e95.c ****                     {
 4564              		.loc 3 1234 23 is_stmt 0 view .LVU1387
 4565 0a94 242D     		cmp	r5, #36
 4566 0a96 38D8     		bhi	.L193
1236:Src/ble_e95.c ****                         if((ar_sn_test_buf[V_ZERO] == FLASH_WRITE_FLAG) && (ar_sn_test_buf[m_sn_len
 4567              		.loc 3 1236 25 is_stmt 1 view .LVU1388
1236:Src/ble_e95.c ****                         if((ar_sn_test_buf[V_ZERO] == FLASH_WRITE_FLAG) && (ar_sn_test_buf[m_sn_len
 4568              		.loc 3 1236 39 is_stmt 0 view .LVU1389
 4569 0a98 A91C     		adds	r1, r5, #2
 4570 0a9a 08A8     		add	r0, sp, #32
 4571 0a9c FFF7FEFF 		bl	xor_check
 4572              	.LVL375:
1237:Src/ble_e95.c ****                         {
 4573              		.loc 3 1237 25 is_stmt 1 view .LVU1390
1237:Src/ble_e95.c ****                         {
 4574              		.loc 3 1237 43 is_stmt 0 view .LVU1391
 4575 0aa0 9DF82030 		ldrb	r3, [sp, #32]	@ zero_extendqisi2
1237:Src/ble_e95.c ****                         {
 4576              		.loc 3 1237 27 view .LVU1392
 4577 0aa4 552B     		cmp	r3, #85
 4578 0aa6 06D1     		bne	.L194
1237:Src/ble_e95.c ****                         {
 4579              		.loc 3 1237 100 discriminator 1 view .LVU1393
 4580 0aa8 AB1C     		adds	r3, r5, #2
1237:Src/ble_e95.c ****                         {
 4581              		.loc 3 1237 91 discriminator 1 view .LVU1394
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 184


 4582 0aaa 12AA     		add	r2, sp, #72
 4583 0aac 1344     		add	r3, r3, r2
 4584 0aae 13F8283C 		ldrb	r3, [r3, #-40]	@ zero_extendqisi2
1237:Src/ble_e95.c ****                         {
 4585              		.loc 3 1237 73 discriminator 1 view .LVU1395
 4586 0ab2 8342     		cmp	r3, r0
 4587 0ab4 22D0     		beq	.L216
 4588              	.L194:
1243:Src/ble_e95.c ****                             memset(&ar_response_buffer[V_EIGHT], ar_sn_num, m_sn_len);    /*S
 4589              		.loc 3 1243 29 is_stmt 1 view .LVU1396
 4590              	.LVL376:
1244:Src/ble_e95.c ****                         }
 4591              		.loc 3 1244 29 view .LVU1397
 4592 0ab6 0B22     		movs	r2, #11
 4593 0ab8 7949     		ldr	r1, .L226+24
 4594 0aba 7F48     		ldr	r0, .L226+48
 4595              	.LVL377:
1244:Src/ble_e95.c ****                         }
 4596              		.loc 3 1244 29 is_stmt 0 view .LVU1398
 4597 0abc FFF7FEFF 		bl	memset
 4598              	.LVL378:
1243:Src/ble_e95.c ****                             memset(&ar_response_buffer[V_EIGHT], ar_sn_num, m_sn_len);    /*S
 4599              		.loc 3 1243 38 view .LVU1399
 4600 0ac0 0B25     		movs	r5, #11
 4601              	.LVL379:
 4602              	.L195:
1254:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4603              		.loc 3 1254 21 is_stmt 1 view .LVU1400
1254:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4604              		.loc 3 1254 48 is_stmt 0 view .LVU1401
 4605 0ac2 724C     		ldr	r4, .L226+4
 4606 0ac4 0123     		movs	r3, #1
 4607 0ac6 2370     		strb	r3, [r4]
1255:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4608              		.loc 3 1255 21 is_stmt 1 view .LVU1402
1255:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4609              		.loc 3 1255 66 is_stmt 0 view .LVU1403
 4610 0ac8 714A     		ldr	r2, .L226+8
 4611 0aca 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1255:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4612              		.loc 3 1255 47 view .LVU1404
 4613 0acc 6270     		strb	r2, [r4, #1]
1256:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4614              		.loc 3 1256 21 is_stmt 1 view .LVU1405
1256:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4615              		.loc 3 1256 47 is_stmt 0 view .LVU1406
 4616 0ace 0021     		movs	r1, #0
 4617 0ad0 A170     		strb	r1, [r4, #2]
1257:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4618              		.loc 3 1257 21 is_stmt 1 view .LVU1407
1257:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4619              		.loc 3 1257 49 is_stmt 0 view .LVU1408
 4620 0ad2 E170     		strb	r1, [r4, #3]
1258:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_SN;
 4621              		.loc 3 1258 21 is_stmt 1 view .LVU1409
1258:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_SN;
 4622              		.loc 3 1258 48 is_stmt 0 view .LVU1410
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 185


 4623 0ad4 2371     		strb	r3, [r4, #4]
1259:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = m_sn_len;
 4624              		.loc 3 1259 21 is_stmt 1 view .LVU1411
1259:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = m_sn_len;
 4625              		.loc 3 1259 48 is_stmt 0 view .LVU1412
 4626 0ad6 1123     		movs	r3, #17
 4627 0ad8 6371     		strb	r3, [r4, #5]
1260:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4628              		.loc 3 1260 21 is_stmt 1 view .LVU1413
1260:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4629              		.loc 3 1260 47 is_stmt 0 view .LVU1414
 4630 0ada A571     		strb	r5, [r4, #6]
1261:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4631              		.loc 3 1261 21 is_stmt 1 view .LVU1415
1261:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4632              		.loc 3 1261 49 is_stmt 0 view .LVU1416
 4633 0adc E171     		strb	r1, [r4, #7]
1262:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, m_sn_len+L_EIGHT, ar_ble_decrypt_bu
 4634              		.loc 3 1262 21 is_stmt 1 view .LVU1417
 4635 0ade 6A4E     		ldr	r6, .L226
 4636 0ae0 4022     		movs	r2, #64
 4637 0ae2 3046     		mov	r0, r6
 4638 0ae4 FFF7FEFF 		bl	memset
 4639              	.LVL380:
1263:Src/ble_e95.c ****                     printf("GET_SN!\r\n");
 4640              		.loc 3 1263 21 view .LVU1418
 4641 0ae8 3246     		mov	r2, r6
 4642 0aea 05F10801 		add	r1, r5, #8
 4643 0aee 2046     		mov	r0, r4
 4644 0af0 FFF7FEFF 		bl	uart1_response_computer
 4645              	.LVL381:
1264:Src/ble_e95.c ****                     break;
 4646              		.loc 3 1264 21 view .LVU1419
 4647 0af4 7148     		ldr	r0, .L226+52
 4648 0af6 FFF7FEFF 		bl	puts
 4649              	.LVL382:
1265:Src/ble_e95.c ****                 }
 4650              		.loc 3 1265 21 view .LVU1420
 4651 0afa 4FE1     		b	.L138
 4652              	.LVL383:
 4653              	.L216:
1239:Src/ble_e95.c ****                         }
 4654              		.loc 3 1239 29 view .LVU1421
 4655 0afc 2A46     		mov	r2, r5
 4656 0afe 0DF12201 		add	r1, sp, #34
 4657 0b02 6D48     		ldr	r0, .L226+48
 4658              	.LVL384:
1239:Src/ble_e95.c ****                         }
 4659              		.loc 3 1239 29 is_stmt 0 view .LVU1422
 4660 0b04 FFF7FEFF 		bl	memcpy
 4661              	.LVL385:
 4662 0b08 DBE7     		b	.L195
 4663              	.LVL386:
 4664              	.L193:
1249:Src/ble_e95.c ****                         memcpy(&ar_response_buffer[V_EIGHT], ar_sn_num, m_sn_len);    /*SN
 4665              		.loc 3 1249 25 is_stmt 1 view .LVU1423
1250:Src/ble_e95.c ****                         printf("ar_sn_num = %s\r\n", ar_sn_num);
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 186


 4666              		.loc 3 1250 25 view .LVU1424
 4667 0b0a 654C     		ldr	r4, .L226+24
 4668 0b0c 6A4B     		ldr	r3, .L226+48
 4669 0b0e 94E80700 		ldm	r4, {r0, r1, r2}
 4670 0b12 03C3     		stmia	r3!, {r0, r1}
 4671 0b14 23F8022B 		strh	r2, [r3], #2	@ movhi
 4672 0b18 120C     		lsrs	r2, r2, #16
 4673 0b1a 1A70     		strb	r2, [r3]
1251:Src/ble_e95.c ****                     }
 4674              		.loc 3 1251 25 view .LVU1425
 4675 0b1c 2146     		mov	r1, r4
 4676 0b1e 6848     		ldr	r0, .L226+56
 4677 0b20 FFF7FEFF 		bl	printf
 4678              	.LVL387:
1249:Src/ble_e95.c ****                         memcpy(&ar_response_buffer[V_EIGHT], ar_sn_num, m_sn_len);    /*SN
 4679              		.loc 3 1249 34 is_stmt 0 view .LVU1426
 4680 0b24 0B25     		movs	r5, #11
 4681 0b26 CCE7     		b	.L195
 4682              	.LVL388:
 4683              	.L150:
1249:Src/ble_e95.c ****                         memcpy(&ar_response_buffer[V_EIGHT], ar_sn_num, m_sn_len);    /*SN
 4684              		.loc 3 1249 34 view .LVU1427
 4685              	.LBE46:
1269:Src/ble_e95.c ****                     HAL_Delay(5);
 4686              		.loc 3 1269 21 is_stmt 1 view .LVU1428
 4687 0b28 664C     		ldr	r4, .L226+60
 4688 0b2a 0122     		movs	r2, #1
 4689 0b2c 4FF40071 		mov	r1, #512
 4690 0b30 2046     		mov	r0, r4
 4691 0b32 FFF7FEFF 		bl	HAL_GPIO_WritePin
 4692              	.LVL389:
1270:Src/ble_e95.c ****                     get_adc3_value();
 4693              		.loc 3 1270 21 view .LVU1429
 4694 0b36 0520     		movs	r0, #5
 4695 0b38 FFF7FEFF 		bl	HAL_Delay
 4696              	.LVL390:
1271:Src/ble_e95.c ****                     printf("coin voltage = %d\r\n",ar_get_voltage_value[V_ONE]);
 4697              		.loc 3 1271 21 view .LVU1430
 4698 0b3c FFF7FEFF 		bl	get_adc3_value
 4699              	.LVL391:
1272:Src/ble_e95.c ****                     BAT_VOLTAGE_COM_DIS;
 4700              		.loc 3 1272 21 view .LVU1431
1272:Src/ble_e95.c ****                     BAT_VOLTAGE_COM_DIS;
 4701              		.loc 3 1272 72 is_stmt 0 view .LVU1432
 4702 0b40 614D     		ldr	r5, .L226+64
1272:Src/ble_e95.c ****                     BAT_VOLTAGE_COM_DIS;
 4703              		.loc 3 1272 21 view .LVU1433
 4704 0b42 6988     		ldrh	r1, [r5, #2]
 4705 0b44 6148     		ldr	r0, .L226+68
 4706 0b46 FFF7FEFF 		bl	printf
 4707              	.LVL392:
1273:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 4708              		.loc 3 1273 21 is_stmt 1 view .LVU1434
 4709 0b4a 0022     		movs	r2, #0
 4710 0b4c 4FF40071 		mov	r1, #512
 4711 0b50 2046     		mov	r0, r4
 4712 0b52 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 187


 4713              	.LVL393:
1274:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4714              		.loc 3 1274 21 view .LVU1435
1274:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4715              		.loc 3 1274 48 is_stmt 0 view .LVU1436
 4716 0b56 4D4C     		ldr	r4, .L226+4
 4717 0b58 0123     		movs	r3, #1
 4718 0b5a 2370     		strb	r3, [r4]
1275:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4719              		.loc 3 1275 21 is_stmt 1 view .LVU1437
1275:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4720              		.loc 3 1275 66 is_stmt 0 view .LVU1438
 4721 0b5c 4C4A     		ldr	r2, .L226+8
 4722 0b5e 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1275:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4723              		.loc 3 1275 47 view .LVU1439
 4724 0b60 6270     		strb	r2, [r4, #1]
1276:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4725              		.loc 3 1276 21 is_stmt 1 view .LVU1440
1276:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4726              		.loc 3 1276 47 is_stmt 0 view .LVU1441
 4727 0b62 0021     		movs	r1, #0
 4728 0b64 A170     		strb	r1, [r4, #2]
1277:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4729              		.loc 3 1277 21 is_stmt 1 view .LVU1442
1277:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4730              		.loc 3 1277 49 is_stmt 0 view .LVU1443
 4731 0b66 E170     		strb	r1, [r4, #3]
1278:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BUTTON_BAT;
 4732              		.loc 3 1278 21 is_stmt 1 view .LVU1444
1278:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = GET_BUTTON_BAT;
 4733              		.loc 3 1278 48 is_stmt 0 view .LVU1445
 4734 0b68 2371     		strb	r3, [r4, #4]
1279:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 4735              		.loc 3 1279 21 is_stmt 1 view .LVU1446
1279:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_ONE;
 4736              		.loc 3 1279 48 is_stmt 0 view .LVU1447
 4737 0b6a 1222     		movs	r2, #18
 4738 0b6c 6271     		strb	r2, [r4, #5]
1280:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4739              		.loc 3 1280 21 is_stmt 1 view .LVU1448
1280:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4740              		.loc 3 1280 47 is_stmt 0 view .LVU1449
 4741 0b6e A371     		strb	r3, [r4, #6]
1281:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = ar_get_voltage_value[V_ONE];
 4742              		.loc 3 1281 21 is_stmt 1 view .LVU1450
1281:Src/ble_e95.c ****                     ar_response_buffer[V_EIGHT] = ar_get_voltage_value[V_ONE];
 4743              		.loc 3 1281 49 is_stmt 0 view .LVU1451
 4744 0b70 E171     		strb	r1, [r4, #7]
1282:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4745              		.loc 3 1282 21 is_stmt 1 view .LVU1452
1282:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4746              		.loc 3 1282 71 is_stmt 0 view .LVU1453
 4747 0b72 6B88     		ldrh	r3, [r5, #2]
1282:Src/ble_e95.c ****                     memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 4748              		.loc 3 1282 49 view .LVU1454
 4749 0b74 2372     		strb	r3, [r4, #8]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 188


1283:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_NINE, ar_ble_decrypt_buf);
 4750              		.loc 3 1283 21 is_stmt 1 view .LVU1455
 4751 0b76 444D     		ldr	r5, .L226
 4752 0b78 4022     		movs	r2, #64
 4753 0b7a 2846     		mov	r0, r5
 4754 0b7c FFF7FEFF 		bl	memset
 4755              	.LVL394:
1284:Src/ble_e95.c ****                     printf("GET_BUTTON_BAT!\r\n");
 4756              		.loc 3 1284 21 view .LVU1456
 4757 0b80 2A46     		mov	r2, r5
 4758 0b82 0921     		movs	r1, #9
 4759 0b84 2046     		mov	r0, r4
 4760 0b86 FFF7FEFF 		bl	uart1_response_computer
 4761              	.LVL395:
1285:Src/ble_e95.c ****                     break;
 4762              		.loc 3 1285 21 view .LVU1457
 4763 0b8a 5148     		ldr	r0, .L226+72
 4764 0b8c FFF7FEFF 		bl	puts
 4765              	.LVL396:
1286:Src/ble_e95.c ****                 }
 4766              		.loc 3 1286 21 view .LVU1458
 4767 0b90 04E1     		b	.L138
 4768              	.L149:
1290:Src/ble_e95.c ****                     g_start_http_flag = V_ONE;
 4769              		.loc 3 1290 21 view .LVU1459
1290:Src/ble_e95.c ****                     g_start_http_flag = V_ONE;
 4770              		.loc 3 1290 38 is_stmt 0 view .LVU1460
 4771 0b92 0123     		movs	r3, #1
 4772 0b94 4F4A     		ldr	r2, .L226+76
 4773 0b96 1370     		strb	r3, [r2]
1291:Src/ble_e95.c ****                     printf("IOT_TEST!\r\n");
 4774              		.loc 3 1291 21 is_stmt 1 view .LVU1461
1291:Src/ble_e95.c ****                     printf("IOT_TEST!\r\n");
 4775              		.loc 3 1291 39 is_stmt 0 view .LVU1462
 4776 0b98 4F4A     		ldr	r2, .L226+80
 4777 0b9a 1370     		strb	r3, [r2]
1292:Src/ble_e95.c ****                     break;
 4778              		.loc 3 1292 21 is_stmt 1 view .LVU1463
 4779 0b9c 4F48     		ldr	r0, .L226+84
 4780 0b9e FFF7FEFF 		bl	puts
 4781              	.LVL397:
1293:Src/ble_e95.c ****                 }
 4782              		.loc 3 1293 21 view .LVU1464
 4783 0ba2 FBE0     		b	.L138
 4784              	.L148:
 4785              	.LBB47:
1297:Src/ble_e95.c ****                     uint8_t m_lis2dh_threshold = ar_ble_decrypt_buf[L_SIX];
 4786              		.loc 3 1297 21 view .LVU1465
 4787              	.LVL398:
1298:Src/ble_e95.c ****                     uint8_t m_lis2dh_query = ar_ble_decrypt_buf[L_SEVEN];
 4788              		.loc 3 1298 21 view .LVU1466
1298:Src/ble_e95.c ****                     uint8_t m_lis2dh_query = ar_ble_decrypt_buf[L_SEVEN];
 4789              		.loc 3 1298 29 is_stmt 0 view .LVU1467
 4790 0ba4 384B     		ldr	r3, .L226
 4791 0ba6 9C79     		ldrb	r4, [r3, #6]	@ zero_extendqisi2
 4792              	.LVL399:
1299:Src/ble_e95.c ****                     printf("threshold = %d\r\n", m_lis2dh_threshold);
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 189


 4793              		.loc 3 1299 21 is_stmt 1 view .LVU1468
1299:Src/ble_e95.c ****                     printf("threshold = %d\r\n", m_lis2dh_threshold);
 4794              		.loc 3 1299 29 is_stmt 0 view .LVU1469
 4795 0ba8 DD79     		ldrb	r5, [r3, #7]	@ zero_extendqisi2
 4796              	.LVL400:
1300:Src/ble_e95.c ****                     printf("m_lis2dh_query = %d\r\n", m_lis2dh_query);
 4797              		.loc 3 1300 21 is_stmt 1 view .LVU1470
 4798 0baa 2146     		mov	r1, r4
 4799 0bac 4C48     		ldr	r0, .L226+88
 4800 0bae FFF7FEFF 		bl	printf
 4801              	.LVL401:
1301:Src/ble_e95.c ****                     ar_response_buffer[V_ZERO] = BOARD_NUM;
 4802              		.loc 3 1301 21 view .LVU1471
 4803 0bb2 2946     		mov	r1, r5
 4804 0bb4 4B48     		ldr	r0, .L226+92
 4805 0bb6 FFF7FEFF 		bl	printf
 4806              	.LVL402:
1302:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4807              		.loc 3 1302 21 view .LVU1472
1302:Src/ble_e95.c ****                     ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 4808              		.loc 3 1302 48 is_stmt 0 view .LVU1473
 4809 0bba 344B     		ldr	r3, .L226+4
 4810 0bbc 0121     		movs	r1, #1
 4811 0bbe 1970     		strb	r1, [r3]
1303:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4812              		.loc 3 1303 21 is_stmt 1 view .LVU1474
1303:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4813              		.loc 3 1303 66 is_stmt 0 view .LVU1475
 4814 0bc0 334A     		ldr	r2, .L226+8
 4815 0bc2 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1303:Src/ble_e95.c ****                     ar_response_buffer[L_TWO] = V_ZERO;
 4816              		.loc 3 1303 47 view .LVU1476
 4817 0bc4 5A70     		strb	r2, [r3, #1]
1304:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4818              		.loc 3 1304 21 is_stmt 1 view .LVU1477
1304:Src/ble_e95.c ****                     ar_response_buffer[L_THREE] = V_ZERO;
 4819              		.loc 3 1304 47 is_stmt 0 view .LVU1478
 4820 0bc6 0022     		movs	r2, #0
 4821 0bc8 9A70     		strb	r2, [r3, #2]
1305:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4822              		.loc 3 1305 21 is_stmt 1 view .LVU1479
1305:Src/ble_e95.c ****                     ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 4823              		.loc 3 1305 49 is_stmt 0 view .LVU1480
 4824 0bca DA70     		strb	r2, [r3, #3]
1306:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_LIS2DH_PARA;
 4825              		.loc 3 1306 21 is_stmt 1 view .LVU1481
1306:Src/ble_e95.c ****                     ar_response_buffer[V_FIVE] = SET_LIS2DH_PARA;
 4826              		.loc 3 1306 48 is_stmt 0 view .LVU1482
 4827 0bcc 1971     		strb	r1, [r3, #4]
1307:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_EIGHT;
 4828              		.loc 3 1307 21 is_stmt 1 view .LVU1483
1307:Src/ble_e95.c ****                     ar_response_buffer[V_SIX] = L_EIGHT;
 4829              		.loc 3 1307 48 is_stmt 0 view .LVU1484
 4830 0bce 1521     		movs	r1, #21
 4831 0bd0 5971     		strb	r1, [r3, #5]
1308:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4832              		.loc 3 1308 21 is_stmt 1 view .LVU1485
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 190


1308:Src/ble_e95.c ****                     ar_response_buffer[V_SEVEN] = L_ZERO;
 4833              		.loc 3 1308 47 is_stmt 0 view .LVU1486
 4834 0bd2 0821     		movs	r1, #8
 4835 0bd4 9971     		strb	r1, [r3, #6]
1309:Src/ble_e95.c ****                     if(m_lis2dh_threshold != V_ZERO)
 4836              		.loc 3 1309 21 is_stmt 1 view .LVU1487
1309:Src/ble_e95.c ****                     if(m_lis2dh_threshold != V_ZERO)
 4837              		.loc 3 1309 49 is_stmt 0 view .LVU1488
 4838 0bd6 DA71     		strb	r2, [r3, #7]
1310:Src/ble_e95.c ****                     {
 4839              		.loc 3 1310 21 is_stmt 1 view .LVU1489
1310:Src/ble_e95.c ****                     {
 4840              		.loc 3 1310 23 is_stmt 0 view .LVU1490
 4841 0bd8 002C     		cmp	r4, #0
 4842 0bda 43D0     		beq	.L196
1312:Src/ble_e95.c ****                         if(ret == LIS2DH_SUCCESS)
 4843              		.loc 3 1312 25 is_stmt 1 view .LVU1491
1312:Src/ble_e95.c ****                         if(ret == LIS2DH_SUCCESS)
 4844              		.loc 3 1312 31 is_stmt 0 view .LVU1492
 4845 0bdc 2046     		mov	r0, r4
 4846 0bde FFF7FEFF 		bl	lis2dh_set_threshold
 4847              	.LVL403:
1313:Src/ble_e95.c ****                         {
 4848              		.loc 3 1313 25 is_stmt 1 view .LVU1493
1313:Src/ble_e95.c ****                         {
 4849              		.loc 3 1313 27 is_stmt 0 view .LVU1494
 4850 0be2 E0B9     		cbnz	r0, .L197
1315:Src/ble_e95.c ****                         }
 4851              		.loc 3 1315 29 is_stmt 1 view .LVU1495
 4852 0be4 4048     		ldr	r0, .L226+96
 4853              	.LVL404:
1315:Src/ble_e95.c ****                         }
 4854              		.loc 3 1315 29 is_stmt 0 view .LVU1496
 4855 0be6 FFF7FEFF 		bl	printf
 4856              	.LVL405:
 4857              	.L198:
1321:Src/ble_e95.c ****                         if(ret == LIS2DH_SUCCESS)
 4858              		.loc 3 1321 25 is_stmt 1 view .LVU1497
1321:Src/ble_e95.c ****                         if(ret == LIS2DH_SUCCESS)
 4859              		.loc 3 1321 31 is_stmt 0 view .LVU1498
 4860 0bea 4048     		ldr	r0, .L226+100
 4861 0bec FFF7FEFF 		bl	lis2dh_get_threshold
 4862              	.LVL406:
1322:Src/ble_e95.c ****                         {
 4863              		.loc 3 1322 25 is_stmt 1 view .LVU1499
1322:Src/ble_e95.c ****                         {
 4864              		.loc 3 1322 27 is_stmt 0 view .LVU1500
 4865 0bf0 C8B9     		cbnz	r0, .L199
1324:Src/ble_e95.c ****                         }
 4866              		.loc 3 1324 29 is_stmt 1 view .LVU1501
 4867 0bf2 3F48     		ldr	r0, .L226+104
 4868              	.LVL407:
1324:Src/ble_e95.c ****                         }
 4869              		.loc 3 1324 29 is_stmt 0 view .LVU1502
 4870 0bf4 FFF7FEFF 		bl	printf
 4871              	.LVL408:
 4872              	.L200:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 191


1330:Src/ble_e95.c ****                         if(lis2dh_config_t.value == m_lis2dh_threshold)
 4873              		.loc 3 1330 25 is_stmt 1 view .LVU1503
1330:Src/ble_e95.c ****                         if(lis2dh_config_t.value == m_lis2dh_threshold)
 4874              		.loc 3 1330 74 is_stmt 0 view .LVU1504
 4875 0bf8 3E4E     		ldr	r6, .L226+108
1330:Src/ble_e95.c ****                         if(lis2dh_config_t.value == m_lis2dh_threshold)
 4876              		.loc 3 1330 25 view .LVU1505
 4877 0bfa B178     		ldrb	r1, [r6, #2]	@ zero_extendqisi2
 4878 0bfc 3E48     		ldr	r0, .L226+112
 4879 0bfe FFF7FEFF 		bl	printf
 4880              	.LVL409:
1331:Src/ble_e95.c ****                         {
 4881              		.loc 3 1331 25 is_stmt 1 view .LVU1506
1331:Src/ble_e95.c ****                         {
 4882              		.loc 3 1331 43 is_stmt 0 view .LVU1507
 4883 0c02 B378     		ldrb	r3, [r6, #2]	@ zero_extendqisi2
1331:Src/ble_e95.c ****                         {
 4884              		.loc 3 1331 27 view .LVU1508
 4885 0c04 A342     		cmp	r3, r4
 4886 0c06 12D0     		beq	.L217
1338:Src/ble_e95.c ****                         }
 4887              		.loc 3 1338 29 is_stmt 1 view .LVU1509
1338:Src/ble_e95.c ****                         }
 4888              		.loc 3 1338 57 is_stmt 0 view .LVU1510
 4889 0c08 204B     		ldr	r3, .L226+4
 4890 0c0a 0122     		movs	r2, #1
 4891 0c0c 1A72     		strb	r2, [r3, #8]
 4892              	.L202:
1340:Src/ble_e95.c ****                         {
 4893              		.loc 3 1340 25 is_stmt 1 view .LVU1511
1340:Src/ble_e95.c ****                         {
 4894              		.loc 3 1340 27 is_stmt 0 view .LVU1512
 4895 0c0e 012D     		cmp	r5, #1
 4896 0c10 14D0     		beq	.L218
1352:Src/ble_e95.c ****                         }
 4897              		.loc 3 1352 29 is_stmt 1 view .LVU1513
 4898 0c12 1E4B     		ldr	r3, .L226+4
 4899 0c14 0022     		movs	r2, #0
 4900 0c16 C3F80920 		str	r2, [r3, #9]	@ unaligned
 4901 0c1a DA60     		str	r2, [r3, #12]	@ unaligned
 4902 0c1c 25E0     		b	.L204
 4903              	.LVL410:
 4904              	.L197:
1319:Src/ble_e95.c ****                         }
 4905              		.loc 3 1319 29 view .LVU1514
 4906 0c1e 3748     		ldr	r0, .L226+116
 4907              	.LVL411:
1319:Src/ble_e95.c ****                         }
 4908              		.loc 3 1319 29 is_stmt 0 view .LVU1515
 4909 0c20 FFF7FEFF 		bl	printf
 4910              	.LVL412:
 4911 0c24 E1E7     		b	.L198
 4912              	.LVL413:
 4913              	.L199:
1328:Src/ble_e95.c ****                         }
 4914              		.loc 3 1328 29 is_stmt 1 view .LVU1516
 4915 0c26 3648     		ldr	r0, .L226+120
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 192


 4916              	.LVL414:
1328:Src/ble_e95.c ****                         }
 4917              		.loc 3 1328 29 is_stmt 0 view .LVU1517
 4918 0c28 FFF7FEFF 		bl	printf
 4919              	.LVL415:
 4920 0c2c E4E7     		b	.L200
 4921              	.L217:
1333:Src/ble_e95.c ****                             ar_response_buffer[V_EIGHT] = LIS2DH_SUCCESS;
 4922              		.loc 3 1333 29 is_stmt 1 view .LVU1518
 4923 0c2e 2046     		mov	r0, r4
 4924 0c30 FFF7FEFF 		bl	lis2dh_config_save
 4925              	.LVL416:
1334:Src/ble_e95.c ****                         }
 4926              		.loc 3 1334 29 view .LVU1519
1334:Src/ble_e95.c ****                         }
 4927              		.loc 3 1334 57 is_stmt 0 view .LVU1520
 4928 0c34 154B     		ldr	r3, .L226+4
 4929 0c36 0022     		movs	r2, #0
 4930 0c38 1A72     		strb	r2, [r3, #8]
 4931 0c3a E8E7     		b	.L202
 4932              	.L218:
1342:Src/ble_e95.c ****                             ar_response_buffer[V_NINE] = acc_sample.x;
 4933              		.loc 3 1342 29 is_stmt 1 view .LVU1521
 4934 0c3c FFF7FEFF 		bl	filter_acc
 4935              	.LVL417:
1343:Src/ble_e95.c ****                             ar_response_buffer[V_TEN] = acc_sample.x >> V_EIGHT;
 4936              		.loc 3 1343 29 view .LVU1522
1343:Src/ble_e95.c ****                             ar_response_buffer[V_TEN] = acc_sample.x >> V_EIGHT;
 4937              		.loc 3 1343 68 is_stmt 0 view .LVU1523
 4938 0c40 3049     		ldr	r1, .L226+124
 4939 0c42 B1F90020 		ldrsh	r2, [r1]
1343:Src/ble_e95.c ****                             ar_response_buffer[V_TEN] = acc_sample.x >> V_EIGHT;
 4940              		.loc 3 1343 56 view .LVU1524
 4941 0c46 114B     		ldr	r3, .L226+4
 4942 0c48 5A72     		strb	r2, [r3, #9]
1344:Src/ble_e95.c ****                             ar_response_buffer[L_ELEVEN] = acc_sample.y;
 4943              		.loc 3 1344 29 is_stmt 1 view .LVU1525
1344:Src/ble_e95.c ****                             ar_response_buffer[L_ELEVEN] = acc_sample.y;
 4944              		.loc 3 1344 55 is_stmt 0 view .LVU1526
 4945 0c4a 1212     		asrs	r2, r2, #8
 4946 0c4c 9A72     		strb	r2, [r3, #10]
1345:Src/ble_e95.c ****                             ar_response_buffer[L_TWELVE] = acc_sample.y >> V_EIGHT;
 4947              		.loc 3 1345 29 is_stmt 1 view .LVU1527
1345:Src/ble_e95.c ****                             ar_response_buffer[L_TWELVE] = acc_sample.y >> V_EIGHT;
 4948              		.loc 3 1345 70 is_stmt 0 view .LVU1528
 4949 0c4e B1F90220 		ldrsh	r2, [r1, #2]
1345:Src/ble_e95.c ****                             ar_response_buffer[L_TWELVE] = acc_sample.y >> V_EIGHT;
 4950              		.loc 3 1345 58 view .LVU1529
 4951 0c52 DA72     		strb	r2, [r3, #11]
1346:Src/ble_e95.c ****                             ar_response_buffer[L_THIRTEEN] = acc_sample.z;
 4952              		.loc 3 1346 29 is_stmt 1 view .LVU1530
1346:Src/ble_e95.c ****                             ar_response_buffer[L_THIRTEEN] = acc_sample.z;
 4953              		.loc 3 1346 58 is_stmt 0 view .LVU1531
 4954 0c54 1212     		asrs	r2, r2, #8
 4955 0c56 1A73     		strb	r2, [r3, #12]
1347:Src/ble_e95.c ****                             ar_response_buffer[L_FOURTEEN] = acc_sample.z >> V_EIGHT;
 4956              		.loc 3 1347 29 is_stmt 1 view .LVU1532
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 193


1347:Src/ble_e95.c ****                             ar_response_buffer[L_FOURTEEN] = acc_sample.z >> V_EIGHT;
 4957              		.loc 3 1347 72 is_stmt 0 view .LVU1533
 4958 0c58 B1F90420 		ldrsh	r2, [r1, #4]
1347:Src/ble_e95.c ****                             ar_response_buffer[L_FOURTEEN] = acc_sample.z >> V_EIGHT;
 4959              		.loc 3 1347 60 view .LVU1534
 4960 0c5c 5A73     		strb	r2, [r3, #13]
1348:Src/ble_e95.c ****                         }
 4961              		.loc 3 1348 29 is_stmt 1 view .LVU1535
1348:Src/ble_e95.c ****                         }
 4962              		.loc 3 1348 60 is_stmt 0 view .LVU1536
 4963 0c5e 1212     		asrs	r2, r2, #8
 4964 0c60 9A73     		strb	r2, [r3, #14]
 4965 0c62 02E0     		b	.L204
 4966              	.LVL418:
 4967              	.L196:
1357:Src/ble_e95.c ****                     }
 4968              		.loc 3 1357 25 is_stmt 1 view .LVU1537
 4969 0c64 2848     		ldr	r0, .L226+128
 4970 0c66 FFF7FEFF 		bl	puts
 4971              	.LVL419:
 4972              	.L204:
1359:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_SIXTEEN, ar_ble_decrypt_buf);
 4973              		.loc 3 1359 21 view .LVU1538
 4974 0c6a 074C     		ldr	r4, .L226
 4975              	.LVL420:
1359:Src/ble_e95.c ****                     uart1_response_computer(ar_response_buffer, L_SIXTEEN, ar_ble_decrypt_buf);
 4976              		.loc 3 1359 21 is_stmt 0 view .LVU1539
 4977 0c6c 4022     		movs	r2, #64
 4978 0c6e 0021     		movs	r1, #0
 4979 0c70 2046     		mov	r0, r4
 4980 0c72 FFF7FEFF 		bl	memset
 4981              	.LVL421:
1360:Src/ble_e95.c ****                     printf("SET_LIS2DH_PARA!\r\n");
 4982              		.loc 3 1360 21 is_stmt 1 view .LVU1540
 4983 0c76 2246     		mov	r2, r4
 4984 0c78 1021     		movs	r1, #16
 4985 0c7a 0448     		ldr	r0, .L226+4
 4986 0c7c FFF7FEFF 		bl	uart1_response_computer
 4987              	.LVL422:
1361:Src/ble_e95.c ****                     break;
 4988              		.loc 3 1361 21 view .LVU1541
 4989 0c80 2248     		ldr	r0, .L226+132
 4990 0c82 FFF7FEFF 		bl	puts
 4991              	.LVL423:
1362:Src/ble_e95.c ****                 }
 4992              		.loc 3 1362 21 view .LVU1542
 4993 0c86 89E0     		b	.L138
 4994              	.L227:
 4995              		.align	2
 4996              	.L226:
 4997 0c88 00000000 		.word	.LANCHOR21
 4998 0c8c 00000000 		.word	.LANCHOR29
 4999 0c90 00000000 		.word	.LANCHOR11
 5000 0c94 5C020000 		.word	.LC82
 5001 0c98 00000000 		.word	.LANCHOR9
 5002 0c9c 06000000 		.word	.LANCHOR21+6
 5003 0ca0 00000000 		.word	.LANCHOR10
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 194


 5004 0ca4 10010000 		.word	.LC9
 5005 0ca8 50020000 		.word	.LC80
 5006 0cac 00000000 		.word	.LANCHOR8
 5007 0cb0 54020000 		.word	.LC81
 5008 0cb4 68020000 		.word	.LC83
 5009 0cb8 08000000 		.word	.LANCHOR29+8
 5010 0cbc 8C020000 		.word	.LC85
 5011 0cc0 78020000 		.word	.LC84
 5012 0cc4 00140048 		.word	1207964672
 5013 0cc8 00000000 		.word	ar_get_voltage_value
 5014 0ccc 98020000 		.word	.LC86
 5015 0cd0 AC020000 		.word	.LC87
 5016 0cd4 00000000 		.word	.LANCHOR33
 5017 0cd8 00000000 		.word	g_start_http_flag
 5018 0cdc C0020000 		.word	.LC88
 5019 0ce0 CC020000 		.word	.LC89
 5020 0ce4 E0020000 		.word	.LC90
 5021 0ce8 F8020000 		.word	.LC91
 5022 0cec 02000000 		.word	.LANCHOR7+2
 5023 0cf0 2C030000 		.word	.LC93
 5024 0cf4 00000000 		.word	.LANCHOR7
 5025 0cf8 60030000 		.word	.LC95
 5026 0cfc 14030000 		.word	.LC92
 5027 0d00 48030000 		.word	.LC94
 5028 0d04 00000000 		.word	acc_sample
 5029 0d08 78030000 		.word	.LC96
 5030 0d0c 8C030000 		.word	.LC97
 5031              	.LVL424:
 5032              	.L147:
1362:Src/ble_e95.c ****                 }
 5033              		.loc 3 1362 21 is_stmt 0 view .LVU1543
 5034              	.LBE47:
1366:Src/ble_e95.c ****                     {
 5035              		.loc 3 1366 21 is_stmt 1 view .LVU1544
1366:Src/ble_e95.c ****                     {
 5036              		.loc 3 1366 36 is_stmt 0 view .LVU1545
 5037 0d10 334B     		ldr	r3, .L228
 5038 0d12 1D78     		ldrb	r5, [r3]	@ zero_extendqisi2
1366:Src/ble_e95.c ****                     {
 5039              		.loc 3 1366 23 view .LVU1546
 5040 0d14 1DB3     		cbz	r5, .L205
1368:Src/ble_e95.c ****                         ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 5041              		.loc 3 1368 25 is_stmt 1 view .LVU1547
1368:Src/ble_e95.c ****                         ar_response_buffer[V_ONE] = new_protocol_fram.package_num;
 5042              		.loc 3 1368 52 is_stmt 0 view .LVU1548
 5043 0d16 334C     		ldr	r4, .L228+4
 5044 0d18 0123     		movs	r3, #1
 5045 0d1a 2370     		strb	r3, [r4]
1369:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
 5046              		.loc 3 1369 25 is_stmt 1 view .LVU1549
1369:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
 5047              		.loc 3 1369 70 is_stmt 0 view .LVU1550
 5048 0d1c 324A     		ldr	r2, .L228+8
 5049 0d1e 527A     		ldrb	r2, [r2, #9]	@ zero_extendqisi2
1369:Src/ble_e95.c ****                         ar_response_buffer[L_TWO] = V_ZERO;
 5050              		.loc 3 1369 51 view .LVU1551
 5051 0d20 6270     		strb	r2, [r4, #1]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 195


1370:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 5052              		.loc 3 1370 25 is_stmt 1 view .LVU1552
1370:Src/ble_e95.c ****                         ar_response_buffer[L_THREE] = V_ZERO;
 5053              		.loc 3 1370 51 is_stmt 0 view .LVU1553
 5054 0d22 0021     		movs	r1, #0
 5055 0d24 A170     		strb	r1, [r4, #2]
1371:Src/ble_e95.c ****                         ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 5056              		.loc 3 1371 25 is_stmt 1 view .LVU1554
1371:Src/ble_e95.c ****                         ar_response_buffer[L_FOUR] = DEPOSIT_EXPRESS;
 5057              		.loc 3 1371 53 is_stmt 0 view .LVU1555
 5058 0d26 E170     		strb	r1, [r4, #3]
1372:Src/ble_e95.c ****                         ar_response_buffer[V_FIVE] = GET_BLE_PRODUCT_MODEL;
 5059              		.loc 3 1372 25 is_stmt 1 view .LVU1556
1372:Src/ble_e95.c ****                         ar_response_buffer[V_FIVE] = GET_BLE_PRODUCT_MODEL;
 5060              		.loc 3 1372 52 is_stmt 0 view .LVU1557
 5061 0d28 2371     		strb	r3, [r4, #4]
1373:Src/ble_e95.c ****                         ar_response_buffer[V_SIX] = L_SEVENTEEN;
 5062              		.loc 3 1373 25 is_stmt 1 view .LVU1558
1373:Src/ble_e95.c ****                         ar_response_buffer[V_SIX] = L_SEVENTEEN;
 5063              		.loc 3 1373 52 is_stmt 0 view .LVU1559
 5064 0d2a 1623     		movs	r3, #22
 5065 0d2c 6371     		strb	r3, [r4, #5]
1374:Src/ble_e95.c ****                         ar_response_buffer[V_SEVEN] = L_ZERO;
 5066              		.loc 3 1374 25 is_stmt 1 view .LVU1560
1374:Src/ble_e95.c ****                         ar_response_buffer[V_SEVEN] = L_ZERO;
 5067              		.loc 3 1374 51 is_stmt 0 view .LVU1561
 5068 0d2e 1123     		movs	r3, #17
 5069 0d30 A371     		strb	r3, [r4, #6]
1375:Src/ble_e95.c ****                         memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 5070              		.loc 3 1375 25 is_stmt 1 view .LVU1562
1375:Src/ble_e95.c ****                         memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 5071              		.loc 3 1375 53 is_stmt 0 view .LVU1563
 5072 0d32 2646     		mov	r6, r4
 5073 0d34 06F8071F 		strb	r1, [r6, #7]!
1376:Src/ble_e95.c ****                         memcpy(&ar_response_buffer[V_SEVEN], &ar_ble_model[V_ONE], ar_ble_model[V_Z
 5074              		.loc 3 1376 25 is_stmt 1 view .LVU1564
 5075 0d38 2C4F     		ldr	r7, .L228+12
 5076 0d3a 4022     		movs	r2, #64
 5077 0d3c 3846     		mov	r0, r7
 5078 0d3e FFF7FEFF 		bl	memset
 5079              	.LVL425:
1377:Src/ble_e95.c ****                         uart1_response_computer(ar_response_buffer, L_SEVENTEEN+L_EIGHT, ar_ble_dec
 5080              		.loc 3 1377 25 view .LVU1565
 5081 0d42 2A46     		mov	r2, r5
 5082 0d44 2A49     		ldr	r1, .L228+16
 5083 0d46 3046     		mov	r0, r6
 5084 0d48 FFF7FEFF 		bl	memcpy
 5085              	.LVL426:
1378:Src/ble_e95.c ****                         printf("GET_BLE_PRODUCT_MODEL!\r\n");
 5086              		.loc 3 1378 25 view .LVU1566
 5087 0d4c 3A46     		mov	r2, r7
 5088 0d4e 1921     		movs	r1, #25
 5089 0d50 2046     		mov	r0, r4
 5090 0d52 FFF7FEFF 		bl	uart1_response_computer
 5091              	.LVL427:
1379:Src/ble_e95.c ****                     }
 5092              		.loc 3 1379 25 view .LVU1567
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 196


 5093 0d56 2748     		ldr	r0, .L228+20
 5094 0d58 FFF7FEFF 		bl	puts
 5095              	.LVL428:
 5096 0d5c 1EE0     		b	.L138
 5097              	.L205:
1383:Src/ble_e95.c ****                     }
 5098              		.loc 3 1383 25 view .LVU1568
 5099 0d5e 2648     		ldr	r0, .L228+24
 5100 0d60 FFF7FEFF 		bl	puts
 5101              	.LVL429:
 5102 0d64 1AE0     		b	.L138
 5103              	.L146:
1390:Src/ble_e95.c ****                     g_open_one_door_flag = V_ONE;
 5104              		.loc 3 1390 21 view .LVU1569
 5105 0d66 254A     		ldr	r2, .L228+28
 5106 0d68 204B     		ldr	r3, .L228+12
 5107 0d6a 33F8061F 		ldrh	r1, [r3, #6]!	@ unaligned
 5108 0d6e 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 5109 0d70 1180     		strh	r1, [r2]	@ unaligned
 5110 0d72 9370     		strb	r3, [r2, #2]
1391:Src/ble_e95.c ****                     g_open_multiple_doors_num = V_ZERO;
 5111              		.loc 3 1391 21 view .LVU1570
1391:Src/ble_e95.c ****                     g_open_multiple_doors_num = V_ZERO;
 5112              		.loc 3 1391 42 is_stmt 0 view .LVU1571
 5113 0d74 224B     		ldr	r3, .L228+32
 5114 0d76 0122     		movs	r2, #1
 5115 0d78 1A70     		strb	r2, [r3]
1392:Src/ble_e95.c ****                     g_package_num = new_protocol_fram.package_num;
 5116              		.loc 3 1392 21 is_stmt 1 view .LVU1572
1392:Src/ble_e95.c ****                     g_package_num = new_protocol_fram.package_num;
 5117              		.loc 3 1392 47 is_stmt 0 view .LVU1573
 5118 0d7a 224B     		ldr	r3, .L228+36
 5119 0d7c 0022     		movs	r2, #0
 5120 0d7e 1A70     		strb	r2, [r3]
1393:Src/ble_e95.c ****                     break;
 5121              		.loc 3 1393 21 is_stmt 1 view .LVU1574
1393:Src/ble_e95.c ****                     break;
 5122              		.loc 3 1393 54 is_stmt 0 view .LVU1575
 5123 0d80 194B     		ldr	r3, .L228+8
 5124 0d82 5A7A     		ldrb	r2, [r3, #9]	@ zero_extendqisi2
1393:Src/ble_e95.c ****                     break;
 5125              		.loc 3 1393 35 view .LVU1576
 5126 0d84 204B     		ldr	r3, .L228+40
 5127 0d86 1A70     		strb	r2, [r3]
1394:Src/ble_e95.c ****                 }
 5128              		.loc 3 1394 21 is_stmt 1 view .LVU1577
 5129 0d88 08E0     		b	.L138
 5130              	.LVL430:
 5131              	.L142:
1394:Src/ble_e95.c ****                 }
 5132              		.loc 3 1394 21 is_stmt 0 view .LVU1578
 5133              	.LBE32:
1402:Src/ble_e95.c ****         }
 5134              		.loc 3 1402 13 is_stmt 1 view .LVU1579
 5135 0d8a 2048     		ldr	r0, .L228+44
 5136              	.LVL431:
1402:Src/ble_e95.c ****         }
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 197


 5137              		.loc 3 1402 13 is_stmt 0 view .LVU1580
 5138 0d8c FFF7FEFF 		bl	printf
 5139              	.LVL432:
 5140 0d90 04E0     		b	.L138
 5141              	.LVL433:
 5142              	.L129:
1407:Src/ble_e95.c ****         {
 5143              		.loc 3 1407 9 is_stmt 1 view .LVU1581
1407:Src/ble_e95.c ****         {
 5144              		.loc 3 1407 32 is_stmt 0 view .LVU1582
 5145 0d92 1F4B     		ldr	r3, .L228+48
 5146 0d94 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5147 0d96 DBB2     		uxtb	r3, r3
1407:Src/ble_e95.c ****         {
 5148              		.loc 3 1407 11 view .LVU1583
 5149 0d98 012B     		cmp	r3, #1
 5150 0d9a 09D0     		beq	.L219
 5151              	.LVL434:
 5152              	.L138:
1421:Src/ble_e95.c ****     g_usart1_tx_len = V_ZERO;
 5153              		.loc 3 1421 5 is_stmt 1 view .LVU1584
1421:Src/ble_e95.c ****     g_usart1_tx_len = V_ZERO;
 5154              		.loc 3 1421 19 is_stmt 0 view .LVU1585
 5155 0d9c 0023     		movs	r3, #0
 5156 0d9e 1D4A     		ldr	r2, .L228+52
 5157 0da0 1370     		strb	r3, [r2]
1422:Src/ble_e95.c ****     g_usart1_rx_finish = V_ZERO;
 5158              		.loc 3 1422 5 is_stmt 1 view .LVU1586
1422:Src/ble_e95.c ****     g_usart1_rx_finish = V_ZERO;
 5159              		.loc 3 1422 21 is_stmt 0 view .LVU1587
 5160 0da2 1D4A     		ldr	r2, .L228+56
 5161 0da4 1370     		strb	r3, [r2]
1423:Src/ble_e95.c ****     memset(ar_usart1_tx_buffer, V_ZERO, g_usart1_tx_len);
 5162              		.loc 3 1423 5 is_stmt 1 view .LVU1588
1423:Src/ble_e95.c ****     memset(ar_usart1_tx_buffer, V_ZERO, g_usart1_tx_len);
 5163              		.loc 3 1423 24 is_stmt 0 view .LVU1589
 5164 0da6 1D4A     		ldr	r2, .L228+60
 5165 0da8 1370     		strb	r3, [r2]
1424:Src/ble_e95.c **** }
 5166              		.loc 3 1424 5 is_stmt 1 view .LVU1590
1425:Src/ble_e95.c **** 
 5167              		.loc 3 1425 1 is_stmt 0 view .LVU1591
 5168 0daa 12B0     		add	sp, sp, #72
 5169              	.LCFI22:
 5170              		.cfi_remember_state
 5171              		.cfi_def_cfa_offset 24
 5172              		@ sp needed
 5173 0dac BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 5174              	.LVL435:
 5175              	.L219:
 5176              	.LCFI23:
 5177              		.cfi_restore_state
1410:Src/ble_e95.c ****             ar_response_buffer[V_ONE] = V_ZERO;
 5178              		.loc 3 1410 13 is_stmt 1 view .LVU1592
1410:Src/ble_e95.c ****             ar_response_buffer[V_ONE] = V_ZERO;
 5179              		.loc 3 1410 40 is_stmt 0 view .LVU1593
 5180 0db0 0C4D     		ldr	r5, .L228+4
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 198


 5181 0db2 2B70     		strb	r3, [r5]
1411:Src/ble_e95.c ****             ar_response_buffer[V_TWO] = RES_ERR_CODE;
 5182              		.loc 3 1411 13 is_stmt 1 view .LVU1594
1411:Src/ble_e95.c ****             ar_response_buffer[V_TWO] = RES_ERR_CODE;
 5183              		.loc 3 1411 39 is_stmt 0 view .LVU1595
 5184 0db4 0021     		movs	r1, #0
 5185 0db6 6970     		strb	r1, [r5, #1]
1412:Src/ble_e95.c ****             ar_response_buffer[V_THREE] = L_ONE;
 5186              		.loc 3 1412 13 is_stmt 1 view .LVU1596
1412:Src/ble_e95.c ****             ar_response_buffer[V_THREE] = L_ONE;
 5187              		.loc 3 1412 39 is_stmt 0 view .LVU1597
 5188 0db8 FF22     		movs	r2, #255
 5189 0dba AA70     		strb	r2, [r5, #2]
1413:Src/ble_e95.c ****             ar_response_buffer[V_FOUR] = L_ZERO;
 5190              		.loc 3 1413 13 is_stmt 1 view .LVU1598
1413:Src/ble_e95.c ****             ar_response_buffer[V_FOUR] = L_ZERO;
 5191              		.loc 3 1413 41 is_stmt 0 view .LVU1599
 5192 0dbc EB70     		strb	r3, [r5, #3]
1414:Src/ble_e95.c ****             ar_response_buffer[V_FIVE] = handle_cmd;
 5193              		.loc 3 1414 13 is_stmt 1 view .LVU1600
1414:Src/ble_e95.c ****             ar_response_buffer[V_FIVE] = handle_cmd;
 5194              		.loc 3 1414 40 is_stmt 0 view .LVU1601
 5195 0dbe 2971     		strb	r1, [r5, #4]
1415:Src/ble_e95.c ****             memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 5196              		.loc 3 1415 13 is_stmt 1 view .LVU1602
1415:Src/ble_e95.c ****             memset(ar_ble_decrypt_buf, V_ZERO, AES_D_E_DATA_LEN);
 5197              		.loc 3 1415 40 is_stmt 0 view .LVU1603
 5198 0dc0 6871     		strb	r0, [r5, #5]
1416:Src/ble_e95.c ****             uart1_response_computer(ar_response_buffer, L_SIX, ar_ble_decrypt_buf);
 5199              		.loc 3 1416 13 is_stmt 1 view .LVU1604
 5200 0dc2 0A4C     		ldr	r4, .L228+12
 5201 0dc4 4022     		movs	r2, #64
 5202 0dc6 2046     		mov	r0, r4
 5203              	.LVL436:
1416:Src/ble_e95.c ****             uart1_response_computer(ar_response_buffer, L_SIX, ar_ble_decrypt_buf);
 5204              		.loc 3 1416 13 is_stmt 0 view .LVU1605
 5205 0dc8 FFF7FEFF 		bl	memset
 5206              	.LVL437:
1417:Src/ble_e95.c ****             printf("response err code!\r\n");
 5207              		.loc 3 1417 13 is_stmt 1 view .LVU1606
 5208 0dcc 2246     		mov	r2, r4
 5209 0dce 0621     		movs	r1, #6
 5210 0dd0 2846     		mov	r0, r5
 5211 0dd2 FFF7FEFF 		bl	uart1_response_computer
 5212              	.LVL438:
1418:Src/ble_e95.c ****         }
 5213              		.loc 3 1418 13 view .LVU1607
 5214 0dd6 1248     		ldr	r0, .L228+64
 5215 0dd8 FFF7FEFF 		bl	puts
 5216              	.LVL439:
 5217 0ddc DEE7     		b	.L138
 5218              	.L229:
 5219 0dde 00BF     		.align	2
 5220              	.L228:
 5221 0de0 00000000 		.word	.LANCHOR28
 5222 0de4 00000000 		.word	.LANCHOR29
 5223 0de8 00000000 		.word	.LANCHOR11
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 199


 5224 0dec 00000000 		.word	.LANCHOR21
 5225 0df0 01000000 		.word	.LANCHOR28+1
 5226 0df4 A0030000 		.word	.LC98
 5227 0df8 B8030000 		.word	.LC99
 5228 0dfc 00000000 		.word	.LANCHOR16
 5229 0e00 00000000 		.word	.LANCHOR19
 5230 0e04 00000000 		.word	.LANCHOR15
 5231 0e08 00000000 		.word	.LANCHOR20
 5232 0e0c B0020000 		.word	.LC48
 5233 0e10 00000000 		.word	.LANCHOR13
 5234 0e14 00000000 		.word	.LANCHOR14
 5235 0e18 00000000 		.word	.LANCHOR12
 5236 0e1c 00000000 		.word	.LANCHOR34
 5237 0e20 CC030000 		.word	.LC100
 5238              		.cfi_endproc
 5239              	.LFE322:
 5241              		.section	.rodata.ble_e92_set_fun.str1.4,"aMS",%progbits,1
 5242              		.align	2
 5243              	.LC101:
 5244 0000 5345545F 		.ascii	"SET_E95_NAME!\000"
 5244      4539355F 
 5244      4E414D45 
 5244      2100
 5245 000e 0000     		.align	2
 5246              	.LC102:
 5247 0010 53455420 		.ascii	"SET NAME FAILED,PLEASE CHECK BLE HARDWARE!\000"
 5247      4E414D45 
 5247      20464149 
 5247      4C45442C 
 5247      504C4541 
 5248 003b 00       		.align	2
 5249              	.LC103:
 5250 003c 5345545F 		.ascii	"SET_E95_BROADCAST!\000"
 5250      4539355F 
 5250      42524F41 
 5250      44434153 
 5250      542100
 5251 004f 00       		.align	2
 5252              	.LC104:
 5253 0050 53455420 		.ascii	"SET BROADCAST FAILED,PLEASE CHECK BLE HARDWARE!\000"
 5253      42524F41 
 5253      44434153 
 5253      54204641 
 5253      494C4544 
 5254              		.align	2
 5255              	.LC105:
 5256 0080 5345545F 		.ascii	"SET_E95_POWER!\000"
 5256      4539355F 
 5256      504F5745 
 5256      522100
 5257 008f 00       		.align	2
 5258              	.LC106:
 5259 0090 53455420 		.ascii	"SET POWER FAILED,PLEASE CHECK BLE HARDWARE!\000"
 5259      504F5745 
 5259      52204641 
 5259      494C4544 
 5259      2C504C45 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 200


 5260              		.align	2
 5261              	.LC107:
 5262 00bc 47455420 		.ascii	"GET MODEL FAILED,PLEASE CHECK BLE HARDWARE!\000"
 5262      4D4F4445 
 5262      4C204641 
 5262      494C4544 
 5262      2C504C45 
 5263              		.section	.text.ble_e92_set_fun,"ax",%progbits
 5264              		.align	1
 5265              		.global	ble_e92_set_fun
 5266              		.syntax unified
 5267              		.thumb
 5268              		.thumb_func
 5269              		.fpu fpv4-sp-d16
 5271              	ble_e92_set_fun:
 5272              	.LFB325:
1490:Src/ble_e95.c **** 
1491:Src/ble_e95.c **** /*********************************************************************
1492:Src/ble_e95.c ****  *	function name:  ble_e92_set_fun
1493:Src/ble_e95.c ****  *	describe: set ble namebroadcasttransmit power and get ble model
1494:Src/ble_e95.c ****  *	input:void
1495:Src/ble_e95.c ****  *	output:void
1496:Src/ble_e95.c ****  *	return:void
1497:Src/ble_e95.c ****  *	revision histroy :   1.
1498:Src/ble_e95.c ****  *                      2.
1499:Src/ble_e95.c ****  **********************************************************************/
1500:Src/ble_e95.c **** void ble_e92_set_fun(void)
1501:Src/ble_e95.c **** {
 5273              		.loc 3 1501 1 view -0
 5274              		.cfi_startproc
 5275              		@ args = 0, pretend = 0, frame = 0
 5276              		@ frame_needed = 0, uses_anonymous_args = 0
 5277 0000 10B5     		push	{r4, lr}
 5278              	.LCFI24:
 5279              		.cfi_def_cfa_offset 8
 5280              		.cfi_offset 4, -8
 5281              		.cfi_offset 14, -4
1502:Src/ble_e95.c ****     if(g_e95_start_init == V_ONE)     /**/
 5282              		.loc 3 1502 5 view .LVU1609
 5283              		.loc 3 1502 25 is_stmt 0 view .LVU1610
 5284 0002 854B     		ldr	r3, .L250
 5285 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5286              		.loc 3 1502 7 view .LVU1611
 5287 0006 012B     		cmp	r3, #1
 5288 0008 0AD0     		beq	.L249
 5289              	.L231:
1503:Src/ble_e95.c ****     {
1504:Src/ble_e95.c ****         g_set_step = SET_E95_NAME;
1505:Src/ble_e95.c ****         g_e95_start_init = V_ZERO;;
 5290              		.loc 3 1505 35 is_stmt 1 discriminator 1 view .LVU1612
1506:Src/ble_e95.c ****     }
1507:Src/ble_e95.c ****     
1508:Src/ble_e95.c ****     switch(g_set_step)
 5291              		.loc 3 1508 5 discriminator 1 view .LVU1613
 5292 000a 844B     		ldr	r3, .L250+4
 5293 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 5294 000e 013B     		subs	r3, r3, #1
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 201


 5295 0010 032B     		cmp	r3, #3
 5296 0012 44D8     		bhi	.L230
 5297 0014 DFE813F0 		tbh	[pc, r3, lsl #1]
 5298              	.L234:
 5299 0018 0B00     		.2byte	(.L237-.L234)/2
 5300 001a 5100     		.2byte	(.L236-.L234)/2
 5301 001c 9300     		.2byte	(.L235-.L234)/2
 5302 001e D400     		.2byte	(.L233-.L234)/2
 5303              		.p2align 1
 5304              	.L249:
1504:Src/ble_e95.c ****         g_e95_start_init = V_ZERO;;
 5305              		.loc 3 1504 9 view .LVU1614
1504:Src/ble_e95.c ****         g_e95_start_init = V_ZERO;;
 5306              		.loc 3 1504 20 is_stmt 0 view .LVU1615
 5307 0020 7E4B     		ldr	r3, .L250+4
 5308 0022 0122     		movs	r2, #1
 5309 0024 1A70     		strb	r2, [r3]
1505:Src/ble_e95.c ****     }
 5310              		.loc 3 1505 9 is_stmt 1 view .LVU1616
1505:Src/ble_e95.c ****     }
 5311              		.loc 3 1505 26 is_stmt 0 view .LVU1617
 5312 0026 7C4B     		ldr	r3, .L250
 5313 0028 0022     		movs	r2, #0
 5314 002a 1A70     		strb	r2, [r3]
 5315 002c EDE7     		b	.L231
 5316              	.L237:
1509:Src/ble_e95.c ****     {
1510:Src/ble_e95.c ****         case SET_E95_NAME:    /*,20*/
1511:Src/ble_e95.c ****         {
1512:Src/ble_e95.c ****             g_send_cmd_cnt++;
 5317              		.loc 3 1512 13 is_stmt 1 view .LVU1618
 5318              		.loc 3 1512 27 is_stmt 0 view .LVU1619
 5319 002e 7C4A     		ldr	r2, .L250+8
 5320 0030 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 5321 0032 0133     		adds	r3, r3, #1
 5322 0034 DBB2     		uxtb	r3, r3
 5323 0036 1370     		strb	r3, [r2]
1513:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
 5324              		.loc 3 1513 13 is_stmt 1 view .LVU1620
 5325              		.loc 3 1513 31 is_stmt 0 view .LVU1621
 5326 0038 7A4A     		ldr	r2, .L250+12
 5327 003a 0021     		movs	r1, #0
 5328 003c 1180     		strh	r1, [r2]	@ movhi
1514:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)   /*3*/
 5329              		.loc 3 1514 13 is_stmt 1 view .LVU1622
 5330              		.loc 3 1514 15 is_stmt 0 view .LVU1623
 5331 003e 032B     		cmp	r3, #3
 5332 0040 2ED8     		bhi	.L238
1515:Src/ble_e95.c ****             {
1516:Src/ble_e95.c ****                 ar_set_name_params[V_ZERO] = V_ONE;
 5333              		.loc 3 1516 17 is_stmt 1 view .LVU1624
 5334              		.loc 3 1516 44 is_stmt 0 view .LVU1625
 5335 0042 794B     		ldr	r3, .L250+16
 5336 0044 0122     		movs	r2, #1
 5337 0046 1A70     		strb	r2, [r3]
1517:Src/ble_e95.c ****                 ar_set_name_params[V_ONE] = FRAM_SECOND_HEAD;
 5338              		.loc 3 1517 17 is_stmt 1 view .LVU1626
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 202


 5339              		.loc 3 1517 43 is_stmt 0 view .LVU1627
 5340 0048 FC22     		movs	r2, #252
 5341 004a 5A70     		strb	r2, [r3, #1]
1518:Src/ble_e95.c ****                 ar_set_name_params[V_TWO] = BLE_NAME_SET;     /*flash*/
 5342              		.loc 3 1518 17 is_stmt 1 view .LVU1628
 5343              		.loc 3 1518 43 is_stmt 0 view .LVU1629
 5344 004c 0722     		movs	r2, #7
 5345 004e 9A70     		strb	r2, [r3, #2]
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5346              		.loc 3 1519 17 is_stmt 1 view .LVU1630
 5347              	.LBB48:
 5348              		.loc 3 1519 21 view .LVU1631
 5349              	.LVL440:
 5350              		.loc 3 1519 29 is_stmt 0 view .LVU1632
 5351 0050 0C46     		mov	r4, r1
 5352              		.loc 3 1519 17 view .LVU1633
 5353 0052 06E0     		b	.L239
 5354              	.LVL441:
 5355              	.L240:
1520:Src/ble_e95.c ****                 {
1521:Src/ble_e95.c ****                     printf("%02x\n", ar_set_name_params[i]);
 5356              		.loc 3 1521 21 is_stmt 1 discriminator 3 view .LVU1634
 5357 0054 744B     		ldr	r3, .L250+16
 5358 0056 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 5359 0058 7448     		ldr	r0, .L250+20
 5360 005a FFF7FEFF 		bl	printf
 5361              	.LVL442:
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5362              		.loc 3 1519 83 discriminator 3 view .LVU1635
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5363              		.loc 3 1519 84 is_stmt 0 discriminator 3 view .LVU1636
 5364 005e 0134     		adds	r4, r4, #1
 5365              	.LVL443:
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5366              		.loc 3 1519 84 discriminator 3 view .LVU1637
 5367 0060 E4B2     		uxtb	r4, r4
 5368              	.LVL444:
 5369              	.L239:
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5370              		.loc 3 1519 41 is_stmt 1 discriminator 1 view .LVU1638
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5371              		.loc 3 1519 64 is_stmt 0 discriminator 1 view .LVU1639
 5372 0062 714B     		ldr	r3, .L250+16
 5373 0064 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5374              		.loc 3 1519 43 discriminator 1 view .LVU1640
 5375 0066 D31C     		adds	r3, r2, #3
1519:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_name_params[L_THREE]+L_FOUR); i++)
 5376              		.loc 3 1519 17 discriminator 1 view .LVU1641
 5377 0068 A342     		cmp	r3, r4
 5378 006a F3DA     		bge	.L240
 5379              	.LBE48:
1522:Src/ble_e95.c ****                 }
1523:Src/ble_e95.c ****                 HAL_UART_Transmit(&hlpuart1, ar_set_name_params, ar_set_name_params[L_THREE]+L_FOUR
 5380              		.loc 3 1523 17 is_stmt 1 view .LVU1642
 5381 006c 6E4C     		ldr	r4, .L250+16
 5382              	.LVL445:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 203


 5383              		.loc 3 1523 17 is_stmt 0 view .LVU1643
 5384 006e 40F6FF73 		movw	r3, #4095
 5385 0072 0432     		adds	r2, r2, #4
 5386 0074 2146     		mov	r1, r4
 5387 0076 6E48     		ldr	r0, .L250+24
 5388 0078 FFF7FEFF 		bl	HAL_UART_Transmit
 5389              	.LVL446:
1524:Src/ble_e95.c ****                 memset(ar_set_name_params, I_ZERO, L_TWENTY_FOUR);
 5390              		.loc 3 1524 17 is_stmt 1 view .LVU1644
 5391 007c 0023     		movs	r3, #0
 5392 007e 2360     		str	r3, [r4]
 5393 0080 6360     		str	r3, [r4, #4]
 5394 0082 A360     		str	r3, [r4, #8]
 5395 0084 E360     		str	r3, [r4, #12]
 5396 0086 2361     		str	r3, [r4, #16]
 5397 0088 6361     		str	r3, [r4, #20]
1525:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5398              		.loc 3 1525 17 view .LVU1645
 5399              		.loc 3 1525 28 is_stmt 0 view .LVU1646
 5400 008a 644A     		ldr	r2, .L250+4
 5401 008c 1370     		strb	r3, [r2]
1526:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;    /**/
 5402              		.loc 3 1526 17 is_stmt 1 view .LVU1647
 5403              		.loc 3 1526 42 is_stmt 0 view .LVU1648
 5404 008e 0123     		movs	r3, #1
 5405 0090 684A     		ldr	r2, .L250+28
 5406 0092 1370     		strb	r3, [r2]
1527:Src/ble_e95.c ****                 g_current_step = SET_E95_NAME;     /**/
 5407              		.loc 3 1527 17 is_stmt 1 view .LVU1649
 5408              		.loc 3 1527 32 is_stmt 0 view .LVU1650
 5409 0094 684A     		ldr	r2, .L250+32
 5410 0096 1370     		strb	r3, [r2]
1528:Src/ble_e95.c ****                 printf("SET_E95_NAME!");
 5411              		.loc 3 1528 17 is_stmt 1 view .LVU1651
 5412 0098 6848     		ldr	r0, .L250+36
 5413 009a FFF7FEFF 		bl	printf
 5414              	.LVL447:
 5415              	.L230:
1529:Src/ble_e95.c ****             }
1530:Src/ble_e95.c ****             else
1531:Src/ble_e95.c ****             {
1532:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
1533:Src/ble_e95.c ****                 g_set_step = V_ZERO;
1534:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
1535:Src/ble_e95.c ****                 g_current_step = V_ZERO;
1536:Src/ble_e95.c ****                 printf("SET NAME FAILED,PLEASE CHECK BLE HARDWARE!\n");
1537:Src/ble_e95.c ****             }
1538:Src/ble_e95.c ****             break;
1539:Src/ble_e95.c ****         }
1540:Src/ble_e95.c ****         case SET_E95_BROADCAST:     /*20-10240ms*/
1541:Src/ble_e95.c ****         {
1542:Src/ble_e95.c ****             /*set e95 broadcast*/
1543:Src/ble_e95.c ****             g_send_cmd_cnt++;
1544:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
1545:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
1546:Src/ble_e95.c ****             {
1547:Src/ble_e95.c ****                 ar_set_boardcast_params[V_ZERO] = V_ONE;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 204


1548:Src/ble_e95.c ****                 ar_set_boardcast_params[V_ONE] = FRAM_SECOND_HEAD;
1549:Src/ble_e95.c ****                 ar_set_boardcast_params[V_TWO] = BLE_BROADCAST_SET;     /*flash
1550:Src/ble_e95.c ****                 ar_set_boardcast_params[V_THREE] = L_TWO;
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
1552:Src/ble_e95.c ****                 {
1553:Src/ble_e95.c ****                     printf("%02x\n", ar_set_boardcast_params[i]);
1554:Src/ble_e95.c ****                 }
1555:Src/ble_e95.c ****                 HAL_UART_Transmit(&hlpuart1, ar_set_boardcast_params, ar_set_boardcast_params[L_THR
1556:Src/ble_e95.c ****                 g_set_step = V_ZERO;
1557:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;     /**/
1558:Src/ble_e95.c ****                 g_current_step = SET_E95_BROADCAST;     /**/
1559:Src/ble_e95.c ****                 printf("SET_E95_BROADCAST!");
1560:Src/ble_e95.c ****             }
1561:Src/ble_e95.c ****             else
1562:Src/ble_e95.c ****             {
1563:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
1564:Src/ble_e95.c ****                 g_set_step = V_ZERO;
1565:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
1566:Src/ble_e95.c ****                 g_current_step = V_ZERO;
1567:Src/ble_e95.c ****                 printf("SET BROADCAST FAILED,PLEASE CHECK BLE HARDWARE!\n");
1568:Src/ble_e95.c ****             }
1569:Src/ble_e95.c ****             break;
1570:Src/ble_e95.c ****         }
1571:Src/ble_e95.c ****         case SET_E95_POWER:    /*-40db -20db -16db -12db -8db
1572:Src/ble_e95.c ****                                                -4db 0db 3db 4db*/
1573:Src/ble_e95.c ****         {
1574:Src/ble_e95.c ****             /*set e95 power*/
1575:Src/ble_e95.c ****             g_send_cmd_cnt++;
1576:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
1577:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
1578:Src/ble_e95.c ****             {
1579:Src/ble_e95.c ****                 ar_set_transmit_power[V_ZERO] = V_ONE;
1580:Src/ble_e95.c ****                 ar_set_transmit_power[V_ONE] = FRAM_SECOND_HEAD;
1581:Src/ble_e95.c ****                 ar_set_transmit_power[V_TWO] = BLE_POWER_SET;     /*flash*/
1582:Src/ble_e95.c ****                 ar_set_transmit_power[V_THREE] = L_ONE;
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
1584:Src/ble_e95.c ****                 {
1585:Src/ble_e95.c ****                     printf("%02x\n", ar_set_transmit_power[i]);
1586:Src/ble_e95.c ****                 }
1587:Src/ble_e95.c ****                 HAL_UART_Transmit(&hlpuart1, ar_set_transmit_power, ar_set_transmit_power[L_THREE]+
1588:Src/ble_e95.c ****                 g_set_step = V_ZERO;
1589:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;    /**/
1590:Src/ble_e95.c ****                 g_current_step = SET_E95_POWER;    /**/
1591:Src/ble_e95.c ****                 printf("SET_E95_POWER!");
1592:Src/ble_e95.c ****             }
1593:Src/ble_e95.c ****             else
1594:Src/ble_e95.c ****             {
1595:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
1596:Src/ble_e95.c ****                 g_set_step = V_ZERO;
1597:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
1598:Src/ble_e95.c ****                 g_current_step = V_ZERO;
1599:Src/ble_e95.c ****                 printf("SET POWER FAILED,PLEASE CHECK BLE HARDWARE!\n");
1600:Src/ble_e95.c ****             }
1601:Src/ble_e95.c ****             break;
1602:Src/ble_e95.c ****         }
1603:Src/ble_e95.c ****         case GET_E95_MODEL:
1604:Src/ble_e95.c ****         {
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 205


1605:Src/ble_e95.c ****             /*set e95 power*/
1606:Src/ble_e95.c ****             g_send_cmd_cnt++;
1607:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
1608:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
1609:Src/ble_e95.c ****             {
1610:Src/ble_e95.c ****                 HAL_UART_Transmit(&hlpuart1, ar_e95_get_model, L_FIVE, 0xfff);
1611:Src/ble_e95.c ****                 g_set_step = V_ZERO;
1612:Src/ble_e95.c ****                 printf("SET_E95_POWER!");
1613:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;    /**/
1614:Src/ble_e95.c ****                 g_current_step = GET_E95_MODEL;     /**/
1615:Src/ble_e95.c ****             }
1616:Src/ble_e95.c ****             else
1617:Src/ble_e95.c ****             {
1618:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
1619:Src/ble_e95.c ****                 g_set_step = V_ZERO;
1620:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
1621:Src/ble_e95.c ****                 g_current_step = V_ZERO;
1622:Src/ble_e95.c ****                 printf("GET MODEL FAILED,PLEASE CHECK BLE HARDWARE!\n");
1623:Src/ble_e95.c ****             }
1624:Src/ble_e95.c ****             break;
1625:Src/ble_e95.c ****         }
1626:Src/ble_e95.c ****         #if 0
1627:Src/ble_e95.c ****         default:
1628:Src/ble_e95.c ****         {
1629:Src/ble_e95.c ****             g_set_step = V_ZERO;
1630:Src/ble_e95.c ****             g_send_cmd_cnt = V_ZERO;
1631:Src/ble_e95.c ****             g_current_step = V_ZERO;
1632:Src/ble_e95.c ****             g_set_param_timeout_flag = V_ZERO;
1633:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
1634:Src/ble_e95.c ****             printf("unknown error!");
1635:Src/ble_e95.c ****             break;
1636:Src/ble_e95.c ****         }
1637:Src/ble_e95.c ****         #endif
1638:Src/ble_e95.c ****     }
1639:Src/ble_e95.c **** }...
 5416              		.loc 3 1639 1 is_stmt 0 view .LVU1652
 5417 009e 10BD     		pop	{r4, pc}
 5418              	.L238:
1532:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5419              		.loc 3 1532 17 is_stmt 1 view .LVU1653
1532:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5420              		.loc 3 1532 42 is_stmt 0 view .LVU1654
 5421 00a0 0023     		movs	r3, #0
 5422 00a2 644A     		ldr	r2, .L250+28
 5423 00a4 1370     		strb	r3, [r2]
1533:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5424              		.loc 3 1533 17 is_stmt 1 view .LVU1655
1533:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5425              		.loc 3 1533 28 is_stmt 0 view .LVU1656
 5426 00a6 5D4A     		ldr	r2, .L250+4
 5427 00a8 1370     		strb	r3, [r2]
1534:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5428              		.loc 3 1534 17 is_stmt 1 view .LVU1657
1534:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5429              		.loc 3 1534 32 is_stmt 0 view .LVU1658
 5430 00aa 5D4A     		ldr	r2, .L250+8
 5431 00ac 1370     		strb	r3, [r2]
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 206


1535:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5432              		.loc 3 1535 17 is_stmt 1 view .LVU1659
1535:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5433              		.loc 3 1535 32 is_stmt 0 view .LVU1660
 5434 00ae 624A     		ldr	r2, .L250+32
 5435 00b0 1370     		strb	r3, [r2]
1536:Src/ble_e95.c ****                 printf("SET NAME FAILED,PLEASE CHECK BLE HARDWARE!\n");
 5436              		.loc 3 1536 17 is_stmt 1 view .LVU1661
 5437 00b2 6348     		ldr	r0, .L250+40
 5438 00b4 FFF7FEFF 		bl	puts
 5439              	.LVL448:
 5440 00b8 F1E7     		b	.L230
 5441              	.L236:
1543:Src/ble_e95.c ****             g_send_cmd_cnt++;
 5442              		.loc 3 1543 13 view .LVU1662
1543:Src/ble_e95.c ****             g_send_cmd_cnt++;
 5443              		.loc 3 1543 27 is_stmt 0 view .LVU1663
 5444 00ba 594A     		ldr	r2, .L250+8
 5445 00bc 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 5446 00be 0133     		adds	r3, r3, #1
 5447 00c0 DBB2     		uxtb	r3, r3
 5448 00c2 1370     		strb	r3, [r2]
1544:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
 5449              		.loc 3 1544 13 is_stmt 1 view .LVU1664
1544:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
 5450              		.loc 3 1544 31 is_stmt 0 view .LVU1665
 5451 00c4 574A     		ldr	r2, .L250+12
 5452 00c6 0021     		movs	r1, #0
 5453 00c8 1180     		strh	r1, [r2]	@ movhi
1545:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
 5454              		.loc 3 1545 13 is_stmt 1 view .LVU1666
1545:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
 5455              		.loc 3 1545 15 is_stmt 0 view .LVU1667
 5456 00ca 032B     		cmp	r3, #3
 5457 00cc 2AD8     		bhi	.L241
1547:Src/ble_e95.c ****                 ar_set_boardcast_params[V_ZERO] = V_ONE;
 5458              		.loc 3 1547 17 is_stmt 1 view .LVU1668
1547:Src/ble_e95.c ****                 ar_set_boardcast_params[V_ZERO] = V_ONE;
 5459              		.loc 3 1547 49 is_stmt 0 view .LVU1669
 5460 00ce 5D4B     		ldr	r3, .L250+44
 5461 00d0 0122     		movs	r2, #1
 5462 00d2 1A70     		strb	r2, [r3]
1548:Src/ble_e95.c ****                 ar_set_boardcast_params[V_ONE] = FRAM_SECOND_HEAD;
 5463              		.loc 3 1548 17 is_stmt 1 view .LVU1670
1548:Src/ble_e95.c ****                 ar_set_boardcast_params[V_ONE] = FRAM_SECOND_HEAD;
 5464              		.loc 3 1548 48 is_stmt 0 view .LVU1671
 5465 00d4 FC22     		movs	r2, #252
 5466 00d6 5A70     		strb	r2, [r3, #1]
1549:Src/ble_e95.c ****                 ar_set_boardcast_params[V_TWO] = BLE_BROADCAST_SET;     /*flash
 5467              		.loc 3 1549 17 is_stmt 1 view .LVU1672
1549:Src/ble_e95.c ****                 ar_set_boardcast_params[V_TWO] = BLE_BROADCAST_SET;     /*flash
 5468              		.loc 3 1549 48 is_stmt 0 view .LVU1673
 5469 00d8 0922     		movs	r2, #9
 5470 00da 9A70     		strb	r2, [r3, #2]
1550:Src/ble_e95.c ****                 ar_set_boardcast_params[V_THREE] = L_TWO;
 5471              		.loc 3 1550 17 is_stmt 1 view .LVU1674
1550:Src/ble_e95.c ****                 ar_set_boardcast_params[V_THREE] = L_TWO;
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 207


 5472              		.loc 3 1550 50 is_stmt 0 view .LVU1675
 5473 00dc 0222     		movs	r2, #2
 5474 00de DA70     		strb	r2, [r3, #3]
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5475              		.loc 3 1551 17 is_stmt 1 view .LVU1676
 5476              	.LBB49:
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5477              		.loc 3 1551 21 view .LVU1677
 5478              	.LVL449:
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5479              		.loc 3 1551 29 is_stmt 0 view .LVU1678
 5480 00e0 0C46     		mov	r4, r1
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5481              		.loc 3 1551 17 view .LVU1679
 5482 00e2 06E0     		b	.L242
 5483              	.LVL450:
 5484              	.L243:
1553:Src/ble_e95.c ****                     printf("%02x\n", ar_set_boardcast_params[i]);
 5485              		.loc 3 1553 21 is_stmt 1 discriminator 3 view .LVU1680
 5486 00e4 574B     		ldr	r3, .L250+44
 5487 00e6 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 5488 00e8 5048     		ldr	r0, .L250+20
 5489 00ea FFF7FEFF 		bl	printf
 5490              	.LVL451:
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5491              		.loc 3 1551 88 discriminator 3 view .LVU1681
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5492              		.loc 3 1551 89 is_stmt 0 discriminator 3 view .LVU1682
 5493 00ee 0134     		adds	r4, r4, #1
 5494              	.LVL452:
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5495              		.loc 3 1551 89 discriminator 3 view .LVU1683
 5496 00f0 E4B2     		uxtb	r4, r4
 5497              	.LVL453:
 5498              	.L242:
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5499              		.loc 3 1551 41 is_stmt 1 discriminator 1 view .LVU1684
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5500              		.loc 3 1551 69 is_stmt 0 discriminator 1 view .LVU1685
 5501 00f2 544B     		ldr	r3, .L250+44
 5502 00f4 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5503              		.loc 3 1551 43 discriminator 1 view .LVU1686
 5504 00f6 D31C     		adds	r3, r2, #3
1551:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_boardcast_params[L_THREE]+L_FOUR); i++)
 5505              		.loc 3 1551 17 discriminator 1 view .LVU1687
 5506 00f8 A342     		cmp	r3, r4
 5507 00fa F3DA     		bge	.L243
 5508              	.LBE49:
1555:Src/ble_e95.c ****                 HAL_UART_Transmit(&hlpuart1, ar_set_boardcast_params, ar_set_boardcast_params[L_THR
 5509              		.loc 3 1555 17 is_stmt 1 view .LVU1688
 5510 00fc 40F6FF73 		movw	r3, #4095
 5511 0100 0432     		adds	r2, r2, #4
 5512 0102 5049     		ldr	r1, .L250+44
 5513 0104 4A48     		ldr	r0, .L250+24
 5514 0106 FFF7FEFF 		bl	HAL_UART_Transmit
 5515              	.LVL454:
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 208


1556:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5516              		.loc 3 1556 17 view .LVU1689
1556:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5517              		.loc 3 1556 28 is_stmt 0 view .LVU1690
 5518 010a 444B     		ldr	r3, .L250+4
 5519 010c 0022     		movs	r2, #0
 5520 010e 1A70     		strb	r2, [r3]
1557:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;     /**/
 5521              		.loc 3 1557 17 is_stmt 1 view .LVU1691
1557:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;     /**/
 5522              		.loc 3 1557 42 is_stmt 0 view .LVU1692
 5523 0110 484B     		ldr	r3, .L250+28
 5524 0112 0122     		movs	r2, #1
 5525 0114 1A70     		strb	r2, [r3]
1558:Src/ble_e95.c ****                 g_current_step = SET_E95_BROADCAST;     /**/
 5526              		.loc 3 1558 17 is_stmt 1 view .LVU1693
1558:Src/ble_e95.c ****                 g_current_step = SET_E95_BROADCAST;     /**/
 5527              		.loc 3 1558 32 is_stmt 0 view .LVU1694
 5528 0116 484B     		ldr	r3, .L250+32
 5529 0118 0222     		movs	r2, #2
 5530 011a 1A70     		strb	r2, [r3]
1559:Src/ble_e95.c ****                 printf("SET_E95_BROADCAST!");
 5531              		.loc 3 1559 17 is_stmt 1 view .LVU1695
 5532 011c 4A48     		ldr	r0, .L250+48
 5533 011e FFF7FEFF 		bl	printf
 5534              	.LVL455:
 5535 0122 BCE7     		b	.L230
 5536              	.LVL456:
 5537              	.L241:
1563:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5538              		.loc 3 1563 17 view .LVU1696
1563:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5539              		.loc 3 1563 42 is_stmt 0 view .LVU1697
 5540 0124 0023     		movs	r3, #0
 5541 0126 434A     		ldr	r2, .L250+28
 5542 0128 1370     		strb	r3, [r2]
1564:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5543              		.loc 3 1564 17 is_stmt 1 view .LVU1698
1564:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5544              		.loc 3 1564 28 is_stmt 0 view .LVU1699
 5545 012a 3C4A     		ldr	r2, .L250+4
 5546 012c 1370     		strb	r3, [r2]
1565:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5547              		.loc 3 1565 17 is_stmt 1 view .LVU1700
1565:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5548              		.loc 3 1565 32 is_stmt 0 view .LVU1701
 5549 012e 3C4A     		ldr	r2, .L250+8
 5550 0130 1370     		strb	r3, [r2]
1566:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5551              		.loc 3 1566 17 is_stmt 1 view .LVU1702
1566:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5552              		.loc 3 1566 32 is_stmt 0 view .LVU1703
 5553 0132 414A     		ldr	r2, .L250+32
 5554 0134 1370     		strb	r3, [r2]
1567:Src/ble_e95.c ****                 printf("SET BROADCAST FAILED,PLEASE CHECK BLE HARDWARE!\n");
 5555              		.loc 3 1567 17 is_stmt 1 view .LVU1704
 5556 0136 4548     		ldr	r0, .L250+52
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 209


 5557 0138 FFF7FEFF 		bl	puts
 5558              	.LVL457:
 5559 013c AFE7     		b	.L230
 5560              	.L235:
1575:Src/ble_e95.c ****             g_send_cmd_cnt++;
 5561              		.loc 3 1575 13 view .LVU1705
1575:Src/ble_e95.c ****             g_send_cmd_cnt++;
 5562              		.loc 3 1575 27 is_stmt 0 view .LVU1706
 5563 013e 384A     		ldr	r2, .L250+8
 5564 0140 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 5565 0142 0133     		adds	r3, r3, #1
 5566 0144 DBB2     		uxtb	r3, r3
 5567 0146 1370     		strb	r3, [r2]
1576:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
 5568              		.loc 3 1576 13 is_stmt 1 view .LVU1707
1576:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
 5569              		.loc 3 1576 31 is_stmt 0 view .LVU1708
 5570 0148 364A     		ldr	r2, .L250+12
 5571 014a 0021     		movs	r1, #0
 5572 014c 1180     		strh	r1, [r2]	@ movhi
1577:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
 5573              		.loc 3 1577 13 is_stmt 1 view .LVU1709
1577:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
 5574              		.loc 3 1577 15 is_stmt 0 view .LVU1710
 5575 014e 032B     		cmp	r3, #3
 5576 0150 29D8     		bhi	.L244
1579:Src/ble_e95.c ****                 ar_set_transmit_power[V_ZERO] = V_ONE;
 5577              		.loc 3 1579 17 is_stmt 1 view .LVU1711
1579:Src/ble_e95.c ****                 ar_set_transmit_power[V_ZERO] = V_ONE;
 5578              		.loc 3 1579 47 is_stmt 0 view .LVU1712
 5579 0152 3F4B     		ldr	r3, .L250+56
 5580 0154 0122     		movs	r2, #1
 5581 0156 1A70     		strb	r2, [r3]
1580:Src/ble_e95.c ****                 ar_set_transmit_power[V_ONE] = FRAM_SECOND_HEAD;
 5582              		.loc 3 1580 17 is_stmt 1 view .LVU1713
1580:Src/ble_e95.c ****                 ar_set_transmit_power[V_ONE] = FRAM_SECOND_HEAD;
 5583              		.loc 3 1580 46 is_stmt 0 view .LVU1714
 5584 0158 FC21     		movs	r1, #252
 5585 015a 5970     		strb	r1, [r3, #1]
1581:Src/ble_e95.c ****                 ar_set_transmit_power[V_TWO] = BLE_POWER_SET;     /*flash*/
 5586              		.loc 3 1581 17 is_stmt 1 view .LVU1715
1581:Src/ble_e95.c ****                 ar_set_transmit_power[V_TWO] = BLE_POWER_SET;     /*flash*/
 5587              		.loc 3 1581 46 is_stmt 0 view .LVU1716
 5588 015c 0B21     		movs	r1, #11
 5589 015e 9970     		strb	r1, [r3, #2]
1582:Src/ble_e95.c ****                 ar_set_transmit_power[V_THREE] = L_ONE;
 5590              		.loc 3 1582 17 is_stmt 1 view .LVU1717
1582:Src/ble_e95.c ****                 ar_set_transmit_power[V_THREE] = L_ONE;
 5591              		.loc 3 1582 48 is_stmt 0 view .LVU1718
 5592 0160 DA70     		strb	r2, [r3, #3]
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5593              		.loc 3 1583 17 is_stmt 1 view .LVU1719
 5594              	.LBB50:
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5595              		.loc 3 1583 21 view .LVU1720
 5596              	.LVL458:
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 210


 5597              		.loc 3 1583 29 is_stmt 0 view .LVU1721
 5598 0162 0024     		movs	r4, #0
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5599              		.loc 3 1583 17 view .LVU1722
 5600 0164 06E0     		b	.L245
 5601              	.LVL459:
 5602              	.L246:
1585:Src/ble_e95.c ****                     printf("%02x\n", ar_set_transmit_power[i]);
 5603              		.loc 3 1585 21 is_stmt 1 discriminator 3 view .LVU1723
 5604 0166 3A4B     		ldr	r3, .L250+56
 5605 0168 195D     		ldrb	r1, [r3, r4]	@ zero_extendqisi2
 5606 016a 3048     		ldr	r0, .L250+20
 5607 016c FFF7FEFF 		bl	printf
 5608              	.LVL460:
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5609              		.loc 3 1583 86 discriminator 3 view .LVU1724
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5610              		.loc 3 1583 87 is_stmt 0 discriminator 3 view .LVU1725
 5611 0170 0134     		adds	r4, r4, #1
 5612              	.LVL461:
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5613              		.loc 3 1583 87 discriminator 3 view .LVU1726
 5614 0172 E4B2     		uxtb	r4, r4
 5615              	.LVL462:
 5616              	.L245:
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5617              		.loc 3 1583 41 is_stmt 1 discriminator 1 view .LVU1727
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5618              		.loc 3 1583 67 is_stmt 0 discriminator 1 view .LVU1728
 5619 0174 364B     		ldr	r3, .L250+56
 5620 0176 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5621              		.loc 3 1583 43 discriminator 1 view .LVU1729
 5622 0178 D31C     		adds	r3, r2, #3
1583:Src/ble_e95.c ****                 for(uint8_t i = V_ZERO; i < (ar_set_transmit_power[L_THREE]+L_FOUR); i++)
 5623              		.loc 3 1583 17 discriminator 1 view .LVU1730
 5624 017a A342     		cmp	r3, r4
 5625 017c F3DA     		bge	.L246
 5626              	.LBE50:
1587:Src/ble_e95.c ****                 HAL_UART_Transmit(&hlpuart1, ar_set_transmit_power, ar_set_transmit_power[L_THREE]+
 5627              		.loc 3 1587 17 is_stmt 1 view .LVU1731
 5628 017e 40F6FF73 		movw	r3, #4095
 5629 0182 0432     		adds	r2, r2, #4
 5630 0184 3249     		ldr	r1, .L250+56
 5631 0186 2A48     		ldr	r0, .L250+24
 5632 0188 FFF7FEFF 		bl	HAL_UART_Transmit
 5633              	.LVL463:
1588:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5634              		.loc 3 1588 17 view .LVU1732
1588:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5635              		.loc 3 1588 28 is_stmt 0 view .LVU1733
 5636 018c 234B     		ldr	r3, .L250+4
 5637 018e 0022     		movs	r2, #0
 5638 0190 1A70     		strb	r2, [r3]
1589:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;    /**/
 5639              		.loc 3 1589 17 is_stmt 1 view .LVU1734
1589:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;    /**/
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 211


 5640              		.loc 3 1589 42 is_stmt 0 view .LVU1735
 5641 0192 284B     		ldr	r3, .L250+28
 5642 0194 0122     		movs	r2, #1
 5643 0196 1A70     		strb	r2, [r3]
1590:Src/ble_e95.c ****                 g_current_step = SET_E95_POWER;    /**/
 5644              		.loc 3 1590 17 is_stmt 1 view .LVU1736
1590:Src/ble_e95.c ****                 g_current_step = SET_E95_POWER;    /**/
 5645              		.loc 3 1590 32 is_stmt 0 view .LVU1737
 5646 0198 274B     		ldr	r3, .L250+32
 5647 019a 0322     		movs	r2, #3
 5648 019c 1A70     		strb	r2, [r3]
1591:Src/ble_e95.c ****                 printf("SET_E95_POWER!");
 5649              		.loc 3 1591 17 is_stmt 1 view .LVU1738
 5650 019e 2D48     		ldr	r0, .L250+60
 5651 01a0 FFF7FEFF 		bl	printf
 5652              	.LVL464:
 5653 01a4 7BE7     		b	.L230
 5654              	.LVL465:
 5655              	.L244:
1595:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5656              		.loc 3 1595 17 view .LVU1739
1595:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5657              		.loc 3 1595 42 is_stmt 0 view .LVU1740
 5658 01a6 0023     		movs	r3, #0
 5659 01a8 224A     		ldr	r2, .L250+28
 5660 01aa 1370     		strb	r3, [r2]
1596:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5661              		.loc 3 1596 17 is_stmt 1 view .LVU1741
1596:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5662              		.loc 3 1596 28 is_stmt 0 view .LVU1742
 5663 01ac 1B4A     		ldr	r2, .L250+4
 5664 01ae 1370     		strb	r3, [r2]
1597:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5665              		.loc 3 1597 17 is_stmt 1 view .LVU1743
1597:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5666              		.loc 3 1597 32 is_stmt 0 view .LVU1744
 5667 01b0 1B4A     		ldr	r2, .L250+8
 5668 01b2 1370     		strb	r3, [r2]
1598:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5669              		.loc 3 1598 17 is_stmt 1 view .LVU1745
1598:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5670              		.loc 3 1598 32 is_stmt 0 view .LVU1746
 5671 01b4 204A     		ldr	r2, .L250+32
 5672 01b6 1370     		strb	r3, [r2]
1599:Src/ble_e95.c ****                 printf("SET POWER FAILED,PLEASE CHECK BLE HARDWARE!\n");
 5673              		.loc 3 1599 17 is_stmt 1 view .LVU1747
 5674 01b8 2748     		ldr	r0, .L250+64
 5675 01ba FFF7FEFF 		bl	puts
 5676              	.LVL466:
 5677 01be 6EE7     		b	.L230
 5678              	.L233:
1606:Src/ble_e95.c ****             g_send_cmd_cnt++;
 5679              		.loc 3 1606 13 view .LVU1748
1606:Src/ble_e95.c ****             g_send_cmd_cnt++;
 5680              		.loc 3 1606 27 is_stmt 0 view .LVU1749
 5681 01c0 174A     		ldr	r2, .L250+8
 5682 01c2 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 212


 5683 01c4 0133     		adds	r3, r3, #1
 5684 01c6 DBB2     		uxtb	r3, r3
 5685 01c8 1370     		strb	r3, [r2]
1607:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
 5686              		.loc 3 1607 13 is_stmt 1 view .LVU1750
1607:Src/ble_e95.c ****             g_set_param_count = V_ZERO;
 5687              		.loc 3 1607 31 is_stmt 0 view .LVU1751
 5688 01ca 164A     		ldr	r2, .L250+12
 5689 01cc 0021     		movs	r1, #0
 5690 01ce 1180     		strh	r1, [r2]	@ movhi
1608:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
 5691              		.loc 3 1608 13 is_stmt 1 view .LVU1752
1608:Src/ble_e95.c ****             if(g_send_cmd_cnt <= BLE_SEND_CMD_MAX_CNT)
 5692              		.loc 3 1608 15 is_stmt 0 view .LVU1753
 5693 01d0 032B     		cmp	r3, #3
 5694 01d2 13D8     		bhi	.L247
1610:Src/ble_e95.c ****                 HAL_UART_Transmit(&hlpuart1, ar_e95_get_model, L_FIVE, 0xfff);
 5695              		.loc 3 1610 17 is_stmt 1 view .LVU1754
 5696 01d4 40F6FF73 		movw	r3, #4095
 5697 01d8 0522     		movs	r2, #5
 5698 01da 2049     		ldr	r1, .L250+68
 5699 01dc 1448     		ldr	r0, .L250+24
 5700 01de FFF7FEFF 		bl	HAL_UART_Transmit
 5701              	.LVL467:
1611:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5702              		.loc 3 1611 17 view .LVU1755
1611:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5703              		.loc 3 1611 28 is_stmt 0 view .LVU1756
 5704 01e2 0E4B     		ldr	r3, .L250+4
 5705 01e4 0022     		movs	r2, #0
 5706 01e6 1A70     		strb	r2, [r3]
1612:Src/ble_e95.c ****                 printf("SET_E95_POWER!");
 5707              		.loc 3 1612 17 is_stmt 1 view .LVU1757
 5708 01e8 1A48     		ldr	r0, .L250+60
 5709 01ea FFF7FEFF 		bl	printf
 5710              	.LVL468:
1613:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;    /**/
 5711              		.loc 3 1613 17 view .LVU1758
1613:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ONE;    /**/
 5712              		.loc 3 1613 42 is_stmt 0 view .LVU1759
 5713 01ee 114B     		ldr	r3, .L250+28
 5714 01f0 0122     		movs	r2, #1
 5715 01f2 1A70     		strb	r2, [r3]
1614:Src/ble_e95.c ****                 g_current_step = GET_E95_MODEL;     /**/
 5716              		.loc 3 1614 17 is_stmt 1 view .LVU1760
1614:Src/ble_e95.c ****                 g_current_step = GET_E95_MODEL;     /**/
 5717              		.loc 3 1614 32 is_stmt 0 view .LVU1761
 5718 01f4 104B     		ldr	r3, .L250+32
 5719 01f6 0422     		movs	r2, #4
 5720 01f8 1A70     		strb	r2, [r3]
 5721 01fa 50E7     		b	.L230
 5722              	.L247:
1618:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5723              		.loc 3 1618 17 is_stmt 1 view .LVU1762
1618:Src/ble_e95.c ****                 g_set_param_timeout_flag = V_ZERO;
 5724              		.loc 3 1618 42 is_stmt 0 view .LVU1763
 5725 01fc 0023     		movs	r3, #0
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 213


 5726 01fe 0D4A     		ldr	r2, .L250+28
 5727 0200 1370     		strb	r3, [r2]
1619:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5728              		.loc 3 1619 17 is_stmt 1 view .LVU1764
1619:Src/ble_e95.c ****                 g_set_step = V_ZERO;
 5729              		.loc 3 1619 28 is_stmt 0 view .LVU1765
 5730 0202 064A     		ldr	r2, .L250+4
 5731 0204 1370     		strb	r3, [r2]
1620:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5732              		.loc 3 1620 17 is_stmt 1 view .LVU1766
1620:Src/ble_e95.c ****                 g_send_cmd_cnt = V_ZERO;
 5733              		.loc 3 1620 32 is_stmt 0 view .LVU1767
 5734 0206 064A     		ldr	r2, .L250+8
 5735 0208 1370     		strb	r3, [r2]
1621:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5736              		.loc 3 1621 17 is_stmt 1 view .LVU1768
1621:Src/ble_e95.c ****                 g_current_step = V_ZERO;
 5737              		.loc 3 1621 32 is_stmt 0 view .LVU1769
 5738 020a 0B4A     		ldr	r2, .L250+32
 5739 020c 1370     		strb	r3, [r2]
1622:Src/ble_e95.c ****                 printf("GET MODEL FAILED,PLEASE CHECK BLE HARDWARE!\n");
 5740              		.loc 3 1622 17 is_stmt 1 view .LVU1770
 5741 020e 1448     		ldr	r0, .L250+72
 5742 0210 FFF7FEFF 		bl	puts
 5743              	.LVL469:
 5744              		.loc 3 1639 1 is_stmt 0 view .LVU1771
 5745 0214 43E7     		b	.L230
 5746              	.L251:
 5747 0216 00BF     		.align	2
 5748              	.L250:
 5749 0218 00000000 		.word	.LANCHOR35
 5750 021c 00000000 		.word	.LANCHOR27
 5751 0220 00000000 		.word	.LANCHOR26
 5752 0224 00000000 		.word	.LANCHOR25
 5753 0228 00000000 		.word	.LANCHOR2
 5754 022c 10000000 		.word	.LC23
 5755 0230 00000000 		.word	hlpuart1
 5756 0234 00000000 		.word	.LANCHOR23
 5757 0238 00000000 		.word	.LANCHOR24
 5758 023c 00000000 		.word	.LC101
 5759 0240 10000000 		.word	.LC102
 5760 0244 00000000 		.word	.LANCHOR3
 5761 0248 3C000000 		.word	.LC103
 5762 024c 50000000 		.word	.LC104
 5763 0250 00000000 		.word	.LANCHOR5
 5764 0254 80000000 		.word	.LC105
 5765 0258 90000000 		.word	.LC106
 5766 025c 00000000 		.word	.LANCHOR36
 5767 0260 BC000000 		.word	.LC107
 5768              		.cfi_endproc
 5769              	.LFE325:
 5771              		.global	g_read_dht22_flag
 5772              		.comm	acc_data,74,4
 5773              		.comm	acc_sample,18,4
 5774              		.global	g_alarm_set_num
 5775              		.global	ar_sn_num
 5776              		.global	g_ble_name_len
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 214


 5777              		.global	g_sn_data_len
 5778              		.global	g_iot_start_test
 5779              		.global	g_package_num
 5780              		.global	g_start_open_door_cnt
 5781              		.global	g_start_open_door_flag
 5782              		.global	g_open_one_door_flag
 5783              		.global	g_open_multiple_doors_num
 5784              		.global	ar_open_slot_num
 5785              		.global	ar_sn_buf
 5786              		.global	ar_e95_get_model
 5787              		.global	ar_ble_model
 5788              		.global	ar_set_transmit_power
 5789              		.global	ar_set_name_params
 5790              		.global	ar_set_boardcast_params
 5791              		.comm	rec_rtc_count_time,8,4
 5792              		.comm	set_rtc_date_time,8,4
 5793              		.comm	get_rtc_date_time,8,4
 5794              		.global	g_ble_transmit_power
 5795              		.global	g_ble_boardcost_time
 5796              		.global	new_protocol_fram
 5797              		.global	ar_ble_decrypt_buf
 5798              		.global	g_current_step
 5799              		.global	g_set_param_count
 5800              		.global	g_set_param_timeout_flag
 5801              		.global	g_send_cmd_cnt
 5802              		.global	g_e95_start_init
 5803              		.global	g_set_step
 5804              		.global	g_ble_e92_cmd
 5805              		.global	g_ble_e95_work_mode
 5806              		.global	ar_software_ver
 5807              		.global	ar_ble_name_buf
 5808              		.global	ar_response_buffer
 5809              		.global	g_usart1_rx_finish
 5810              		.global	g_usart1_tx_len
 5811              		.global	ar_usart1_rx_buffer
 5812              		.global	ar_usart1_tx_buffer
 5813              		.global	aes_key
 5814              		.comm	aes_test,192,4
 5815              		.section	.bss.ar_ble_decrypt_buf,"aw",%nobits
 5816              		.align	2
 5817              		.set	.LANCHOR21,. + 0
 5820              	ar_ble_decrypt_buf:
 5821 0000 00000000 		.space	64
 5821      00000000 
 5821      00000000 
 5821      00000000 
 5821      00000000 
 5822              		.section	.bss.ar_ble_model,"aw",%nobits
 5823              		.align	2
 5824              		.set	.LANCHOR28,. + 0
 5827              	ar_ble_model:
 5828 0000 00000000 		.space	20
 5828      00000000 
 5828      00000000 
 5828      00000000 
 5828      00000000 
 5829              		.section	.bss.ar_open_slot_num,"aw",%nobits
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 215


 5830              		.align	2
 5831              		.set	.LANCHOR16,. + 0
 5834              	ar_open_slot_num:
 5835 0000 000000   		.space	3
 5836              		.section	.bss.ar_response_buffer,"aw",%nobits
 5837              		.align	2
 5838              		.set	.LANCHOR29,. + 0
 5841              	ar_response_buffer:
 5842 0000 00000000 		.space	255
 5842      00000000 
 5842      00000000 
 5842      00000000 
 5842      00000000 
 5843              		.section	.bss.ar_set_boardcast_params,"aw",%nobits
 5844              		.align	2
 5845              		.set	.LANCHOR3,. + 0
 5848              	ar_set_boardcast_params:
 5849 0000 00000000 		.space	6
 5849      0000
 5850              		.section	.bss.ar_set_name_params,"aw",%nobits
 5851              		.align	2
 5852              		.set	.LANCHOR2,. + 0
 5855              	ar_set_name_params:
 5856 0000 00000000 		.space	24
 5856      00000000 
 5856      00000000 
 5856      00000000 
 5856      00000000 
 5857              		.section	.bss.ar_set_transmit_power,"aw",%nobits
 5858              		.align	2
 5859              		.set	.LANCHOR5,. + 0
 5862              	ar_set_transmit_power:
 5863 0000 00000000 		.space	5
 5863      00
 5864              		.section	.bss.ar_sn_buf,"aw",%nobits
 5865              		.align	2
 5866              		.set	.LANCHOR8,. + 0
 5869              	ar_sn_buf:
 5870 0000 00000000 		.space	38
 5870      00000000 
 5870      00000000 
 5870      00000000 
 5870      00000000 
 5871              		.section	.bss.ar_usart1_rx_buffer,"aw",%nobits
 5872              		.align	2
 5875              	ar_usart1_rx_buffer:
 5876 0000 00000000 		.space	255
 5876      00000000 
 5876      00000000 
 5876      00000000 
 5876      00000000 
 5877              		.section	.bss.ar_usart1_tx_buffer,"aw",%nobits
 5878              		.align	2
 5879              		.set	.LANCHOR22,. + 0
 5882              	ar_usart1_tx_buffer:
 5883 0000 00000000 		.space	255
 5883      00000000 
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 216


 5883      00000000 
 5883      00000000 
 5883      00000000 
 5884              		.section	.bss.g_ble_boardcost_time,"aw",%nobits
 5885              		.set	.LANCHOR4,. + 0
 5888              	g_ble_boardcost_time:
 5889 0000 00       		.space	1
 5890              		.section	.bss.g_ble_e92_cmd,"aw",%nobits
 5891              		.set	.LANCHOR14,. + 0
 5894              	g_ble_e92_cmd:
 5895 0000 00       		.space	1
 5896              		.section	.bss.g_ble_e95_work_mode,"aw",%nobits
 5897              		.set	.LANCHOR13,. + 0
 5900              	g_ble_e95_work_mode:
 5901 0000 00       		.space	1
 5902              		.section	.bss.g_ble_name_len,"aw",%nobits
 5903              		.set	.LANCHOR1,. + 0
 5906              	g_ble_name_len:
 5907 0000 00       		.space	1
 5908              		.section	.bss.g_ble_transmit_power,"aw",%nobits
 5909              		.set	.LANCHOR6,. + 0
 5912              	g_ble_transmit_power:
 5913 0000 00       		.space	1
 5914              		.section	.bss.g_current_step,"aw",%nobits
 5915              		.set	.LANCHOR24,. + 0
 5918              	g_current_step:
 5919 0000 00       		.space	1
 5920              		.section	.bss.g_iot_start_test,"aw",%nobits
 5921              		.set	.LANCHOR33,. + 0
 5924              	g_iot_start_test:
 5925 0000 00       		.space	1
 5926              		.section	.bss.g_open_multiple_doors_num,"aw",%nobits
 5927              		.set	.LANCHOR15,. + 0
 5930              	g_open_multiple_doors_num:
 5931 0000 00       		.space	1
 5932              		.section	.bss.g_open_one_door_flag,"aw",%nobits
 5933              		.set	.LANCHOR19,. + 0
 5936              	g_open_one_door_flag:
 5937 0000 00       		.space	1
 5938              		.section	.bss.g_package_num,"aw",%nobits
 5939              		.set	.LANCHOR20,. + 0
 5942              	g_package_num:
 5943 0000 00       		.space	1
 5944              		.section	.bss.g_read_dht22_flag,"aw",%nobits
 5945              		.set	.LANCHOR32,. + 0
 5948              	g_read_dht22_flag:
 5949 0000 00       		.space	1
 5950              		.section	.bss.g_send_cmd_cnt,"aw",%nobits
 5951              		.set	.LANCHOR26,. + 0
 5954              	g_send_cmd_cnt:
 5955 0000 00       		.space	1
 5956              		.section	.bss.g_set_param_count,"aw",%nobits
 5957              		.align	1
 5958              		.set	.LANCHOR25,. + 0
 5961              	g_set_param_count:
 5962 0000 0000     		.space	2
 5963              		.section	.bss.g_set_param_timeout_flag,"aw",%nobits
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 217


 5964              		.set	.LANCHOR23,. + 0
 5967              	g_set_param_timeout_flag:
 5968 0000 00       		.space	1
 5969              		.section	.bss.g_set_step,"aw",%nobits
 5970              		.set	.LANCHOR27,. + 0
 5973              	g_set_step:
 5974 0000 00       		.space	1
 5975              		.section	.bss.g_sn_data_len,"aw",%nobits
 5976              		.set	.LANCHOR9,. + 0
 5979              	g_sn_data_len:
 5980 0000 00       		.space	1
 5981              		.section	.bss.g_start_open_door_cnt,"aw",%nobits
 5982              		.align	1
 5983              		.set	.LANCHOR18,. + 0
 5986              	g_start_open_door_cnt:
 5987 0000 0000     		.space	2
 5988              		.section	.bss.g_start_open_door_flag,"aw",%nobits
 5989              		.set	.LANCHOR17,. + 0
 5992              	g_start_open_door_flag:
 5993 0000 00       		.space	1
 5994              		.section	.bss.g_usart1_rx_finish,"aw",%nobits
 5995              		.set	.LANCHOR34,. + 0
 5998              	g_usart1_rx_finish:
 5999 0000 00       		.space	1
 6000              		.section	.bss.g_usart1_tx_len,"aw",%nobits
 6001              		.set	.LANCHOR12,. + 0
 6004              	g_usart1_tx_len:
 6005 0000 00       		.space	1
 6006              		.section	.bss.lis2dh_config_t,"aw",%nobits
 6007              		.align	2
 6008              		.set	.LANCHOR7,. + 0
 6011              	lis2dh_config_t:
 6012 0000 00000000 		.space	4
 6013              		.section	.bss.new_protocol_fram,"aw",%nobits
 6014              		.align	2
 6015              		.set	.LANCHOR11,. + 0
 6018              	new_protocol_fram:
 6019 0000 00000000 		.space	274
 6019      00000000 
 6019      00000000 
 6019      00000000 
 6019      00000000 
 6020              		.section	.data.ar_ble_name_buf,"aw"
 6021              		.align	2
 6022              		.set	.LANCHOR0,. + 0
 6025              	ar_ble_name_buf:
 6026 0000 5A4C5F5A 		.ascii	"ZL_ZY\000"
 6026      5900
 6027 0006 00000000 		.space	14
 6027      00000000 
 6027      00000000 
 6027      0000
 6028              		.section	.data.ar_sn_num,"aw"
 6029              		.align	2
 6030              		.set	.LANCHOR10,. + 0
 6033              	ar_sn_num:
 6034 0000 3030302D 		.ascii	"000-0000000\000"
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 218


 6034      30303030 
 6034      30303000 
 6035 000c 00000000 		.space	24
 6035      00000000 
 6035      00000000 
 6035      00000000 
 6035      00000000 
 6036              		.section	.data.ar_software_ver,"aw"
 6037              		.align	2
 6038              		.set	.LANCHOR30,. + 0
 6041              	ar_software_ver:
 6042 0000 56312E31 		.ascii	"V1.1.4.210820\000"
 6042      2E342E32 
 6042      31303832 
 6042      3000
 6043              		.section	.data.g_alarm_set_num,"aw"
 6044              		.set	.LANCHOR31,. + 0
 6047              	g_alarm_set_num:
 6048 0000 06       		.byte	6
 6049              		.section	.data.g_e95_start_init,"aw"
 6050              		.set	.LANCHOR35,. + 0
 6053              	g_e95_start_init:
 6054 0000 01       		.byte	1
 6055              		.section	.rodata.aes_key,"a"
 6056              		.align	2
 6059              	aes_key:
 6060 0000 E7B9F9BD 		.ascii	"\347\271\371\275\354\024\260'I\003\254\030\034\010\037"
 6060      EC14B027 
 6060      4903AC18 
 6060      1C081F
 6061 000f CA       		.ascii	"\312"
 6062              		.section	.rodata.ar_e95_get_model,"a"
 6063              		.align	2
 6064              		.set	.LANCHOR36,. + 0
 6067              	ar_e95_get_model:
 6068 0000 01FC1801 		.ascii	"\001\374\030\001\000"
 6068      00
 6069              		.text
 6070              	.Letext0:
 6071              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6072              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6073              		.file 6 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6074              		.file 7 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\lib\\gcc\\arm-none-eabi
 6075              		.file 8 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6076              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 6077              		.file 10 "Inc/ble_e95.h"
 6078              		.file 11 "Inc/global.h"
 6079              		.file 12 "Inc/aes.h"
 6080              		.file 13 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l471xx.h"
 6081              		.file 14 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 6082              		.file 15 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 6083              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 6084              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 6085              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 6086              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 6087              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_flash.h"
 6088              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 219


 6089              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 6090              		.file 23 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 6091              		.file 24 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 6092              		.file 25 "Inc/main.h"
 6093              		.file 26 "Inc/user_gpio.h"
 6094              		.file 27 "Inc/usart.h"
 6095              		.file 28 "Inc/spi.h"
 6096              		.file 29 "Inc/adc.h"
 6097              		.file 30 "Inc/i2c.h"
 6098              		.file 31 "Inc/pcf85263.h"
 6099              		.file 32 "Inc/DHT22.h"
 6100              		.file 33 "Inc/lis2dh.h"
 6101              		.file 34 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 6102              		.file 35 "Inc/w25q64.h"
 6103              		.file 36 "<built-in>"
 6104              		.file 37 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 6105              		.file 38 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 220


DEFINED SYMBOLS
                            *ABS*:00000000 ble_e95.c
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:18     .text.__NVIC_SystemReset:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:25     .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:88     .text.__NVIC_SystemReset:0000001c $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:94     .text.ble_e95_reset:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:101    .text.ble_e95_reset:00000000 ble_e95_reset
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:139    .text.ble_e95_reset:00000028 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:144    .text.xor_check:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:151    .text.xor_check:00000000 xor_check
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:237    .rodata.ble_load_name.str1.4:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:271    .text.ble_load_name:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:278    .text.ble_load_name:00000000 ble_load_name
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:754    .text.ble_load_name:00000244 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:782    .rodata.uart1_response_computer.str1.4:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:792    .text.uart1_response_computer:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:799    .text.uart1_response_computer:00000000 uart1_response_computer
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:976    .text.uart1_response_computer:000000c0 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:985    .rodata.memcpy_buf_to_strcut.str1.4:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1010   .text.memcpy_buf_to_strcut:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1017   .text.memcpy_buf_to_strcut:00000000 memcpy_buf_to_strcut
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1286   .text.memcpy_buf_to_strcut:0000010c $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1300   .rodata.usart1_recv_data_check.str1.4:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1385   .text.usart1_recv_data_check:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1392   .text.usart1_recv_data_check:00000000 usart1_recv_data_check
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1711   .text.usart1_recv_data_check:00000158 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1907   .text.usart1_recv_data_check:00000210 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1942   .rodata.open_multiple_doors_fun.str1.4:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1949   .text.open_multiple_doors_fun:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1956   .text.open_multiple_doors_fun:00000000 open_multiple_doors_fun
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2132   .text.open_multiple_doors_fun:000000cc $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2145   .text.lis2dh_config_save:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2152   .text.lis2dh_config_save:00000000 lis2dh_config_save
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2202   .text.lis2dh_config_save:00000030 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2207   .rodata.usart1_protocol_handle.str1.4:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2355   .text.usart1_protocol_handle:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2362   .text.usart1_protocol_handle:00000000 usart1_protocol_handle
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2418   .text.usart1_protocol_handle:00000040 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2436   .text.usart1_protocol_handle:00000052 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2743   .text.usart1_protocol_handle:000001bc $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2768   .text.usart1_protocol_handle:000001ee $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2944   .text.usart1_protocol_handle:000002a0 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:2978   .text.usart1_protocol_handle:00000314 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:3613   .text.usart1_protocol_handle:00000600 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:3637   .text.usart1_protocol_handle:00000650 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:4326   .text.usart1_protocol_handle:00000940 $d
                            *COM*:00000008 set_rtc_date_time
                            *COM*:00000008 get_rtc_date_time
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:4351   .text.usart1_protocol_handle:00000998 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:4997   .text.usart1_protocol_handle:00000c88 $d
                            *COM*:00000012 acc_sample
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5037   .text.usart1_protocol_handle:00000d10 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5221   .text.usart1_protocol_handle:00000de0 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5242   .rodata.ble_e92_set_fun.str1.4:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5264   .text.ble_e92_set_fun:00000000 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5271   .text.ble_e92_set_fun:00000000 ble_e92_set_fun
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5299   .text.ble_e92_set_fun:00000018 $d
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 221


C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5303   .text.ble_e92_set_fun:00000020 $t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5749   .text.ble_e92_set_fun:00000218 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5948   .bss.g_read_dht22_flag:00000000 g_read_dht22_flag
                            *COM*:0000004a acc_data
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6047   .data.g_alarm_set_num:00000000 g_alarm_set_num
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6033   .data.ar_sn_num:00000000 ar_sn_num
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5906   .bss.g_ble_name_len:00000000 g_ble_name_len
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5979   .bss.g_sn_data_len:00000000 g_sn_data_len
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5924   .bss.g_iot_start_test:00000000 g_iot_start_test
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5942   .bss.g_package_num:00000000 g_package_num
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5986   .bss.g_start_open_door_cnt:00000000 g_start_open_door_cnt
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5992   .bss.g_start_open_door_flag:00000000 g_start_open_door_flag
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5936   .bss.g_open_one_door_flag:00000000 g_open_one_door_flag
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5930   .bss.g_open_multiple_doors_num:00000000 g_open_multiple_doors_num
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5834   .bss.ar_open_slot_num:00000000 ar_open_slot_num
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5869   .bss.ar_sn_buf:00000000 ar_sn_buf
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6067   .rodata.ar_e95_get_model:00000000 ar_e95_get_model
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5827   .bss.ar_ble_model:00000000 ar_ble_model
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5862   .bss.ar_set_transmit_power:00000000 ar_set_transmit_power
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5855   .bss.ar_set_name_params:00000000 ar_set_name_params
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5848   .bss.ar_set_boardcast_params:00000000 ar_set_boardcast_params
                            *COM*:00000008 rec_rtc_count_time
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5912   .bss.g_ble_transmit_power:00000000 g_ble_transmit_power
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5888   .bss.g_ble_boardcost_time:00000000 g_ble_boardcost_time
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6018   .bss.new_protocol_fram:00000000 new_protocol_fram
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5820   .bss.ar_ble_decrypt_buf:00000000 ar_ble_decrypt_buf
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5918   .bss.g_current_step:00000000 g_current_step
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5961   .bss.g_set_param_count:00000000 g_set_param_count
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5967   .bss.g_set_param_timeout_flag:00000000 g_set_param_timeout_flag
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5954   .bss.g_send_cmd_cnt:00000000 g_send_cmd_cnt
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6053   .data.g_e95_start_init:00000000 g_e95_start_init
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5973   .bss.g_set_step:00000000 g_set_step
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5894   .bss.g_ble_e92_cmd:00000000 g_ble_e92_cmd
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5900   .bss.g_ble_e95_work_mode:00000000 g_ble_e95_work_mode
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6041   .data.ar_software_ver:00000000 ar_software_ver
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6025   .data.ar_ble_name_buf:00000000 ar_ble_name_buf
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5841   .bss.ar_response_buffer:00000000 ar_response_buffer
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5998   .bss.g_usart1_rx_finish:00000000 g_usart1_rx_finish
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6004   .bss.g_usart1_tx_len:00000000 g_usart1_tx_len
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5875   .bss.ar_usart1_rx_buffer:00000000 ar_usart1_rx_buffer
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5882   .bss.ar_usart1_tx_buffer:00000000 ar_usart1_tx_buffer
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6059   .rodata.aes_key:00000000 aes_key
                            *COM*:000000c0 aes_test
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5816   .bss.ar_ble_decrypt_buf:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5823   .bss.ar_ble_model:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5830   .bss.ar_open_slot_num:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5837   .bss.ar_response_buffer:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5844   .bss.ar_set_boardcast_params:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5851   .bss.ar_set_name_params:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5858   .bss.ar_set_transmit_power:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5865   .bss.ar_sn_buf:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5872   .bss.ar_usart1_rx_buffer:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5878   .bss.ar_usart1_tx_buffer:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5889   .bss.g_ble_boardcost_time:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5895   .bss.g_ble_e92_cmd:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5901   .bss.g_ble_e95_work_mode:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5907   .bss.g_ble_name_len:00000000 $d
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 222


C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5913   .bss.g_ble_transmit_power:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5919   .bss.g_current_step:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5925   .bss.g_iot_start_test:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5931   .bss.g_open_multiple_doors_num:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5937   .bss.g_open_one_door_flag:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5943   .bss.g_package_num:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5949   .bss.g_read_dht22_flag:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5955   .bss.g_send_cmd_cnt:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5957   .bss.g_set_param_count:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5968   .bss.g_set_param_timeout_flag:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5974   .bss.g_set_step:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5980   .bss.g_sn_data_len:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5982   .bss.g_start_open_door_cnt:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5993   .bss.g_start_open_door_flag:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:5999   .bss.g_usart1_rx_finish:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6005   .bss.g_usart1_tx_len:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6007   .bss.lis2dh_config_t:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6011   .bss.lis2dh_config_t:00000000 lis2dh_config_t
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6014   .bss.new_protocol_fram:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6021   .data.ar_ble_name_buf:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6029   .data.ar_sn_num:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6037   .data.ar_software_ver:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6056   .rodata.aes_key:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:6063   .rodata.ar_e95_get_model:00000000 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1736   .text.usart1_recv_data_check:00000171 $d
C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s:1736   .text.usart1_recv_data_check:00000172 $t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_Delay
W25Q16_HighSpeedBufferRead
puts
printf
lis2dh_set_threshold
memcpy
strlen
putchar
memset
Encrypt
HAL_UART_Transmit
hlpuart1
Decrypt
door_control_index
W25Q16_SectorErase_4KByte
W25Q16_PageWrite
door_status_refresh
door_status_index
g_ble_connect_count
g_door_stat
g_stdoor_stat
get_all_goods_state_fun
get_one_good_state_fun
HAL_GPIO_ReadPin
get_adc3_value
g_all_goods_status
g_item_stat
g_lock_number
ARM GAS  C:\Users\LY\AppData\Local\Temp\ccaSyMCH.s 			page 223


ar_get_voltage_value
pcf85263_set_time
pcf85263_write_data
pcf85263_query_time
HAL_NVIC_DisableIRQ
read_dht22_RH
HAL_NVIC_EnableIRQ
g_temp
g_hump
lis2dh_get_threshold
filter_acc
g_start_http_flag
