{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541708193606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541708193607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 15:16:33 2018 " "Processing started: Thu Nov 08 15:16:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541708193607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708193607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708193607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541708194330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1541708194330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 4 4 " "Found 4 design units, including 4 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708218773 ""} { "Info" "ISGN_ENTITY_NAME" "2 gated_d_latch " "Found entity 2: gated_d_latch" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708218773 ""} { "Info" "ISGN_ENTITY_NAME" "3 ped_flip_flop " "Found entity 3: ped_flip_flop" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708218773 ""} { "Info" "ISGN_ENTITY_NAME" "4 Part5 " "Found entity 4: Part5" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541708218773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 Part5.v(96) " "Verilog HDL Always Construct warning at Part5.v(96): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] Part5.v(99) " "Inferred latch for \"out2\[0\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] Part5.v(99) " "Inferred latch for \"out2\[1\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] Part5.v(99) " "Inferred latch for \"out2\[2\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] Part5.v(99) " "Inferred latch for \"out2\[3\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] Part5.v(99) " "Inferred latch for \"out2\[4\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] Part5.v(99) " "Inferred latch for \"out2\[5\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] Part5.v(99) " "Inferred latch for \"out2\[6\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] Part5.v(99) " "Inferred latch for \"out2\[7\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] Part5.v(99) " "Inferred latch for \"out2\[8\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] Part5.v(99) " "Inferred latch for \"out2\[9\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] Part5.v(99) " "Inferred latch for \"out2\[10\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] Part5.v(99) " "Inferred latch for \"out2\[11\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] Part5.v(99) " "Inferred latch for \"out2\[12\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] Part5.v(99) " "Inferred latch for \"out2\[13\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] Part5.v(99) " "Inferred latch for \"out2\[14\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] Part5.v(99) " "Inferred latch for \"out2\[15\]\" at Part5.v(99)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218820 "|Part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ped_flip_flop ped_flip_flop:bit0 " "Elaborating entity \"ped_flip_flop\" for hierarchy \"ped_flip_flop:bit0\"" {  } { { "Part5.v" "bit0" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541708218836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_d_latch ped_flip_flop:bit0\|gated_d_latch:latch_1 " "Elaborating entity \"gated_d_latch\" for hierarchy \"ped_flip_flop:bit0\|gated_d_latch:latch_1\"" {  } { { "Part5.v" "latch_1" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541708218836 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Part5.v(35) " "Verilog HDL Always Construct warning at Part5.v(35): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541708218836 "|Part5|ped_flip_flop:bit0|gated_d_latch:latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Part5.v(36) " "Inferred latch for \"Q\" at Part5.v(36)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708218836 "|Part5|ped_flip_flop:bit0|gated_d_latch:latch_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:disp0 " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:disp0\"" {  } { { "Part5.v" "disp0" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541708218852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541708219790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541708220492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541708220492 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541708220726 "|Part5|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541708220726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541708220726 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541708220726 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541708220726 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541708220726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541708220772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 15:17:00 2018 " "Processing ended: Thu Nov 08 15:17:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541708220772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541708220772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541708220772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541708220772 ""}
