# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.000256 1024 4.5 910 90880 5.53725 4.40954 91.5558 131.174 232.787 232.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.000256 1024 4.5 910 90432 5.54582 4.40701 104.637 130.93 245.63 245.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.000256 1024 4.5 910 90560 5.51866 4.3961 108.698 130.732 249.453 249.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.000256 1024 4.5 910 90624 5.52179 4.40131 103.01 131.219 244.258 244.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.000256 1024 4.5 910 90400 5.55622 4.40128 106.161 130.647 246.869 246.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.000256 1024 4.5 910 90496 5.52595 4.39062 107.989 130.686 248.702 248.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.000256 1024 4.5 910 90720 5.5504 4.4073 106.617 131.109 247.794 247.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.000256 1024 4.5 910 90624 5.5239 4.39507 105.635 130.799 246.462 246.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.000256 1024 4.5 910 89856 5.49661 4.37254 103.88 130.316 244.174 244.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.000256 1024 4.5 910 89600 5.52547 4.38272 110.442 130.241 250.699 250.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.000256 1024 4.5 910 90112 5.53382 4.4032 128.029 131.084 269.159 269.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 0.000256 1024 4.5 915 90752 5.53002 4.40195 90.0641 131.086 231.196 231.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.000256 1024 4.5 915 90720 5.56086 4.41181 93.3131 131.22 234.618 234.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.000256 1024 4.5 915 90624 5.53168 4.40522 91.1668 131.14 232.356 232.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.000256 1024 4.5 915 90496 5.5488 4.40525 92.713 131.038 233.814 233.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.000256 1024 4.5 915 90624 5.53533 4.40707 95.4361 131.05 236.534 236.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.000256 1024 4.5 915 90432 5.54106 4.40467 107.427 130.769 248.249 248.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.000256 1024 4.5 915 90240 5.52438 4.39459 105.518 130.715 246.264 246.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.000256 1024 4.5 915 90624 5.52586 4.40346 112.294 131.205 253.536 253.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.000256 1024 4.5 915 90400 5.54867 4.40003 112.294 130.617 252.969 253.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.000256 1024 4.5 915 90048 5.53674 4.38746 113.297 130.81 254.139 254.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.000256 1024 4.5 915 90240 5.54701 4.41107 110.386 131.126 251.577 251.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.000256 1024 4.5 915 90112 5.52976 4.39312 105.276 130.811 246.12 246.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.000256 1024 4.5 915 89856 5.50106 4.37088 121.639 130.303 261.924 262.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.000256 1024 4.5 915 89600 5.52352 4.38013 122.848 130.34 263.202 263.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.000256 1024 4.5 915 90112 5.53779 4.39981 111.908 131.063 253.018 253.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.000256 1024 4.5 920 90752 5.53597 4.40115 87.7595 131.131 228.938 229.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.000256 1024 4.5 920 90880 5.55869 4.41344 96.0707 131.43 237.586 237.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.000256 1024 4.5 920 90816 5.53997 4.40403 91.9245 131.055 233.032 233.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.000256 1024 4.5 920 90720 5.54378 4.40547 92.0205 130.895 232.974 233.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.000256 1024 4.5 920 90624 5.5384 4.40806 91.8417 131.18 233.079 233.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.000256 1024 4.5 920 90432 5.55213 4.41091 113.554 130.78 254.407 254.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.000256 1024 4.5 920 90432 5.53533 4.3991 81.4959 130.918 222.463 222.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.000256 1024 4.5 920 90560 5.52346 4.39283 110.044 130.834 250.903 251.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.000256 1024 4.5 920 90240 5.52304 4.39706 79.2831 130.949 220.263 220.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.000256 1024 4.5 920 90624 5.52141 4.40294 103.455 131.195 244.684 244.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.000256 1024 4.5 920 89856 5.50262 4.37862 74.6386 130.305 214.933 215.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.000256 1024 4.5 920 90400 5.55306 4.40115 107.036 130.748 247.85 247.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.000256 1024 4.5 920 89600 5.52755 4.3857 78.7388 130.369 219.13 219.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.000256 1024 4.5 920 90496 5.52144 4.38624 134.885 130.684 275.587 275.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.000256 1024 4.5 920 89600 5.49715 4.37043 89.3113 130.255 229.541 229.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.000256 1024 4.5 920 90720 5.54656 4.40819 130.631 130.981 271.677 271.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.000256 1024 4.5 920 90240 5.50982 4.38166 90.7042 130.519 231.224 231.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.000256 1024 4.5 920 90112 5.52819 4.39091 125.715 130.794 266.535 266.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.000256 1024 4.5 920 90112 5.53562 4.4032 87.7228 131.089 228.865 228.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.000256 1024 4.5 920 89856 5.49683 4.37174 109.582 130.316 249.881 249.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.000256 1024 4.5 920 89088 5.52752 4.38698 80.1064 130.548 220.675 220.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.000256 1024 4.5 920 89600 5.52509 4.38637 114.16 131.526 255.707 255.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.000256 1024 4.5 920 88000 5.48717 4.3561 84.2668 129.55 223.77 223.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.000256 1024 4.5 912 90752 5.5265 4.40333 84.6121 131.008 225.66 225.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.000256 1024 4.5 912 90720 5.55405 4.4143 89.828 131.23 231.137 231.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.000256 1024 4.5 912 90624 5.53226 4.40842 88.7893 131.032 229.875 229.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.000256 1024 4.5 912 90624 5.52755 4.40522 60.9734 131.218 202.234 202.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.000256 1024 4.5 912 90496 5.53891 4.4073 96.8973 130.897 237.851 237.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.000256 1024 4.5 912 90048 5.52454 4.38656 67.3448 130.703 208.071 208.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.000256 1024 4.5 912 90624 5.53434 4.40842 99.1547 131.159 240.367 240.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.000256 1024 4.5 912 90112 5.5279 4.39462 67.8304 130.793 208.654 208.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.000256 1024 4.5 912 90432 5.54749 4.40928 107.909 130.803 248.773 248.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.000256 1024 4.5 912 90432 5.52883 4.40342 77.862 131.009 218.912 219.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.000256 1024 4.5 912 90240 5.52394 4.39296 103.722 130.748 244.498 244.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.000256 1024 4.5 912 90240 5.51667 4.39296 76.6538 130.836 217.509 217.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.000256 1024 4.5 912 90624 5.52464 4.40298 130.418 131.097 271.55 271.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.000256 1024 4.5 912 89856 5.50538 4.37066 85.4644 130.303 225.751 225.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.000256 1024 4.5 912 90400 5.54614 4.40115 128.825 130.646 269.525 269.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.000256 1024 4.5 912 89600 5.52186 4.37955 88.974 130.354 229.342 229.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.000256 1024 4.5 912 90048 5.52346 4.39056 124.843 130.808 265.681 265.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.000256 1024 4.5 912 89600 5.50506 4.37181 85.3992 130.233 225.62 225.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.000256 1024 4.5 912 90240 5.54941 4.40957 121.493 131.106 262.668 262.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.000256 1024 4.5 912 89280 5.52762 4.38554 81.4318 130.519 221.976 222.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.000256 1024 4.5 912 90112 5.52608 4.39302 116.587 130.919 257.536 257.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.000256 1024 4.5 912 90112 5.52912 4.40195 81.5356 130.992 222.571 222.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.000256 1024 4.5 925 90752 5.5321 4.3991 96.7641 131.135 237.944 238.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.000256 1024 4.5 925 90720 5.5591 4.4112 87.6729 131.126 228.881 228.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.000256 1024 4.5 925 90240 5.53437 4.3929 60.5107 130.729 201.279 201.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.000256 1024 4.5 925 90624 5.5344 4.40566 93.3295 131.031 234.409 234.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.000256 1024 4.5 925 90624 5.52762 4.40474 64.587 131.206 205.831 205.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.000256 1024 4.5 925 90496 5.5449 4.4064 100.222 131.021 241.303 241.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.000256 1024 4.5 925 90048 5.52701 4.39222 66.7655 130.784 207.58 207.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.000256 1024 4.5 925 90624 5.53005 4.40806 104.415 131.074 245.537 245.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.000256 1024 4.5 925 90112 5.5287 4.39501 70.6863 130.795 211.514 211.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.000256 1024 4.5 925 90432 5.5503 4.40525 110.606 130.81 251.485 251.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.000256 1024 4.5 925 90432 5.53533 4.40579 82.1555 130.904 223.107 223.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.000256 1024 4.5 925 90240 5.52794 4.39706 106.847 130.856 247.736 247.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.000256 1024 4.5 925 90240 5.5256 4.39501 77.2898 130.956 218.272 218.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.000256 1024 4.5 925 90624 5.52269 4.40061 128.461 132.376 270.869 270.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.000256 1024 4.5 925 89856 5.49898 4.37258 87.6013 130.206 227.789 227.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.000256 1024 4.5 925 90400 5.5568 4.40102 129.236 130.668 269.974 270.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.000256 1024 4.5 925 89600 5.51974 4.38403 88.9009 130.356 229.27 229.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.000256 1024 4.5 925 90048 5.52602 4.38906 123.95 130.81 264.785 264.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.000256 1024 4.5 925 89600 5.49043 4.37056 84.2583 130.357 224.585 224.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.000256 1024 4.5 925 90240 5.55405 4.41094 119.377 130.978 260.427 260.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.000256 1024 4.5 925 89280 5.52554 4.38272 82.1504 130.497 222.667 222.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.000256 1024 4.5 925 90112 5.53603 4.39363 117.418 130.817 258.272 258.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.000256 1024 4.5 925 90112 5.5337 4.40115 84.0958 130.964 225.107 225.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.000256 1024 4.5 928 90496 5.53328 4.39942 85.7592 131.099 226.899 226.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 0.000256 1024 4.5 928 90368 5.52906 4.40934 58.6105 131.162 199.816 199.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.000256 1024 4.5 928 90560 5.55779 4.41482 88.9312 131.212 230.225 230.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.000256 1024 4.5 928 90240 5.52691 4.39498 60.4323 130.849 201.313 201.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.000256 1024 4.5 928 90432 5.53296 4.40749 96.3195 131.122 237.488 237.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.000256 1024 4.5 928 90240 5.52966 4.4032 64.2175 131.199 205.463 205.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.000256 1024 4.5 928 90272 5.54314 4.40739 93.3649 130.926 234.353 234.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.000256 1024 4.5 928 90048 5.53613 4.38762 62.8195 130.684 203.541 203.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.000256 1024 4.5 928 90048 5.56349 4.41421 54.1051 131.06 195.252 195.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.000256 1024 4.5 928 90368 5.53165 4.40896 94.7115 131.163 235.924 236.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.000256 1024 4.5 928 90112 5.53056 4.39466 66.7631 130.888 207.684 207.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.000256 1024 4.5 928 89088 5.508 4.37043 55.6841 130.18 195.852 195.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.000256 1024 4.5 928 90144 5.54973 4.4096 132.368 130.907 273.344 273.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.000256 1024 4.5 928 89856 5.53427 4.40582 86.657 130.888 227.593 227.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.000256 1024 4.5 928 88992 5.53514 4.38051 72.7413 130.218 212.98 213.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.000256 1024 4.5 928 90240 5.52947 4.39606 124.221 130.75 265.009 265.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.000256 1024 4.5 928 90240 5.52176 4.39354 87.6924 130.834 228.555 228.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.000256 1024 4.5 928 89280 5.52883 4.38061 71.3948 131.794 213.207 213.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.000256 1024 4.5 928 90240 5.52739 4.40128 117.512 131.17 258.725 258.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.000256 1024 4.5 928 89088 5.50707 4.3729 78.691 130.167 218.847 218.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.000256 1024 4.5 928 88704 5.52048 4.37533 70.5958 130.304 210.908 211.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.000256 1024 4.5 928 90000 5.54746 4.40307 118.032 130.745 258.841 258.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.000256 1024 4.5 928 89600 5.52298 4.37846 82.9308 130.244 223.182 223.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.000256 1024 4.5 928 90000 5.57482 4.41338 72.2837 130.92 213.311 213.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.000256 1024 4.5 928 90048 5.52752 4.38966 113.494 130.659 254.186 254.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.000256 1024 4.5 928 89600 5.49274 4.37238 81.2562 130.239 221.472 221.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.000256 1024 4.5 928 88704 5.52944 4.3785 68.0678 130.492 208.576 208.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.000256 1024 4.5 928 90240 5.55091 4.41085 111.26 131.123 252.451 252.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.000256 1024 4.5 928 89280 5.5279 4.3871 82.0616 130.635 222.723 222.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.000256 1024 4.5 928 89280 5.51523 4.37917 69.4761 130.135 209.617 209.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.000256 1024 4.5 928 90112 5.52582 4.3984 113.059 130.818 253.912 254.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.000256 1024 4.5 928 90112 5.53171 4.40416 81.1445 131.073 222.263 222.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.000256 1024 4.5 928 89088 5.52675 4.38451 71.1032 130.549 211.675 211.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.000256 1024 4.5 920 90368 5.5288 4.39776 87.7374 131.005 228.779 228.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.000256 1024 4.5 920 90368 5.53485 4.40963 58.8977 131.05 199.997 200.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.000256 1024 4.5 920 90400 5.55648 4.41344 97.8839 131.236 239.198 239.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.000256 1024 4.5 920 89920 5.52662 4.39907 66.5732 130.828 207.436 207.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.000256 1024 4.5 920 90240 5.55763 4.4096 57.1436 131.112 198.336 198.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.000256 1024 4.5 920 90432 5.53994 4.40867 91.8679 131.12 233.047 233.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.000256 1024 4.5 920 90240 5.54173 4.40243 63.712 131.21 204.974 205.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.000256 1024 4.5 920 89856 5.53488 4.39968 53.3588 130.998 194.399 194.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.000256 1024 4.5 920 90272 5.54368 4.40525 129.775 130.892 270.722 270.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.000256 1024 4.5 920 90048 5.5263 4.38794 83.3252 130.775 224.124 224.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.000256 1024 4.5 920 90048 5.55827 4.41344 69.4812 131.173 210.731 210.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.000256 1024 4.5 920 90368 5.53126 4.4073 119.611 131.163 260.825 260.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.000256 1024 4.5 920 90112 5.53005 4.39338 79.3387 130.81 220.18 220.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.000256 1024 4.5 920 89088 5.50691 4.36758 64.7313 130.192 204.906 205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.000256 1024 4.5 920 90144 5.55222 4.40736 122.788 130.782 263.637 263.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.000256 1024 4.5 920 89856 5.53926 4.40093 83.2845 131.004 224.335 224.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.000256 1024 4.5 920 88992 5.53322 4.38467 73.4368 130.222 213.686 213.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.000256 1024 4.5 920 88704 5.52477 4.37862 66.5568 130.303 206.877 206.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.000256 1024 4.5 920 89920 5.53699 4.39478 117.051 130.842 257.932 258.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.000256 1024 4.5 920 89600 5.53958 4.38995 81.4051 130.95 222.391 222.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.000256 1024 4.5 920 89280 5.5247 4.38285 71.2434 130.634 211.897 211.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.000256 1024 4.5 920 89600 5.55363 4.4073 67.5731 131.165 208.807 208.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.000256 1024 4.5 920 90240 5.53504 4.40374 110.068 131.114 251.233 251.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.000256 1024 4.5 920 89088 5.50717 4.37155 79.5188 130.194 219.7 219.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.000256 1024 4.5 920 88704 5.52064 4.37248 68.3734 130.341 208.715 208.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.000256 1024 4.5 920 89088 5.52682 4.37862 64.9801 130.438 205.434 205.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.000256 1024 4.5 920 90000 5.56195 4.3991 112.639 130.621 253.331 253.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.000256 1024 4.5 920 89600 5.5201 4.3847 82.0751 130.267 222.359 222.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.000256 1024 4.5 920 90000 5.56608 4.41152 70.1356 130.903 211.123 211.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.000256 1024 4.5 920 88000 5.48538 4.35363 66.1462 129.569 205.66 205.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.000256 1024 4.5 912 90240 5.52682 4.40374 94.3916 131.098 235.529 235.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.000256 1024 4.5 912 90112 5.54307 4.40698 62.6101 131.16 203.829 203.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 0.000256 1024 4.5 912 90240 5.53853 4.40064 54.1948 131.205 195.447 195.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.000256 1024 4.5 912 90240 5.55776 4.41158 92.0194 131.112 233.208 233.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.000256 1024 4.5 912 89920 5.52723 4.39091 62.9371 130.834 203.798 203.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.000256 1024 4.5 912 89760 5.57005 4.41338 53.1531 131.122 194.371 194.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.000256 1024 4.5 912 90240 5.54141 4.40934 125.25 130.998 266.309 266.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.000256 1024 4.5 912 90240 5.52976 4.40563 80.5541 131.214 221.816 221.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.000256 1024 4.5 912 89856 5.54102 4.40525 67.773 130.921 208.743 208.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.000256 1024 4.5 912 89088 5.51722 4.3735 58.956 130.162 199.12 199.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.000256 1024 4.5 912 90048 5.54832 4.40758 116.375 130.932 257.37 257.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.000256 1024 4.5 912 89600 5.53779 4.3904 76.3107 130.71 217.056 217.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.000256 1024 4.5 912 90048 5.56858 4.41344 63.7101 131.173 204.975 205.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.000256 1024 4.5 912 88704 5.51293 4.36822 57.8264 130.205 198.02 198.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.000256 1024 4.5 912 90112 5.5393 4.40739 112.177 131.175 253.403 253.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.000256 1024 4.5 912 89600 5.53574 4.39594 74.0678 130.794 214.899 214.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.000256 1024 4.5 912 89088 5.51072 4.3743 63.5903 130.212 203.801 203.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.000256 1024 4.5 912 89088 5.55011 4.39946 57.1062 130.985 198.152 198.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.000256 1024 4.5 912 89856 5.55149 4.40464 110.955 130.928 251.955 252.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.000256 1024 4.5 912 89856 5.54643 4.39987 79.2108 131.024 220.291 220.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.000256 1024 4.5 912 88992 5.52864 4.37997 69.4111 130.198 209.628 209.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.000256 1024 4.5 912 88704 5.51862 4.37987 67.7344 130.32 208.062 208.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.000256 1024 4.5 912 89920 5.5279 4.39091 109.594 130.853 250.478 250.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.000256 1024 4.5 912 89600 5.53696 4.39114 80.2013 130.96 221.198 221.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.000256 1024 4.5 912 89280 5.52445 4.38061 68.486 130.62 209.118 209.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.000256 1024 4.5 912 89600 5.54995 4.40934 65.022 131.161 206.25 206.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.000256 1024 4.5 950 90368 5.52509 4.40115 99.5082 131.099 240.643 240.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.000256 1024 4.5 950 90368 5.53296 4.41139 67.8495 131.025 208.927 209.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 0.000256 1024 4.5 950 90240 5.53757 4.40355 57.6878 131.092 198.831 198.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.000256 1024 4.5 950 90400 5.55776 4.41568 95.008 131.104 236.193 236.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.000256 1024 4.5 950 89920 5.52653 4.39475 64.5538 130.707 205.291 205.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.000256 1024 4.5 950 90240 5.55875 4.41139 55.6621 131.119 196.859 196.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.000256 1024 4.5 950 89600 5.53907 4.39229 48.8326 130.856 189.729 189.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.000256 1024 4.5 950 90240 5.54115 4.40627 127.371 131.14 268.569 268.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.000256 1024 4.5 950 90240 5.53008 4.40195 80.6327 131.173 221.848 221.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.000256 1024 4.5 950 89856 5.54115 4.40301 68.4602 130.919 209.433 209.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.000256 1024 4.5 950 89088 5.51194 4.37699 58.5805 130.304 198.881 198.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.000256 1024 4.5 950 90272 5.54595 4.40477 118.471 130.931 259.459 259.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.000256 1024 4.5 950 90048 5.52582 4.38694 77.106 130.781 217.912 218.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.000256 1024 4.5 950 90048 5.56115 4.41562 64.2018 131.08 205.367 205.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.000256 1024 4.5 950 89600 5.49728 4.36989 58.7437 130.361 199.081 199.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.000256 1024 4.5 950 90368 5.53619 4.40678 114.859 131.218 256.13 256.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.000256 1024 4.5 950 90112 5.53322 4.39296 77.3484 132.048 219.432 219.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.000256 1024 4.5 950 89088 5.51152 4.37267 67.2758 130.19 207.464 207.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.000256 1024 4.5 950 90112 5.53926 4.3999 60.7945 131.059 201.907 202.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.000256 1024 4.5 950 90144 5.55213 4.40653 119.702 130.825 260.6 260.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.000256 1024 4.5 950 89856 5.54208 4.40112 86.5024 130.994 227.548 227.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.000256 1024 4.5 950 88992 5.53504 4.38272 72.6835 130.229 212.934 213.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.000256 1024 4.5 950 88704 5.52112 4.37427 69.0059 130.399 209.412 209.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.000256 1024 4.5 950 89280 5.51901 4.37261 65.194 130.004 205.198 205.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.000256 1024 4.5 950 89920 5.5271 4.39315 115.405 130.823 256.257 256.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.000256 1024 4.5 950 89600 5.53603 4.39466 82.7248 130.949 223.715 223.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.000256 1024 4.5 950 89280 5.52566 4.3815 71.4714 130.493 211.984 212.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.000256 1024 4.5 950 89600 5.54992 4.40691 67.025 131.071 208.16 208.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.000256 1024 4.5 950 88000 5.48045 4.35782 65.3339 129.463 204.741 204.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.000256 1024 4.5 960 90240 5.5273 4.39958 95.1772 131.119 236.334 236.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.000256 1024 4.5 960 90112 5.54573 4.41139 64.6962 131.051 205.811 205.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 0.000256 1024 4.5 960 90240 5.53722 4.39661 53.8948 131.185 195.122 195.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 0.000256 1024 4.5 960 89600 5.54294 4.39283 48.1441 130.906 189.093 189.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.000256 1024 4.5 960 90240 5.56077 4.40691 128.874 131.123 270.077 270.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.000256 1024 4.5 960 89920 5.53386 4.39091 82.1772 130.726 222.937 223.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.000256 1024 4.5 960 89760 5.57168 4.41139 68.863 131.09 210.043 210.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.000256 1024 4.5 960 89600 5.53331 4.38886 59.6289 130.829 200.486 200.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.000256 1024 4.5 960 90240 5.54662 4.4073 118.139 131.139 259.344 259.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.000256 1024 4.5 960 90240 5.53344 4.3991 77.0937 131.202 218.334 218.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.000256 1024 4.5 960 89856 5.54035 4.39373 65.2566 131.023 206.326 206.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.000256 1024 4.5 960 89088 5.51085 4.37043 58.4222 130.32 198.731 198.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.000256 1024 4.5 960 89280 5.53536 4.3847 52.6623 130.519 193.212 193.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.000256 1024 4.5 960 90048 5.54995 4.40387 112.966 130.993 254.017 254.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.000256 1024 4.5 960 89600 5.54086 4.3872 74.927 130.808 215.773 215.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.000256 1024 4.5 960 90048 5.56493 4.41584 64.3327 131.063 205.488 205.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.000256 1024 4.5 960 88704 5.51555 4.37776 56.8364 130.241 197.08 197.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.000256 1024 4.5 960 88480 5.51526 4.37043 52.2916 129.836 192.121 192.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.000256 1024 4.5 960 90112 5.54285 4.40806 107.73 131.179 248.968 249.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.000256 1024 4.5 960 89600 5.54458 4.39872 75.3573 130.793 216.202 216.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.000256 1024 4.5 960 89088 5.50365 4.36992 64.7405 130.3 205.023 205.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.000256 1024 4.5 960 89088 5.5537 4.39971 59.6537 130.983 200.703 200.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.000256 1024 4.5 960 89600 5.5529 4.40442 55.1127 131.15 196.331 196.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.000256 1024 4.5 960 89984 5.53165 4.40138 93.525 131.117 234.682 234.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.000256 1024 4.5 960 89856 5.55376 4.41139 63.0072 131.162 204.245 204.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.000256 1024 4.5 960 89856 5.54416 4.39958 53.5878 131.088 194.73 194.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 0.000256 1024 4.5 960 89600 5.53574 4.39514 47.0954 130.779 187.911 188.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.000256 1024 4.5 960 90080 5.56294 4.41091 124.765 131.106 265.953 266.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.000256 1024 4.5 960 89600 5.53197 4.39379 78.1159 130.729 218.878 218.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.000256 1024 4.5 960 89760 5.57034 4.41021 66.5777 131.122 207.791 207.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.000256 1024 4.5 960 89600 5.53178 4.39296 59.1635 130.965 200.16 200.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.000256 1024 4.5 960 88800 5.53882 4.38067 54.1885 130.355 194.572 194.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.000256 1024 4.5 960 90048 5.54141 4.4032 115.538 131.115 256.707 256.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.000256 1024 4.5 960 89856 5.53984 4.40195 75.7241 131.2 216.976 217.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.000256 1024 4.5 960 89856 5.53741 4.40147 63.8525 131.025 204.923 205.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.000256 1024 4.5 960 89088 5.5073 4.37043 56.4736 130.217 196.673 196.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.000256 1024 4.5 960 89280 5.5313 4.38496 51.3472 130.495 191.87 191.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.000256 1024 4.5 960 89824 5.55155 4.4073 109.167 130.936 250.17 250.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.000256 1024 4.5 960 89600 5.54394 4.38682 71.6029 130.775 212.415 212.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.000256 1024 4.5 960 89376 5.57056 4.41754 60.9626 131.185 202.245 202.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.000256 1024 4.5 960 88704 5.51507 4.3735 55.8701 130.256 196.126 196.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.000256 1024 4.5 960 88480 5.50851 4.36886 49.9086 129.805 189.699 189.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.000256 1024 4.5 960 89856 5.54349 4.40947 107.808 131.078 248.946 249.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.000256 1024 4.5 960 89600 5.53923 4.39456 74.9664 130.89 215.899 215.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.000256 1024 4.5 960 89088 5.51325 4.37142 63.8396 130.194 204.029 204.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.000256 1024 4.5 960 89088 5.55709 4.40115 58.0958 131.086 199.251 199.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.000256 1024 4.5 960 89600 5.55792 4.40928 55.0661 131.161 196.304 196.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.000256 1024 4.5 960 89088 5.52582 4.37757 51.7789 130.546 192.339 192.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 0.000256 1024 4.5 1024 89856 5.55587 4.40957 104.073 131.183 245.33 245.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.000256 1024 4.5 1024 89728 5.5465 4.39933 110.157 131.012 251.224 251.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.000256 1024 4.5 1024 89600 5.55005 4.40528 73.7537 131.069 214.89 214.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.000256 1024 4.5 1024 89472 5.54883 4.40198 61.6828 131.203 202.946 203.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.000256 1024 4.5 1024 89088 5.54813 4.39501 54.6226 130.786 195.46 195.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.000256 1024 4.5 1024 88960 5.54611 4.39302 52.7914 130.949 193.792 193.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.000256 1024 4.5 1024 88320 5.53165 4.37398 49.472 130.317 189.803 189.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 0.000256 1024 4.5 1024 88704 5.51754 4.37043 46.4085 130.254 186.657 186.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 0.000256 1024 4.5 1024 89088 5.55981 4.40074 45.9151 131.091 187.074 187.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 0.000256 1024 4.5 960 88704 5.5152 4.37107 52.1196 130.355 192.469 192.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 0.000256 1024 4.5 960 88704 5.50986 4.37075 52.7961 130.361 193.149 193.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 0.000256 1024 4.5 950 88480 5.51206 4.36429 54.1786 129.819 193.983 194.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 0.000256 1024 4.5 912 88480 5.5176 4.36822 51.9306 129.806 191.73 191.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 0.000256 1024 4.5 928 90112 5.53181 4.4032 54.6846 130.925 195.654 195.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 0.000256 1024 4.5 928 88320 5.48208 4.34918 78.6081 129.548 218.093 218.194
