   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"NVIC002.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  18              		.align	2
  19              		.code	16
  20              		.thumb_func
  22              	NVIC_EnableIRQ:
  23              	.LFB24:
  24              		.file 1 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm0.h"
   1:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /**************************************************************************//**
   2:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  * @file     core_cm0.h
   3:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  * @version  V3.20
   5:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  * @date     25. February 2013
   6:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  *
   7:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  * @note
   8:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  *
   9:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  ******************************************************************************/
  10:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  12:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    All rights reserved.
  13:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    - Redistributions of source code must retain the above copyright
  16:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      documentation and/or other materials provided with the distribution.
  20:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      to endorse or promote products derived from this software without
  22:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      specific prior written permission.
  23:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    *
  24:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    ---------------------------------------------------------------------------*/
  36:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  37:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  38:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #if defined ( __ICCARM__ )
  39:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
  41:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  42:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #ifdef __cplusplus
  43:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  extern "C" {
  44:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
  45:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  46:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  47:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define __CORE_CM0_H_GENERIC
  48:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  49:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  52:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  55:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      Unions are used for effective representation of core registers.
  57:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  58:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****      Function-like macros are used to allow more efficient code.
  60:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
  61:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  62:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  63:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*******************************************************************************
  64:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  *                 CMSIS definitions
  65:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  ******************************************************************************/
  66:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup Cortex_M0
  67:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   @{
  68:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
  69:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  70:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*  CMSIS CM0 definitions */
  71:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16) | \
  74:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  76:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define __CORTEX_M                (0x00)                                   /*!< Cortex-M Core      
  77:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  78:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  79:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #if   defined ( __CC_ARM )
  80:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __STATIC_INLINE  static __inline
  83:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  84:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #elif defined ( __ICCARM__ )
  85:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __STATIC_INLINE  static inline
  88:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  89:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #elif defined ( __GNUC__ )
  90:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  91:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  92:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __STATIC_INLINE  static inline
  93:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  94:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #elif defined ( __TASKING__ )
  95:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  96:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  97:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define __STATIC_INLINE  static inline
  98:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
  99:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
 100:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 101:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
 102:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** */
 103:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define __FPU_USED       0
 104:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 105:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #if defined ( __CC_ARM )
 106:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #if defined __TARGET_FPU_VFP
 107:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 108:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #endif
 109:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 110:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #elif defined ( __ICCARM__ )
 111:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #if defined __ARMVFP__
 112:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 113:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #endif
 114:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 115:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #elif defined ( __GNUC__ )
 116:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 117:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #endif
 119:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 120:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #elif defined ( __TASKING__ )
 121:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #if defined __FPU_VFP__
 122:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 123:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #endif
 124:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
 125:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 126:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #include <stdint.h>                      /* standard types definitions                      */
 127:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 128:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 129:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 130:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 131:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 132:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #ifndef __CMSIS_GENERIC
 133:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 134:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 135:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 136:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 137:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* check device defines and use defaults */
 138:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 139:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #ifndef __CM0_REV
 140:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #define __CM0_REV               0x0000
 141:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 142:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #endif
 143:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 144:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 145:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #define __NVIC_PRIO_BITS          2
 146:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 147:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #endif
 148:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 149:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 150:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #define __Vendor_SysTickConfig    0
 151:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 152:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #endif
 153:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
 154:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 155:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 156:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /**
 157:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 158:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 159:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 160:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \li to specify the access to peripheral variables.
 161:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \li for automatic generation of peripheral register debug information.
 162:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** */
 163:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #ifdef __cplusplus
 164:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 165:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #else
 166:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 167:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
 168:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 169:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 170:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 171:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*@} end of group Cortex_M0 */
 172:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 173:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 174:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 175:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*******************************************************************************
 176:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  *                 Register Abstraction
 177:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   Core Register contain:
 178:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   - Core Register
 179:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   - Core NVIC Register
 180:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   - Core SCB Register
 181:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   - Core SysTick Register
 182:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  ******************************************************************************/
 183:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 184:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 185:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** */
 186:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 187:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup    CMSIS_core_register
 188:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 189:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief  Core Register type definitions.
 190:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   @{
 191:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 192:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 193:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 194:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 195:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** typedef union
 196:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 197:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   struct
 198:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   {
 199:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #if (__CORTEX_M != 0x04)
 200:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 201:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #else
 202:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 203:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 204:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 205:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
 206:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 207:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 208:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 209:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 210:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 211:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access                  */
 212:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 213:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** } APSR_Type;
 214:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 215:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 216:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 217:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 218:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** typedef union
 219:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 220:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   struct
 221:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   {
 222:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 223:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 224:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access                  */
 225:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 226:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** } IPSR_Type;
 227:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 228:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 229:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 230:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 231:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** typedef union
 232:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 233:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   struct
 234:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   {
 235:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 236:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #if (__CORTEX_M != 0x04)
 237:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 238:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #else
 239:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 240:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 241:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 242:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #endif
 243:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 244:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 245:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 246:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 247:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 248:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 249:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 250:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access                  */
 251:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 252:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** } xPSR_Type;
 253:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 254:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 255:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 256:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 257:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** typedef union
 258:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 259:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   struct
 260:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   {
 261:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 262:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 263:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 264:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 265:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   } b;                                   /*!< Structure used for bit  access                  */
 266:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 267:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** } CONTROL_Type;
 268:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 269:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_CORE */
 270:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 271:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 272:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup    CMSIS_core_register
 273:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 274:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief      Type definitions for the NVIC Registers
 275:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   @{
 276:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 277:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 278:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 279:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 280:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** typedef struct
 281:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 282:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t ISER[1];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 283:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****        uint32_t RESERVED0[31];
 284:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t ICER[1];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 285:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****        uint32_t RSERVED1[31];
 286:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t ISPR[1];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 287:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****        uint32_t RESERVED2[31];
 288:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t ICPR[1];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 289:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****        uint32_t RESERVED3[31];
 290:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****        uint32_t RESERVED4[64];
 291:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t IP[8];                   /*!< Offset: 0x300 (R/W)  Interrupt Priority Register     
 292:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** }  NVIC_Type;
 293:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 294:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_NVIC */
 295:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 296:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 297:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup  CMSIS_core_register
 298:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 299:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief      Type definitions for the System Control Block Registers
 300:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   @{
 301:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 302:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 303:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Structure type to access the System Control Block (SCB).
 304:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 305:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** typedef struct
 306:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 307:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 308:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 309:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****        uint32_t RESERVED0;
 310:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 311:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 312:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 313:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****        uint32_t RESERVED1;
 314:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t SHP[2];                  /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 315:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 316:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** } SCB_Type;
 317:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 318:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SCB CPUID Register Definitions */
 319:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 320:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 321:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 322:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 323:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 324:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 325:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 326:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 327:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 328:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 329:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 330:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 331:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 332:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 333:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 334:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 335:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 336:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 337:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 338:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 339:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 340:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 341:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 342:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 343:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 344:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 345:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 346:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 347:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 348:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 349:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 350:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 351:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 352:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 353:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 354:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 355:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 356:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 357:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 358:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 359:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 360:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 361:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 362:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 363:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 364:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 365:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 366:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 367:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 368:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 369:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 370:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 371:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 372:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 373:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 374:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 375:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 376:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 377:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 378:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SCB System Control Register Definitions */
 379:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 380:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 381:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 382:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 383:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 384:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 385:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 386:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 387:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 388:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SCB Configuration Control Register Definitions */
 389:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 390:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 391:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 392:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 393:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 394:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 395:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 396:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 397:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 398:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 399:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_SCB */
 400:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 401:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 402:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup  CMSIS_core_register
 403:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 404:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief      Type definitions for the System Timer Registers.
 405:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   @{
 406:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 407:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 408:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Structure type to access the System Timer (SysTick).
 409:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 410:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** typedef struct
 411:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 412:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 413:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 414:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 415:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 416:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** } SysTick_Type;
 417:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 418:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SysTick Control / Status Register Definitions */
 419:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 420:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 421:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 422:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 423:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 424:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 425:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 426:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 427:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 428:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 429:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 430:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 431:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SysTick Reload Register Definitions */
 432:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 433:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 434:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 435:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SysTick Current Register Definitions */
 436:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 437:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 438:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 439:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* SysTick Calibration Register Definitions */
 440:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 441:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 442:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 443:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 444:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 445:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 446:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 447:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 448:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 449:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_SysTick */
 450:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 451:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 452:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup  CMSIS_core_register
 453:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 454:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief      Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR)
 455:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****                 are only accessible over DAP and not via processor. Therefore
 456:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****                 they are not covered by the Cortex-M0 header file.
 457:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   @{
 458:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 459:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 460:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 461:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 462:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup    CMSIS_core_register
 463:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup   CMSIS_core_base     Core Definitions
 464:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief      Definitions for base addresses, unions, and structures.
 465:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   @{
 466:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 467:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 468:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 469:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 470:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 471:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 472:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 473:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 474:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 475:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 476:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 477:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 478:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 479:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*@} */
 480:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 481:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 482:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 483:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /*******************************************************************************
 484:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  *                Hardware Abstraction Layer
 485:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   Core Function Interface contains:
 486:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   - Core NVIC Functions
 487:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   - Core SysTick Functions
 488:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   - Core Register Access Functions
 489:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  ******************************************************************************/
 490:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
 491:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** */
 492:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 493:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 494:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 495:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 496:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 497:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 498:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
 499:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     @{
 500:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 501:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 502:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 503:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 504:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  (((uint32_t)(IRQn)       )    &  0x03) * 8 )
 505:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define _SHP_IDX(IRQn)           ( ((((uint32_t)(IRQn) & 0x0F)-8) >>    2)     )
 506:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** #define _IP_IDX(IRQn)            (   ((uint32_t)(IRQn)            >>    2)     )
 507:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 508:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 509:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Enable External Interrupt
 510:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 511:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
 512:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 513:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
 514:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 515:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 516:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
  25              		.loc 1 516 0
  26              		.cfi_startproc
  27 0000 80B5     		push	{r7, lr}
  28              	.LCFI0:
  29              		.cfi_def_cfa_offset 8
  30              		.cfi_offset 7, -8
  31              		.cfi_offset 14, -4
  32 0002 82B0     		sub	sp, sp, #8
  33              	.LCFI1:
  34              		.cfi_def_cfa_offset 16
  35 0004 00AF     		add	r7, sp, #0
  36              	.LCFI2:
  37              		.cfi_def_cfa_register 7
  38 0006 021C     		mov	r2, r0
  39 0008 FB1D     		add	r3, r7, #7
  40 000a 1A70     		strb	r2, [r3]
 517:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
  41              		.loc 1 517 0
  42 000c 064B     		ldr	r3, .L2
  43 000e FA1D     		add	r2, r7, #7
  44 0010 1278     		ldrb	r2, [r2]
  45 0012 111C     		mov	r1, r2
  46 0014 1F22     		mov	r2, #31
  47 0016 0A40     		and	r2, r1
  48 0018 0121     		mov	r1, #1
  49 001a 081C     		mov	r0, r1
  50 001c 9040     		lsl	r0, r0, r2
  51 001e 021C     		mov	r2, r0
  52 0020 1A60     		str	r2, [r3]
 518:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** }
  53              		.loc 1 518 0
  54 0022 BD46     		mov	sp, r7
  55 0024 02B0     		add	sp, sp, #8
  56              		@ sp needed for prologue
  57 0026 80BD     		pop	{r7, pc}
  58              	.L3:
  59              		.align	2
  60              	.L2:
  61 0028 00E100E0 		.word	-536813312
  62              		.cfi_endproc
  63              	.LFE24:
  65              		.section	.text.NVIC_SetPriority,"ax",%progbits
  66              		.align	2
  67              		.code	16
  68              		.thumb_func
  70              	NVIC_SetPriority:
  71              	.LFB29:
 519:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 520:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 521:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Disable External Interrupt
 522:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 523:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
 524:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 525:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
 526:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 527:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 528:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 529:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   NVIC->ICER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 530:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** }
 531:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 532:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 533:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Get Pending Interrupt
 534:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 535:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     The function reads the pending register in the NVIC and returns the pending bit
 536:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     for the specified interrupt.
 537:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 538:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \param [in]      IRQn  Interrupt number.
 539:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 540:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \return             0  Interrupt status is not pending.
 541:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \return             1  Interrupt status is pending.
 542:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 543:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
 544:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 545:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   return((uint32_t) ((NVIC->ISPR[0] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
 546:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** }
 547:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 548:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 549:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Set Pending Interrupt
 550:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 551:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     The function sets the pending bit of an external interrupt.
 552:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 553:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
 554:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 555:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
 556:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 557:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 558:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** }
 559:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 560:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 561:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Clear Pending Interrupt
 562:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 563:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     The function clears the pending bit of an external interrupt.
 564:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 565:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
 566:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 567:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 568:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
 569:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 570:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** }
 571:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 572:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 573:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** /** \brief  Set Interrupt Priority
 574:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 575:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     The function sets the priority of an interrupt.
 576:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 577:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \note The priority cannot be set for every core interrupt.
 578:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** 
 579:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \param [in]      IRQn  Interrupt number.
 580:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     \param [in]  priority  Priority to set.
 581:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****  */
 582:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
 583:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** {
  72              		.loc 1 583 0
  73              		.cfi_startproc
  74 0000 B0B5     		push	{r4, r5, r7, lr}
  75              	.LCFI3:
  76              		.cfi_def_cfa_offset 16
  77              		.cfi_offset 4, -16
  78              		.cfi_offset 5, -12
  79              		.cfi_offset 7, -8
  80              		.cfi_offset 14, -4
  81 0002 82B0     		sub	sp, sp, #8
  82              	.LCFI4:
  83              		.cfi_def_cfa_offset 24
  84 0004 00AF     		add	r7, sp, #0
  85              	.LCFI5:
  86              		.cfi_def_cfa_register 7
  87 0006 021C     		mov	r2, r0
  88 0008 3960     		str	r1, [r7]
  89 000a FB1D     		add	r3, r7, #7
  90 000c 1A70     		strb	r2, [r3]
 584:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   if(IRQn < 0) {
  91              		.loc 1 584 0
  92 000e FB1D     		add	r3, r7, #7
  93 0010 1B78     		ldrb	r3, [r3]
  94 0012 7F2B     		cmp	r3, #127
  95 0014 32D9     		bls	.L5
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
  96              		.loc 1 585 0
  97 0016 3049     		ldr	r1, .L7
  98 0018 FB1D     		add	r3, r7, #7
  99 001a 1B78     		ldrb	r3, [r3]
 100 001c 1A1C     		mov	r2, r3
 101 001e 0F23     		mov	r3, #15
 102 0020 1340     		and	r3, r2
 103 0022 083B     		sub	r3, r3, #8
 104 0024 9808     		lsr	r0, r3, #2
 105 0026 2C4A     		ldr	r2, .L7
 106 0028 FB1D     		add	r3, r7, #7
 107 002a 1B78     		ldrb	r3, [r3]
 108 002c 1C1C     		mov	r4, r3
 109 002e 0F23     		mov	r3, #15
 110 0030 2340     		and	r3, r4
 111 0032 083B     		sub	r3, r3, #8
 112 0034 9B08     		lsr	r3, r3, #2
 113 0036 0633     		add	r3, r3, #6
 114 0038 9B00     		lsl	r3, r3, #2
 115 003a D318     		add	r3, r2, r3
 116 003c 5B68     		ldr	r3, [r3, #4]
 117 003e FA1D     		add	r2, r7, #7
 118 0040 1278     		ldrb	r2, [r2]
 119 0042 141C     		mov	r4, r2
 120 0044 0322     		mov	r2, #3
 121 0046 2240     		and	r2, r4
 122 0048 D200     		lsl	r2, r2, #3
 123 004a FF24     		mov	r4, #255
 124 004c 251C     		mov	r5, r4
 125 004e 9540     		lsl	r5, r5, r2
 126 0050 2A1C     		mov	r2, r5
 127 0052 D243     		mvn	r2, r2
 128 0054 1A40     		and	r2, r3
 586:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 129              		.loc 1 586 0
 130 0056 3B68     		ldr	r3, [r7]
 131 0058 9C01     		lsl	r4, r3, #6
 132 005a FF23     		mov	r3, #255
 133 005c 1C40     		and	r4, r3
 134 005e FB1D     		add	r3, r7, #7
 135 0060 1B78     		ldrb	r3, [r3]
 136 0062 1D1C     		mov	r5, r3
 137 0064 0323     		mov	r3, #3
 138 0066 2B40     		and	r3, r5
 139 0068 DB00     		lsl	r3, r3, #3
 140 006a 251C     		mov	r5, r4
 141 006c 9D40     		lsl	r5, r5, r3
 142 006e 2B1C     		mov	r3, r5
 585:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 143              		.loc 1 585 0
 144 0070 1A43     		orr	r2, r3
 145 0072 831D     		add	r3, r0, #6
 146 0074 9B00     		lsl	r3, r3, #2
 147 0076 CB18     		add	r3, r1, r3
 148 0078 5A60     		str	r2, [r3, #4]
 149 007a 29E0     		b	.L4
 150              	.L5:
 587:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****   else {
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 151              		.loc 1 588 0
 152 007c 174B     		ldr	r3, .L7+4
 153 007e FA1D     		add	r2, r7, #7
 154 0080 1278     		ldrb	r2, [r2]
 155 0082 52B2     		sxtb	r2, r2
 156 0084 9208     		lsr	r2, r2, #2
 157 0086 1549     		ldr	r1, .L7+4
 158 0088 F81D     		add	r0, r7, #7
 159 008a 0078     		ldrb	r0, [r0]
 160 008c 40B2     		sxtb	r0, r0
 161 008e 8008     		lsr	r0, r0, #2
 162 0090 C030     		add	r0, r0, #192
 163 0092 8000     		lsl	r0, r0, #2
 164 0094 4158     		ldr	r1, [r0, r1]
 165 0096 F81D     		add	r0, r7, #7
 166 0098 0078     		ldrb	r0, [r0]
 167 009a 041C     		mov	r4, r0
 168 009c 0320     		mov	r0, #3
 169 009e 2040     		and	r0, r4
 170 00a0 C000     		lsl	r0, r0, #3
 171 00a2 FF24     		mov	r4, #255
 172 00a4 251C     		mov	r5, r4
 173 00a6 8540     		lsl	r5, r5, r0
 174 00a8 281C     		mov	r0, r5
 175 00aa C043     		mvn	r0, r0
 176 00ac 0840     		and	r0, r1
 589:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****         (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 177              		.loc 1 589 0
 178 00ae 3968     		ldr	r1, [r7]
 179 00b0 8C01     		lsl	r4, r1, #6
 180 00b2 FF21     		mov	r1, #255
 181 00b4 0C40     		and	r4, r1
 182 00b6 F91D     		add	r1, r7, #7
 183 00b8 0978     		ldrb	r1, [r1]
 184 00ba 0D1C     		mov	r5, r1
 185 00bc 0321     		mov	r1, #3
 186 00be 2940     		and	r1, r5
 187 00c0 C900     		lsl	r1, r1, #3
 188 00c2 251C     		mov	r5, r4
 189 00c4 8D40     		lsl	r5, r5, r1
 190 00c6 291C     		mov	r1, r5
 588:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h ****     NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 191              		.loc 1 588 0
 192 00c8 0143     		orr	r1, r0
 193 00ca C032     		add	r2, r2, #192
 194 00cc 9200     		lsl	r2, r2, #2
 195 00ce D150     		str	r1, [r2, r3]
 196              	.L4:
 590:C:\DAVE-3.1.10\eclipse\/../CMSIS/Include\core_cm0.h **** }
 197              		.loc 1 590 0
 198 00d0 BD46     		mov	sp, r7
 199 00d2 02B0     		add	sp, sp, #8
 200              		@ sp needed for prologue
 201 00d4 B0BD     		pop	{r4, r5, r7, pc}
 202              	.L8:
 203 00d6 C046     		.align	2
 204              	.L7:
 205 00d8 00ED00E0 		.word	-536810240
 206 00dc 00E100E0 		.word	-536813312
 207              		.cfi_endproc
 208              	.LFE29:
 210              		.section	.text.NVIC002_EnableIRQ,"ax",%progbits
 211              		.align	2
 212              		.code	16
 213              		.thumb_func
 215              	NVIC002_EnableIRQ:
 216              	.LFB33:
 217              		.file 2 "../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h"
   1:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /*CODE_BLOCK_BEGIN[NVIC002.h]*/
   2:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**************************************************************************//**
   3:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
   4:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * Copyright (C) 2014 Infineon Technologies AG. All rights reserved.
   5:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
   6:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * Infineon Technologies AG (Infineon) is supplying this software for use with 
   7:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * Infineon's microcontrollers.  
   8:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * This file can be freely distributed within development tools that are 
   9:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * supporting such microcontrollers. 
  10:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
  11:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  12:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  13:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  14:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * INFINEON SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, 
  15:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  16:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
  17:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ********************************************************************************
  18:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                                                                            **
  19:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                                                                            **
  20:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  21:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                                                                            **
  22:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** COMPILER : Compiler Independent                                            **
  23:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                                                                            **
  24:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** AUTHOR   : App Developer                                                   **
  25:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                                                                            **
  26:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  27:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                                                                            **
  28:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** MODIFICATION DATE : July 17, 2014                                          **
  29:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** *******************************************************************************/
  30:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  31:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /*******************************************************************************
  32:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                       Author(s) Identity                                   **
  33:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ********************************************************************************
  34:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                                                                            **
  35:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** Initials     Name                                                          ** 
  36:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** ---------------------------------------------------------------------------**
  37:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** SNR          App Developer                                                 **
  38:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** *******************************************************************************/
  39:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**
  40:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @file NVIC002.h
  41:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
  42:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @brief  Header file for NVIC SRGeneral (NVIC002) App.
  43:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
  44:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  */
  45:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  /* Revision History
  46:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   * 18  Feb 2013   v1.0.12  Comments are added.
  47:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   * 28  Nov 2013   v1.0.20  Updated as per coding guidelines
  48:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   * 24  Feb 2014   v1.0.24  Modified all macros to STATIC INLINE
  49:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   * 28  Feb 2014   v1.0.26  Reverted uc_id header file inclusion for backward 
  50:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****                             compatibility with DAVE
  51:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   * 17  Jul 2014   v1.0.28  Typecasted all the NodeIDs with IRQn_Type                            
  52:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   */
  53:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  54:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #ifndef NVIC002_H_
  55:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #define NVIC002_H_
  56:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  57:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #ifdef __cplusplus
  58:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** extern "C" {
  59:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #endif
  60:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /******************************************************************************
  61:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                      Include Files                                        **
  62:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ******************************************************************************/
  63:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  64:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include <uc_id.h>
  65:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  66:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #if (__TARGET_DEVICE__ == XMC45)
  67:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include <XMC4500.h>
  68:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC44)
  69:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include <XMC4400.h>
  70:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #elif ((__TARGET_DEVICE__ == XMC42)||(__TARGET_DEVICE__ == XMC41))
  71:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include <XMC4200.h>
  72:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC13)
  73:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include <XMC1300.h>
  74:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC12)
  75:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include <XMC1200.h>
  76:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #elif (__TARGET_DEVICE__ == XMC11)
  77:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include <XMC1100.h>
  78:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #endif
  79:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  80:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  81:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /* Include App config file */
  82:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #ifdef DAVE_CE
  83:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #include "NVIC002_Conf.h"
  84:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** #endif 
  85:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /******************************************************************************
  86:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                      Global Macro Definitions                             **
  87:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ******************************************************************************/
  88:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  89:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /******************************************************************************
  90:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                      Global Type Definitions                              **
  91:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ******************************************************************************/
  92:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**
  93:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @ingroup NVIC002_datastructures
  94:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @{
  95:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  */
  96:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
  97:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**
  98:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * Structure which holds the UI configuration mapped for the App
  99:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *        instance.
 100:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  Note: Sub-Priority is not available for TIMM Devices
 101:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  */
 102:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 103:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** typedef struct NVIC002_HandleType
 104:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** {
 105:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   /** Mapped NVIC Node */
 106:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   uint8_t NodeID;     
 107:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   /**  Node Interrupt Priority */
 108:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   uint8_t Priority;    
 109:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   /**  Node Interrupt SubPriority */
 110:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   uint8_t SubPriority;  
 111:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   /* Interrupt enable for Node */
 112:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****   uint8_t InterruptEnable;
 113:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** }NVIC002_HandleType;
 114:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 115:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**
 116:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @}
 117:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  */
 118:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 119:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /*******************************************************************************
 120:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                      Global Constant Declarations                          **
 121:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** *******************************************************************************/
 122:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 123:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 124:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /*******************************************************************************
 125:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** **                      Extern Variables                                      **
 126:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** *******************************************************************************/
 127:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 128:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 129:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /*******************************************************************************
 130:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** ** FUNCTION PROTOTYPES                                                        **
 131:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** *******************************************************************************/
 132:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 133:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**
 134:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @ingroup NVIC002_apidoc
 135:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @{
 136:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  */
 137:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 138:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**
 139:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * This function is used to configure and initialize the NVIC002 App instances
 140:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 141:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 142:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @param[in] None
 143:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 144:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @return     void
 145:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 146:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 147:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @code
 148:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  #include <DAVE3.h>
 149:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 150:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  int main(void)
 151:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  {
 152:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 153:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *    return 0;
 154:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  }
 155:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @endcode<BR> </p>
 156:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 157:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  */
 158:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** void  NVIC002_Init(void);
 159:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** 
 160:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** /**
 161:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * This function is used to enable the IRQ
 162:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 163:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @param[in]  Handle Instance Handle
 164:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 165:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @return     void
 166:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 167:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 168:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @code
 169:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  #include <DAVE3.h>
 170:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *
 171:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  int main(void)
 172:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  {
 173:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *    DAVE_Init(); // NVIC002_Init() is called within DAVE_Init()
 174:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 175:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *    return 0;
 176:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  *  }
 177:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  * @endcode<BR> </p>
 178:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****  */
 179:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** __STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
 218              		.loc 2 179 0
 219              		.cfi_startproc
 220 0000 80B5     		push	{r7, lr}
 221              	.LCFI6:
 222              		.cfi_def_cfa_offset 8
 223              		.cfi_offset 7, -8
 224              		.cfi_offset 14, -4
 225 0002 82B0     		sub	sp, sp, #8
 226              	.LCFI7:
 227              		.cfi_def_cfa_offset 16
 228 0004 00AF     		add	r7, sp, #0
 229              	.LCFI8:
 230              		.cfi_def_cfa_register 7
 231 0006 7860     		str	r0, [r7, #4]
 180:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h ****     NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
 232              		.loc 2 180 0
 233 0008 7B68     		ldr	r3, [r7, #4]
 234 000a 1B78     		ldrb	r3, [r3]
 235 000c DBB2     		uxtb	r3, r3
 236 000e 5BB2     		sxtb	r3, r3
 237 0010 181C     		mov	r0, r3
 238 0012 FFF7FEFF 		bl	NVIC_EnableIRQ
 181:../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002.h **** }
 239              		.loc 2 181 0
 240 0016 BD46     		mov	sp, r7
 241 0018 02B0     		add	sp, sp, #8
 242              		@ sp needed for prologue
 243 001a 80BD     		pop	{r7, pc}
 244              		.cfi_endproc
 245              	.LFE33:
 247              		.section	.text.NVIC002_Init,"ax",%progbits
 248              		.align	2
 249              		.global	NVIC002_Init
 250              		.code	16
 251              		.thumb_func
 253              	NVIC002_Init:
 254              	.LFB38:
 255              		.file 3 "../Dave/Generated/src/NVIC002/NVIC002.c"
   1:../Dave/Generated/src/NVIC002/NVIC002.c **** /*CODE_BLOCK_BEGIN[NVIC002.c]*/
   2:../Dave/Generated/src/NVIC002/NVIC002.c **** 
   3:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
   4:../Dave/Generated/src/NVIC002/NVIC002.c ****  Copyright (c) 2014, Infineon Technologies AG                                 **
   5:../Dave/Generated/src/NVIC002/NVIC002.c ****  All rights reserved.                                                         **
   6:../Dave/Generated/src/NVIC002/NVIC002.c ****                                                                               **
   7:../Dave/Generated/src/NVIC002/NVIC002.c ****  Redistribution and use in source and binary forms, with or without           **
   8:../Dave/Generated/src/NVIC002/NVIC002.c ****  modification,are permitted provided that the following conditions are met:   **
   9:../Dave/Generated/src/NVIC002/NVIC002.c ****                                                                               **
  10:../Dave/Generated/src/NVIC002/NVIC002.c ****  *Redistributions of source code must retain the above copyright notice,      **
  11:../Dave/Generated/src/NVIC002/NVIC002.c ****  this list of conditions and the following disclaimer.                        **
  12:../Dave/Generated/src/NVIC002/NVIC002.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  13:../Dave/Generated/src/NVIC002/NVIC002.c ****  this list of conditions and the following disclaimer in the documentation    **
  14:../Dave/Generated/src/NVIC002/NVIC002.c ****  and/or other materials provided with the distribution.                       **
  15:../Dave/Generated/src/NVIC002/NVIC002.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  16:../Dave/Generated/src/NVIC002/NVIC002.c ****  may be used to endorse or promote products derived from this software without** 
  17:../Dave/Generated/src/NVIC002/NVIC002.c ****  specific prior written permission.                                           **
  18:../Dave/Generated/src/NVIC002/NVIC002.c ****                                                                               **
  19:../Dave/Generated/src/NVIC002/NVIC002.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  20:../Dave/Generated/src/NVIC002/NVIC002.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  21:../Dave/Generated/src/NVIC002/NVIC002.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  22:../Dave/Generated/src/NVIC002/NVIC002.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  23:../Dave/Generated/src/NVIC002/NVIC002.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  24:../Dave/Generated/src/NVIC002/NVIC002.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  25:../Dave/Generated/src/NVIC002/NVIC002.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  26:../Dave/Generated/src/NVIC002/NVIC002.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  27:../Dave/Generated/src/NVIC002/NVIC002.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  28:../Dave/Generated/src/NVIC002/NVIC002.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  29:../Dave/Generated/src/NVIC002/NVIC002.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  30:../Dave/Generated/src/NVIC002/NVIC002.c ****                                                                               **
  31:../Dave/Generated/src/NVIC002/NVIC002.c ****  To improve the quality of the software, users are encouraged to share        **
  32:../Dave/Generated/src/NVIC002/NVIC002.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  33:../Dave/Generated/src/NVIC002/NVIC002.c ****  dave@infineon.com).                                                          **
  34:../Dave/Generated/src/NVIC002/NVIC002.c ****                                                                               **
  35:../Dave/Generated/src/NVIC002/NVIC002.c **** ********************************************************************************
  36:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  37:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  38:../Dave/Generated/src/NVIC002/NVIC002.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series   			                  **
  39:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  40:../Dave/Generated/src/NVIC002/NVIC002.c **** ** COMPILER : Compiler Independent                                            **
  41:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  42:../Dave/Generated/src/NVIC002/NVIC002.c **** ** AUTHOR   : App Developer                                                   **
  43:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  44:../Dave/Generated/src/NVIC002/NVIC002.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  45:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  46:../Dave/Generated/src/NVIC002/NVIC002.c **** ** MODIFICATION DATE : Feb 24, 2014                                           **
  47:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  48:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
  49:../Dave/Generated/src/NVIC002/NVIC002.c **** /**
  50:../Dave/Generated/src/NVIC002/NVIC002.c ****  * @file   NVIC002.c
  51:../Dave/Generated/src/NVIC002/NVIC002.c ****  *
  52:../Dave/Generated/src/NVIC002/NVIC002.c ****  * @brief  NVIC_Empty_Handler_NVIC002 App
  53:../Dave/Generated/src/NVIC002/NVIC002.c ****  *         
  54:../Dave/Generated/src/NVIC002/NVIC002.c ****  *  NVIC002 App is used by top level Apps when a user defined interrupt handler 
  55:../Dave/Generated/src/NVIC002/NVIC002.c ****  *  needs to be reassigned to the actual mapped interrupt node
  56:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	(based on App connectivity).
  57:../Dave/Generated/src/NVIC002/NVIC002.c ****  *
  58:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	The use case is as follows: 
  59:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	Interrupt handler has to be provided by the user and function name is defined
  60:../Dave/Generated/src/NVIC002/NVIC002.c ****  *  by user in the App GUI. 
  61:../Dave/Generated/src/NVIC002/NVIC002.c ****  *
  62:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	NVIC002 App creates a header file (NVIC002.h) with a #define to reassign the
  63:../Dave/Generated/src/NVIC002/NVIC002.c ****  *  interrupt function name defined by the user to the fixed name based on the
  64:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	node number.
  65:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	Note: 
  66:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	Preemption priority for NVIC  interrupt is fixed to 64.
  67:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	The App GUI provides lowest priority level as default value.      
  68:../Dave/Generated/src/NVIC002/NVIC002.c ****  *	It is also possible for top level App to be self-contained(by consuming NVIC
  69:../Dave/Generated/src/NVIC002/NVIC002.c ****  *  node directly instead of requiring an NVIC App for defining the interrupt
  70:../Dave/Generated/src/NVIC002/NVIC002.c ****  *  handler.)
  71:../Dave/Generated/src/NVIC002/NVIC002.c ****  *
  72:../Dave/Generated/src/NVIC002/NVIC002.c ****  */
  73:../Dave/Generated/src/NVIC002/NVIC002.c **** 
  74:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
  75:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Author(s) Identity                                    **
  76:../Dave/Generated/src/NVIC002/NVIC002.c **** ********************************************************************************
  77:../Dave/Generated/src/NVIC002/NVIC002.c **** **                                                                            **
  78:../Dave/Generated/src/NVIC002/NVIC002.c **** ** Initials     Name                                                          **
  79:../Dave/Generated/src/NVIC002/NVIC002.c **** ** ---------------------------------------------------------------------------**
  80:../Dave/Generated/src/NVIC002/NVIC002.c **** ** SNR      App Developer                                                     **
  81:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
  82:../Dave/Generated/src/NVIC002/NVIC002.c **** /* Revision History	
  83:../Dave/Generated/src/NVIC002/NVIC002.c ****  * 18-Feb-13 V1.0.12  1. Porting to XMC1000 Devices.
  84:../Dave/Generated/src/NVIC002/NVIC002.c ****  *                    2. Conditional Codes are added to support both XMC1000 
  85:../Dave/Generated/src/NVIC002/NVIC002.c ****  *                    and XMC4000 devices.
  86:../Dave/Generated/src/NVIC002/NVIC002.c ****  *                    3. Debug related dummy Macros are added. 
  87:../Dave/Generated/src/NVIC002/NVIC002.c ****  * 25-Mar-13 V1.0.14  1. Interrupt mapping bug fixing. 
  88:../Dave/Generated/src/NVIC002/NVIC002.c ****  *                    2. Removed Array of irq_numbers.
  89:../Dave/Generated/src/NVIC002/NVIC002.c ****  * 28-Nov-13 v1.0.20  Updated as per the coding guidelines        
  90:../Dave/Generated/src/NVIC002/NVIC002.c ****  * 24-Feb-14 v1.0.24  Removed dummy debug macros             
  91:../Dave/Generated/src/NVIC002/NVIC002.c ****  */
  92:../Dave/Generated/src/NVIC002/NVIC002.c **** 
  93:../Dave/Generated/src/NVIC002/NVIC002.c **** 
  94:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
  95:../Dave/Generated/src/NVIC002/NVIC002.c ****  ** INCLUDE FILES                                                             **
  96:../Dave/Generated/src/NVIC002/NVIC002.c ****  ******************************************************************************/
  97:../Dave/Generated/src/NVIC002/NVIC002.c **** /* Inclusion of header file */
  98:../Dave/Generated/src/NVIC002/NVIC002.c **** #include "../../inc/NVIC002/NVIC002.h"
  99:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 100:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 101:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 102:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Private Macro Definitions                             **
 103:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 104:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 105:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 106:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 107:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Private Type Definitions                              **
 108:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 109:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 110:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 111:../Dave/Generated/src/NVIC002/NVIC002.c **** **                 Private Function Declarations:
 112:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 113:../Dave/Generated/src/NVIC002/NVIC002.c **** static void NVIC002_lInit(const NVIC002_HandleType * Handle);
 114:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 115:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 116:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Global Constant Definitions                           **
 117:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 118:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 119:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 120:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Global Variable Definitions                           **
 121:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 122:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 123:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 124:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Private Constant Definitions                          **
 125:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 126:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 127:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 128:../Dave/Generated/src/NVIC002/NVIC002.c **** **                 Function like macro definitions                            **
 129:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 130:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 131:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Private Function Definitions                          **
 132:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 133:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 134:../Dave/Generated/src/NVIC002/NVIC002.c **** /*******************************************************************************
 135:../Dave/Generated/src/NVIC002/NVIC002.c **** **                      Public Function Definitions                           **
 136:../Dave/Generated/src/NVIC002/NVIC002.c **** *******************************************************************************/
 137:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 138:../Dave/Generated/src/NVIC002/NVIC002.c **** /**  Function to initialize the NVIC node parameters based on 
 139:../Dave/Generated/src/NVIC002/NVIC002.c ****  *  UI configuration.
 140:../Dave/Generated/src/NVIC002/NVIC002.c ****  */
 141:../Dave/Generated/src/NVIC002/NVIC002.c **** void NVIC002_Init(void)
 142:../Dave/Generated/src/NVIC002/NVIC002.c **** {
 256              		.loc 3 142 0
 257              		.cfi_startproc
 258 0000 80B5     		push	{r7, lr}
 259              	.LCFI9:
 260              		.cfi_def_cfa_offset 8
 261              		.cfi_offset 7, -8
 262              		.cfi_offset 14, -4
 263 0002 82B0     		sub	sp, sp, #8
 264              	.LCFI10:
 265              		.cfi_def_cfa_offset 16
 266 0004 00AF     		add	r7, sp, #0
 267              	.LCFI11:
 268              		.cfi_def_cfa_register 7
 143:../Dave/Generated/src/NVIC002/NVIC002.c ****   uint32_t Count;
 144:../Dave/Generated/src/NVIC002/NVIC002.c ****   for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 269              		.loc 3 144 0
 270 0006 0023     		mov	r3, #0
 271 0008 7B60     		str	r3, [r7, #4]
 272 000a 09E0     		b	.L11
 273              	.L12:
 145:../Dave/Generated/src/NVIC002/NVIC002.c ****   {
 146:../Dave/Generated/src/NVIC002/NVIC002.c **** 	  NVIC002_lInit(NVIC002_HandleArray[Count]);
 274              		.loc 3 146 0 discriminator 2
 275 000c 074B     		ldr	r3, .L13
 276 000e 7A68     		ldr	r2, [r7, #4]
 277 0010 9200     		lsl	r2, r2, #2
 278 0012 D358     		ldr	r3, [r2, r3]
 279 0014 181C     		mov	r0, r3
 280 0016 FFF7FEFF 		bl	NVIC002_lInit
 144:../Dave/Generated/src/NVIC002/NVIC002.c ****   for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 281              		.loc 3 144 0 discriminator 2
 282 001a 7B68     		ldr	r3, [r7, #4]
 283 001c 0133     		add	r3, r3, #1
 284 001e 7B60     		str	r3, [r7, #4]
 285              	.L11:
 144:../Dave/Generated/src/NVIC002/NVIC002.c ****   for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
 286              		.loc 3 144 0 is_stmt 0 discriminator 1
 287 0020 7B68     		ldr	r3, [r7, #4]
 288 0022 002B     		cmp	r3, #0
 289 0024 F2D0     		beq	.L12
 147:../Dave/Generated/src/NVIC002/NVIC002.c ****   }
 148:../Dave/Generated/src/NVIC002/NVIC002.c **** }
 290              		.loc 3 148 0 is_stmt 1
 291 0026 BD46     		mov	sp, r7
 292 0028 02B0     		add	sp, sp, #8
 293              		@ sp needed for prologue
 294 002a 80BD     		pop	{r7, pc}
 295              	.L14:
 296              		.align	2
 297              	.L13:
 298 002c 00000000 		.word	NVIC002_HandleArray
 299              		.cfi_endproc
 300              	.LFE38:
 302              		.section	.text.NVIC002_lInit,"ax",%progbits
 303              		.align	2
 304              		.code	16
 305              		.thumb_func
 307              	NVIC002_lInit:
 308              	.LFB39:
 149:../Dave/Generated/src/NVIC002/NVIC002.c **** 
 150:../Dave/Generated/src/NVIC002/NVIC002.c **** static void NVIC002_lInit(const NVIC002_HandleType * Handle)
 151:../Dave/Generated/src/NVIC002/NVIC002.c **** {
 309              		.loc 3 151 0
 310              		.cfi_startproc
 311 0000 80B5     		push	{r7, lr}
 312              	.LCFI12:
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 7, -8
 315              		.cfi_offset 14, -4
 316 0002 82B0     		sub	sp, sp, #8
 317              	.LCFI13:
 318              		.cfi_def_cfa_offset 16
 319 0004 00AF     		add	r7, sp, #0
 320              	.LCFI14:
 321              		.cfi_def_cfa_register 7
 322 0006 7860     		str	r0, [r7, #4]
 152:../Dave/Generated/src/NVIC002/NVIC002.c ****    /* Set Interrupt Priority for NVIC <%=NodeID%> 
 153:../Dave/Generated/src/NVIC002/NVIC002.c ****       Node App Instance <%=appInst%>  */
 154:../Dave/Generated/src/NVIC002/NVIC002.c **** 	#if (UC_FAMILY == XMC1) 
 155:../Dave/Generated/src/NVIC002/NVIC002.c **** 	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 323              		.loc 3 155 0
 324 0008 7B68     		ldr	r3, [r7, #4]
 325 000a 1B78     		ldrb	r3, [r3]
 326 000c DAB2     		uxtb	r2, r3
 156:../Dave/Generated/src/NVIC002/NVIC002.c **** 			             Handle->Priority);
 327              		.loc 3 156 0
 328 000e 7B68     		ldr	r3, [r7, #4]
 329 0010 5B78     		ldrb	r3, [r3, #1]
 155:../Dave/Generated/src/NVIC002/NVIC002.c **** 	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 330              		.loc 3 155 0
 331 0012 52B2     		sxtb	r2, r2
 332 0014 101C     		mov	r0, r2
 333 0016 191C     		mov	r1, r3
 334 0018 FFF7FEFF 		bl	NVIC_SetPriority
 157:../Dave/Generated/src/NVIC002/NVIC002.c **** 	#else 
 158:../Dave/Generated/src/NVIC002/NVIC002.c **** 	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
 159:../Dave/Generated/src/NVIC002/NVIC002.c **** 			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 160:../Dave/Generated/src/NVIC002/NVIC002.c **** 			   	   	     Handle->Priority,
 161:../Dave/Generated/src/NVIC002/NVIC002.c **** 			   	   	     Handle->SubPriority));
 162:../Dave/Generated/src/NVIC002/NVIC002.c **** 	#endif
 163:../Dave/Generated/src/NVIC002/NVIC002.c **** 	if(Handle->InterruptEnable == 1)
 335              		.loc 3 163 0
 336 001c 7B68     		ldr	r3, [r7, #4]
 337 001e DB78     		ldrb	r3, [r3, #3]
 338 0020 012B     		cmp	r3, #1
 339 0022 03D1     		bne	.L15
 164:../Dave/Generated/src/NVIC002/NVIC002.c **** 	{
 165:../Dave/Generated/src/NVIC002/NVIC002.c **** 	   /* Enable Interrupt */
 166:../Dave/Generated/src/NVIC002/NVIC002.c **** 		NVIC002_EnableIRQ(Handle);
 340              		.loc 3 166 0
 341 0024 7B68     		ldr	r3, [r7, #4]
 342 0026 181C     		mov	r0, r3
 343 0028 FFF7FEFF 		bl	NVIC002_EnableIRQ
 344              	.L15:
 167:../Dave/Generated/src/NVIC002/NVIC002.c **** 	}
 168:../Dave/Generated/src/NVIC002/NVIC002.c ****    
 169:../Dave/Generated/src/NVIC002/NVIC002.c **** }
 345              		.loc 3 169 0
 346 002c BD46     		mov	sp, r7
 347 002e 02B0     		add	sp, sp, #8
 348              		@ sp needed for prologue
 349 0030 80BD     		pop	{r7, pc}
 350              		.cfi_endproc
 351              	.LFE39:
 353 0032 C046     		.text
 354              	.Letext0:
 355              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC1300_series/Include/XMC1300.h"
 356              		.file 5 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 357              		.file 6 "../Dave/Generated/src/NVIC002/../../inc/NVIC002/NVIC002_Extern.h"
DEFINED SYMBOLS
                            *ABS*:00000000 NVIC002.c
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:18     .text.NVIC_EnableIRQ:00000000 $t
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:22     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:61     .text.NVIC_EnableIRQ:00000028 $d
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:66     .text.NVIC_SetPriority:00000000 $t
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:70     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:205    .text.NVIC_SetPriority:000000d8 $d
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:211    .text.NVIC002_EnableIRQ:00000000 $t
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:215    .text.NVIC002_EnableIRQ:00000000 NVIC002_EnableIRQ
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:248    .text.NVIC002_Init:00000000 $t
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:253    .text.NVIC002_Init:00000000 NVIC002_Init
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:307    .text.NVIC002_lInit:00000000 NVIC002_lInit
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:298    .text.NVIC002_Init:0000002c $d
C:\Users\maan\AppData\Local\Temp\ccW6fDMM.s:303    .text.NVIC002_lInit:00000000 $t
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.665d63c3c957c91c5ed795826dcbc088
                           .group:00000000 wm4.uc_id.h.35.f852fba3565a132d8ed947977fab9fbc
                           .group:00000000 wm4.XMC1300.h.45.4ee692c6c98aa9fc42e2abbc732052b9
                           .group:00000000 wm4.core_cm0.h.47.022e66414e77714da7c4b30b3ad99fe8
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.b7b6650bdd2316848d940915272d75b8
                           .group:00000000 wm4.core_cm0.h.135.ca70469f87e143609670bb393bfa6518
                           .group:00000000 wm4.XMC1000_RomFunctionTable.h.31.6d9a94465618f31b040dc9cea9a47ad7
                           .group:00000000 wm4.XMC1300.h.126.871a37eeeb3f6a078f5ddf5efd64103f
                           .group:00000000 wm4.NVIC002_Conf.h.63.00b91c10e79f81ab4aec2120d8519584

UNDEFINED SYMBOLS
NVIC002_HandleArray
