{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 21:01:46 2017 " "Info: Processing started: Thu May 25 21:01:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_0 " "Info: Assuming node \"clk_0\" is an undefined clock" {  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkf " "Info: Detected ripple clock \"clkf\" as buffer" {  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 60 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:u6\|Keyboard:u0\|fok " "Info: Detected ripple clock \"controller:u6\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:u6\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clkv " "Info: Detected ripple clock \"vga640480:u1\|clkv\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clkv" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk1 " "Info: Detected ripple clock \"vga640480:u1\|clk1\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 31 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga640480:u1\|clk " "Info: Detected ripple clock \"vga640480:u1\|clk\" as buffer" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_0 memory mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|ram_block1a27 register vga640480:u1\|b1\[2\] 116.66 MHz 8.572 ns Internal " "Info: Clock \"clk_0\" has Internal fmax of 116.66 MHz between source memory \"mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|ram_block1a27\" and destination register \"vga640480:u1\|b1\[2\]\" (period= 8.572 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.269 ns + Longest memory register " "Info: + Longest memory to register delay is 8.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|ram_block1a27 1 MEM M4K_X84_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X84_Y28; Fanout = 1; MEM Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|ram_block1a27'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/db/altsyncram_k681.tdf" 555 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.574 ns) + CELL(0.651 ns) 3.334 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|mux_4mb:mux2\|_~16327 2 COMB LCCOMB_X63_Y28_N2 1 " "Info: 2: + IC(2.574 ns) + CELL(0.651 ns) = 3.334 ns; Loc. = LCCOMB_X63_Y28_N2; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|mux_4mb:mux2\|_~16327'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.225 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16327 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/db/altsyncram_k681.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.615 ns) 4.318 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|mux_4mb:mux2\|_~16328 3 COMB LCCOMB_X63_Y28_N22 1 " "Info: 3: + IC(0.369 ns) + CELL(0.615 ns) = 4.318 ns; Loc. = LCCOMB_X63_Y28_N22; Fanout = 1; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|mux_4mb:mux2\|_~16328'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16327 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16328 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/db/altsyncram_k681.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 4.883 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|mux_4mb:mux2\|_~16335 4 COMB LCCOMB_X63_Y28_N18 2 " "Info: 4: + IC(0.359 ns) + CELL(0.206 ns) = 4.883 ns; Loc. = LCCOMB_X63_Y28_N18; Fanout = 2; COMB Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|mux_4mb:mux2\|_~16335'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16328 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16335 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/db/altsyncram_k681.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.908 ns) + CELL(0.370 ns) 8.161 ns vga640480:u1\|b1~10 5 COMB LCCOMB_X83_Y31_N16 1 " "Info: 5: + IC(2.908 ns) + CELL(0.370 ns) = 8.161 ns; Loc. = LCCOMB_X83_Y31_N16; Fanout = 1; COMB Node = 'vga640480:u1\|b1~10'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.278 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16335 vga640480:u1|b1~10 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.269 ns vga640480:u1\|b1\[2\] 6 REG LCFF_X83_Y31_N17 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 8.269 ns; Loc. = LCFF_X83_Y31_N17; Fanout = 1; REG Node = 'vga640480:u1\|b1\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|b1~10 vga640480:u1|b1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.059 ns ( 24.90 % ) " "Info: Total cell delay = 2.059 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.210 ns ( 75.10 % ) " "Info: Total interconnect delay = 6.210 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16327 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16328 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16335 vga640480:u1|b1~10 vga640480:u1|b1[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16327 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16328 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16335 {} vga640480:u1|b1~10 {} vga640480:u1|b1[2] {} } { 0.000ns 2.574ns 0.369ns 0.359ns 2.908ns 0.000ns } { 0.109ns 0.651ns 0.615ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.083 ns - Smallest " "Info: - Smallest clock skew is -0.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 11.333 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_0\" to destination register is 11.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.970 ns) 5.424 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y28_N19 2 " "Info: 2: + IC(3.354 ns) + CELL(0.970 ns) = 5.424 ns; Loc. = LCFF_X77_Y28_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.781 ns vga640480:u1\|clk 3 REG LCFF_X77_Y28_N1 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 6.781 ns; Loc. = LCFF_X77_Y28_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(0.000 ns) 9.236 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G7 778 " "Info: 4: + IC(2.455 ns) + CELL(0.000 ns) = 9.236 ns; Loc. = CLKCTRL_G7; Fanout = 778; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.666 ns) 11.333 ns vga640480:u1\|b1\[2\] 5 REG LCFF_X83_Y31_N17 1 " "Info: 5: + IC(1.431 ns) + CELL(0.666 ns) = 11.333 ns; Loc. = LCFF_X83_Y31_N17; Fanout = 1; REG Node = 'vga640480:u1\|b1\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { vga640480:u1|clk~clkctrl vga640480:u1|b1[2] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.70 % ) " "Info: Total cell delay = 3.706 ns ( 32.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.627 ns ( 67.30 % ) " "Info: Total interconnect delay = 7.627 ns ( 67.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|b1[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|b1[2] {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.431ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.416 ns - Longest memory " "Info: - Longest clock path from clock \"clk_0\" to source memory is 11.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.970 ns) 5.424 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y28_N19 2 " "Info: 2: + IC(3.354 ns) + CELL(0.970 ns) = 5.424 ns; Loc. = LCFF_X77_Y28_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.781 ns vga640480:u1\|clk 3 REG LCFF_X77_Y28_N1 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 6.781 ns; Loc. = LCFF_X77_Y28_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(0.000 ns) 9.236 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G7 778 " "Info: 4: + IC(2.455 ns) + CELL(0.000 ns) = 9.236 ns; Loc. = CLKCTRL_G7; Fanout = 778; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.815 ns) 11.416 ns mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|ram_block1a27 5 MEM M4K_X84_Y28 1 " "Info: 5: + IC(1.365 ns) + CELL(0.815 ns) = 11.416 ns; Loc. = M4K_X84_Y28; Fanout = 1; MEM Node = 'mymap:u2\|altsyncram:altsyncram_component\|altsyncram_k681:auto_generated\|ram_block1a27'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 } "NODE_NAME" } } { "db/altsyncram_k681.tdf" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/db/altsyncram_k681.tdf" 555 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 33.77 % ) " "Info: Total cell delay = 3.855 ns ( 33.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.561 ns ( 66.23 % ) " "Info: Total interconnect delay = 7.561 ns ( 66.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.416 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.416 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.365ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|b1[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|b1[2] {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.431ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.416 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.416 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.365ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_k681.tdf" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/db/altsyncram_k681.tdf" 555 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.269 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16327 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16328 mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16335 vga640480:u1|b1~10 vga640480:u1|b1[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.269 ns" { mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16327 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16328 {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|mux_4mb:mux2|_~16335 {} vga640480:u1|b1~10 {} vga640480:u1|b1[2] {} } { 0.000ns 2.574ns 0.369ns 0.359ns 2.908ns 0.000ns } { 0.109ns 0.651ns 0.615ns 0.206ns 0.370ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.333 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|b1[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.333 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|b1[2] {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.431ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.416 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.416 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} mymap:u2|altsyncram:altsyncram_component|altsyncram_k681:auto_generated|ram_block1a27 {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.365ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.815ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_0 38 " "Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock \"clk_0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:u6\|Keyboard:u0\|code\[2\] controller:u6\|Keyboard:u0\|break clk_0 3.247 ns " "Info: Found hold time violation between source  pin or register \"controller:u6\|Keyboard:u0\|code\[2\]\" and destination pin or register \"controller:u6\|Keyboard:u0\|break\" for clock \"clk_0\" (Hold time is 3.247 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.423 ns + Largest " "Info: + Largest clock skew is 4.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 13.767 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 13.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.970 ns) 5.424 ns clkf 2 REG LCFF_X77_Y28_N25 3 " "Info: 2: + IC(3.354 ns) + CELL(0.970 ns) = 5.424 ns; Loc. = LCFF_X77_Y28_N25; Fanout = 3; REG Node = 'clkf'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(0.970 ns) 8.877 ns controller:u6\|Keyboard:u0\|fok 3 REG LCFF_X56_Y32_N31 1 " "Info: 3: + IC(2.483 ns) + CELL(0.970 ns) = 8.877 ns; Loc. = LCFF_X56_Y32_N31; Fanout = 1; REG Node = 'controller:u6\|Keyboard:u0\|fok'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.453 ns" { clkf controller:u6|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.807 ns) + CELL(0.000 ns) 11.684 ns controller:u6\|Keyboard:u0\|fok~clkctrl 4 COMB CLKCTRL_G8 5 " "Info: 4: + IC(2.807 ns) + CELL(0.000 ns) = 11.684 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'controller:u6\|Keyboard:u0\|fok~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.417 ns) + CELL(0.666 ns) 13.767 ns controller:u6\|Keyboard:u0\|break 5 REG LCFF_X58_Y32_N13 4 " "Info: 5: + IC(1.417 ns) + CELL(0.666 ns) = 13.767 ns; Loc. = LCFF_X58_Y32_N13; Fanout = 4; REG Node = 'controller:u6\|Keyboard:u0\|break'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 26.92 % ) " "Info: Total cell delay = 3.706 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.061 ns ( 73.08 % ) " "Info: Total interconnect delay = 10.061 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.000ns 3.354ns 2.483ns 2.807ns 1.417ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 9.344 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to source register is 9.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.970 ns) 5.424 ns clkf 2 REG LCFF_X77_Y28_N25 3 " "Info: 2: + IC(3.354 ns) + CELL(0.970 ns) = 5.424 ns; Loc. = LCFF_X77_Y28_N25; Fanout = 3; REG Node = 'clkf'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_0 clkf } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.838 ns) + CELL(0.000 ns) 7.262 ns clkf~clkctrl 3 COMB CLKCTRL_G6 24 " "Info: 3: + IC(1.838 ns) + CELL(0.000 ns) = 7.262 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'clkf~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { clkf clkf~clkctrl } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 60 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.666 ns) 9.344 ns controller:u6\|Keyboard:u0\|code\[2\] 4 REG LCFF_X57_Y32_N31 5 " "Info: 4: + IC(1.416 ns) + CELL(0.666 ns) = 9.344 ns; Loc. = LCFF_X57_Y32_N31; Fanout = 5; REG Node = 'controller:u6\|Keyboard:u0\|code\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { clkf~clkctrl controller:u6|Keyboard:u0|code[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 29.28 % ) " "Info: Total cell delay = 2.736 ns ( 29.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.608 ns ( 70.72 % ) " "Info: Total interconnect delay = 6.608 ns ( 70.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.344 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.344 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 3.354ns 1.838ns 1.416ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.000ns 3.354ns 2.483ns 2.807ns 1.417ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.344 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.344 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 3.354ns 1.838ns 1.416ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.178 ns - Shortest register register " "Info: - Shortest register to register delay is 1.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|Keyboard:u0\|code\[2\] 1 REG LCFF_X57_Y32_N31 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y32_N31; Fanout = 5; REG Node = 'controller:u6\|Keyboard:u0\|code\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|code[2] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.370 ns) 1.070 ns controller:u6\|Keyboard:u0\|Mux0~1 2 COMB LCCOMB_X58_Y32_N12 1 " "Info: 2: + IC(0.700 ns) + CELL(0.370 ns) = 1.070 ns; Loc. = LCCOMB_X58_Y32_N12; Fanout = 1; COMB Node = 'controller:u6\|Keyboard:u0\|Mux0~1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { controller:u6|Keyboard:u0|code[2] controller:u6|Keyboard:u0|Mux0~1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.178 ns controller:u6\|Keyboard:u0\|break 3 REG LCFF_X58_Y32_N13 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.178 ns; Loc. = LCFF_X58_Y32_N13; Fanout = 4; REG Node = 'controller:u6\|Keyboard:u0\|break'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { controller:u6|Keyboard:u0|Mux0~1 controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 40.58 % ) " "Info: Total cell delay = 0.478 ns ( 40.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.700 ns ( 59.42 % ) " "Info: Total interconnect delay = 0.700 ns ( 59.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { controller:u6|Keyboard:u0|code[2] controller:u6|Keyboard:u0|Mux0~1 controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.178 ns" { controller:u6|Keyboard:u0|code[2] {} controller:u6|Keyboard:u0|Mux0~1 {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.700ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/Keyboard.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.767 ns" { clk_0 clkf controller:u6|Keyboard:u0|fok controller:u6|Keyboard:u0|fok~clkctrl controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.767 ns" { clk_0 {} clk_0~combout {} clkf {} controller:u6|Keyboard:u0|fok {} controller:u6|Keyboard:u0|fok~clkctrl {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.000ns 3.354ns 2.483ns 2.807ns 1.417ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.344 ns" { clk_0 clkf clkf~clkctrl controller:u6|Keyboard:u0|code[2] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "9.344 ns" { clk_0 {} clk_0~combout {} clkf {} clkf~clkctrl {} controller:u6|Keyboard:u0|code[2] {} } { 0.000ns 0.000ns 3.354ns 1.838ns 1.416ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { controller:u6|Keyboard:u0|code[2] controller:u6|Keyboard:u0|Mux0~1 controller:u6|Keyboard:u0|break } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "1.178 ns" { controller:u6|Keyboard:u0|code[2] {} controller:u6|Keyboard:u0|Mux0~1 {} controller:u6|Keyboard:u0|break {} } { 0.000ns 0.700ns 0.000ns } { 0.000ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga640480:u1\|clkv reset clk_0 5.041 ns register " "Info: tsu for register \"vga640480:u1\|clkv\" (data pin = \"reset\", clock pin = \"clk_0\") is 5.041 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.565 ns + Longest pin register " "Info: + Longest pin to register delay is 13.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 95 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 95; PIN Node = 'reset'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.148 ns) + CELL(0.647 ns) 11.739 ns vga640480:u1\|clkv~5 2 COMB LCCOMB_X82_Y33_N18 1 " "Info: 2: + IC(10.148 ns) + CELL(0.647 ns) = 11.739 ns; Loc. = LCCOMB_X82_Y33_N18; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~5'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.795 ns" { reset vga640480:u1|clkv~5 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.624 ns) 13.457 ns vga640480:u1\|clkv~6 3 COMB LCCOMB_X81_Y29_N12 1 " "Info: 3: + IC(1.094 ns) + CELL(0.624 ns) = 13.457 ns; Loc. = LCCOMB_X81_Y29_N12; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~6'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { vga640480:u1|clkv~5 vga640480:u1|clkv~6 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.565 ns vga640480:u1\|clkv 4 REG LCFF_X81_Y29_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 13.565 ns; Loc. = LCFF_X81_Y29_N13; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|clkv~6 vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 17.12 % ) " "Info: Total cell delay = 2.323 ns ( 17.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.242 ns ( 82.88 % ) " "Info: Total interconnect delay = 11.242 ns ( 82.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.565 ns" { reset vga640480:u1|clkv~5 vga640480:u1|clkv~6 vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.565 ns" { reset {} reset~combout {} vga640480:u1|clkv~5 {} vga640480:u1|clkv~6 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 10.148ns 1.094ns 0.000ns } { 0.000ns 0.944ns 0.647ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 8.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_0\" to destination register is 8.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.970 ns) 5.424 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y28_N19 2 " "Info: 2: + IC(3.354 ns) + CELL(0.970 ns) = 5.424 ns; Loc. = LCFF_X77_Y28_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.781 ns vga640480:u1\|clk 3 REG LCFF_X77_Y28_N1 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 6.781 ns; Loc. = LCFF_X77_Y28_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.666 ns) 8.484 ns vga640480:u1\|clkv 4 REG LCFF_X81_Y29_N13 2 " "Info: 4: + IC(1.037 ns) + CELL(0.666 ns) = 8.484 ns; Loc. = LCFF_X81_Y29_N13; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.703 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 43.68 % ) " "Info: Total cell delay = 3.706 ns ( 43.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.778 ns ( 56.32 % ) " "Info: Total interconnect delay = 4.778 ns ( 56.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 3.354ns 0.387ns 1.037ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.565 ns" { reset vga640480:u1|clkv~5 vga640480:u1|clkv~6 vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.565 ns" { reset {} reset~combout {} vga640480:u1|clkv~5 {} vga640480:u1|clkv~6 {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 10.148ns 1.094ns 0.000ns } { 0.000ns 0.944ns 0.647ns 0.624ns 0.108ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.484 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "8.484 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} } { 0.000ns 0.000ns 3.354ns 0.387ns 1.037ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_0 r\[0\] vga640480:u1\|vector_x\[4\] 26.943 ns register " "Info: tco from clock \"clk_0\" to destination pin \"r\[0\]\" through register \"vga640480:u1\|vector_x\[4\]\" is 26.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 11.328 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to source register is 11.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.970 ns) 5.424 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y28_N19 2 " "Info: 2: + IC(3.354 ns) + CELL(0.970 ns) = 5.424 ns; Loc. = LCFF_X77_Y28_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.781 ns vga640480:u1\|clk 3 REG LCFF_X77_Y28_N1 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 6.781 ns; Loc. = LCFF_X77_Y28_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.455 ns) + CELL(0.000 ns) 9.236 ns vga640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G7 778 " "Info: 4: + IC(2.455 ns) + CELL(0.000 ns) = 9.236 ns; Loc. = CLKCTRL_G7; Fanout = 778; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.666 ns) 11.328 ns vga640480:u1\|vector_x\[4\] 5 REG LCFF_X85_Y33_N9 9 " "Info: 5: + IC(1.426 ns) + CELL(0.666 ns) = 11.328 ns; Loc. = LCFF_X85_Y33_N9; Fanout = 9; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 32.72 % ) " "Info: Total cell delay = 3.706 ns ( 32.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.622 ns ( 67.28 % ) " "Info: Total interconnect delay = 7.622 ns ( 67.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.328 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.328 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.426ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.311 ns + Longest register pin " "Info: + Longest register to pin delay is 15.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga640480:u1\|vector_x\[4\] 1 REG LCFF_X85_Y33_N9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X85_Y33_N9; Fanout = 9; REG Node = 'vga640480:u1\|vector_x\[4\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|vector_x[4] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.370 ns) 1.544 ns vga640480:u1\|LessThan17~0 2 COMB LCCOMB_X82_Y33_N10 1 " "Info: 2: + IC(1.174 ns) + CELL(0.370 ns) = 1.544 ns; Loc. = LCCOMB_X82_Y33_N10; Fanout = 1; COMB Node = 'vga640480:u1\|LessThan17~0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan17~0 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.206 ns) 2.109 ns vga640480:u1\|LessThan17~1 3 COMB LCCOMB_X82_Y33_N4 3 " "Info: 3: + IC(0.359 ns) + CELL(0.206 ns) = 2.109 ns; Loc. = LCCOMB_X82_Y33_N4; Fanout = 3; COMB Node = 'vga640480:u1\|LessThan17~1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { vga640480:u1|LessThan17~0 vga640480:u1|LessThan17~1 } "NODE_NAME" } } { "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/develop/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.370 ns) 2.874 ns vga640480:u1\|clkv~7 4 COMB LCCOMB_X82_Y33_N28 1 " "Info: 4: + IC(0.395 ns) + CELL(0.370 ns) = 2.874 ns; Loc. = LCCOMB_X82_Y33_N28; Fanout = 1; COMB Node = 'vga640480:u1\|clkv~7'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { vga640480:u1|LessThan17~1 vga640480:u1|clkv~7 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 3.440 ns vga640480:u1\|process_12~2 5 COMB LCCOMB_X82_Y33_N16 5 " "Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 3.440 ns; Loc. = LCCOMB_X82_Y33_N16; Fanout = 5; COMB Node = 'vga640480:u1\|process_12~2'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { vga640480:u1|clkv~7 vga640480:u1|process_12~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.370 ns) 5.273 ns vga640480:u1\|r\[0\]~3 6 COMB LCCOMB_X80_Y31_N8 3 " "Info: 6: + IC(1.463 ns) + CELL(0.370 ns) = 5.273 ns; Loc. = LCCOMB_X80_Y31_N8; Fanout = 3; COMB Node = 'vga640480:u1\|r\[0\]~3'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { vga640480:u1|process_12~2 vga640480:u1|r[0]~3 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.992 ns) + CELL(3.046 ns) 15.311 ns r\[0\] 7 PIN PIN_R2 0 " "Info: 7: + IC(6.992 ns) + CELL(3.046 ns) = 15.311 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'r\[0\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.038 ns" { vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.568 ns ( 29.83 % ) " "Info: Total cell delay = 4.568 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.743 ns ( 70.17 % ) " "Info: Total interconnect delay = 10.743 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.311 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan17~0 vga640480:u1|LessThan17~1 vga640480:u1|clkv~7 vga640480:u1|process_12~2 vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "15.311 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan17~0 {} vga640480:u1|LessThan17~1 {} vga640480:u1|clkv~7 {} vga640480:u1|process_12~2 {} vga640480:u1|r[0]~3 {} r[0] {} } { 0.000ns 1.174ns 0.359ns 0.395ns 0.360ns 1.463ns 6.992ns } { 0.000ns 0.370ns 0.206ns 0.370ns 0.206ns 0.370ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.328 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clk~clkctrl vga640480:u1|vector_x[4] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.328 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clk~clkctrl {} vga640480:u1|vector_x[4] {} } { 0.000ns 0.000ns 3.354ns 0.387ns 2.455ns 1.426ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.311 ns" { vga640480:u1|vector_x[4] vga640480:u1|LessThan17~0 vga640480:u1|LessThan17~1 vga640480:u1|clkv~7 vga640480:u1|process_12~2 vga640480:u1|r[0]~3 r[0] } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "15.311 ns" { vga640480:u1|vector_x[4] {} vga640480:u1|LessThan17~0 {} vga640480:u1|LessThan17~1 {} vga640480:u1|clkv~7 {} vga640480:u1|process_12~2 {} vga640480:u1|r[0]~3 {} r[0] {} } { 0.000ns 1.174ns 0.359ns 0.395ns 0.360ns 1.463ns 6.992ns } { 0.000ns 0.370ns 0.206ns 0.370ns 0.206ns 0.370ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:u6\|mY reset clk_0 2.071 ns register " "Info: th for register \"controller:u6\|mY\" (data pin = \"reset\", clock pin = \"clk_0\") is 2.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 13.180 ns + Longest register " "Info: + Longest clock path from clock \"clk_0\" to destination register is 13.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_0 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.354 ns) + CELL(0.970 ns) 5.424 ns vga640480:u1\|clk1 2 REG LCFF_X77_Y28_N19 2 " "Info: 2: + IC(3.354 ns) + CELL(0.970 ns) = 5.424 ns; Loc. = LCFF_X77_Y28_N19; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.324 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.970 ns) 6.781 ns vga640480:u1\|clk 3 REG LCFF_X77_Y28_N1 3 " "Info: 3: + IC(0.387 ns) + CELL(0.970 ns) = 6.781 ns; Loc. = LCFF_X77_Y28_N1; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.970 ns) 8.788 ns vga640480:u1\|clkv 4 REG LCFF_X81_Y29_N13 2 " "Info: 4: + IC(1.037 ns) + CELL(0.970 ns) = 8.788 ns; Loc. = LCFF_X81_Y29_N13; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.007 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(0.000 ns) 11.079 ns vga640480:u1\|clkv~clkctrl 5 COMB CLKCTRL_G4 18 " "Info: 5: + IC(2.291 ns) + CELL(0.000 ns) = 11.079 ns; Loc. = CLKCTRL_G4; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/VGA_640480.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.666 ns) 13.180 ns controller:u6\|mY 6 REG LCFF_X81_Y30_N25 6 " "Info: 6: + IC(1.435 ns) + CELL(0.666 ns) = 13.180 ns; Loc. = LCFF_X81_Y30_N25; Fanout = 6; REG Node = 'controller:u6\|mY'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { vga640480:u1|clkv~clkctrl controller:u6|mY } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/controller.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 35.48 % ) " "Info: Total cell delay = 4.676 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.504 ns ( 64.52 % ) " "Info: Total interconnect delay = 8.504 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.180 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|mY } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.180 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|mY {} } { 0.000ns 0.000ns 3.354ns 0.387ns 1.037ns 2.291ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "controller.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/controller.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.415 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns reset 1 PIN PIN_AF4 95 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AF4; Fanout = 95; PIN Node = 'reset'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/HamsterBall.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.616 ns) + CELL(0.855 ns) 11.415 ns controller:u6\|mY 2 REG LCFF_X81_Y30_N25 6 " "Info: 2: + IC(9.616 ns) + CELL(0.855 ns) = 11.415 ns; Loc. = LCFF_X81_Y30_N25; Fanout = 6; REG Node = 'controller:u6\|mY'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.471 ns" { reset controller:u6|mY } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/HamsterBall/HamsterBall/controller.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 15.76 % ) " "Info: Total cell delay = 1.799 ns ( 15.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.616 ns ( 84.24 % ) " "Info: Total interconnect delay = 9.616 ns ( 84.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.415 ns" { reset controller:u6|mY } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.415 ns" { reset {} reset~combout {} controller:u6|mY {} } { 0.000ns 0.000ns 9.616ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.180 ns" { clk_0 vga640480:u1|clk1 vga640480:u1|clk vga640480:u1|clkv vga640480:u1|clkv~clkctrl controller:u6|mY } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "13.180 ns" { clk_0 {} clk_0~combout {} vga640480:u1|clk1 {} vga640480:u1|clk {} vga640480:u1|clkv {} vga640480:u1|clkv~clkctrl {} controller:u6|mY {} } { 0.000ns 0.000ns 3.354ns 0.387ns 1.037ns 2.291ns 1.435ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.415 ns" { reset controller:u6|mY } "NODE_NAME" } } { "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/develop/altera/90/quartus/bin/Technology_Viewer.qrui" "11.415 ns" { reset {} reset~combout {} controller:u6|mY {} } { 0.000ns 0.000ns 9.616ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 21:01:46 2017 " "Info: Processing ended: Thu May 25 21:01:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
