#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Aug 27 21:50:17 2018
# Process ID: 11072
# Current directory: Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1
# Command line: vivado.exe -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file: Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/base_wrapper.vds
# Journal file: Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Russell Bush/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 344.996 ; gain = 110.691
Command: synth_design -top base_wrapper -part xc7z020clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3616 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 477.262 ; gain = 130.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'base' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:61]
INFO: [Synth 8-6157] synthesizing module 'audio_imp_ONXNST' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:12]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_0_0_clk_wiz' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 53.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 74.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 6 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_0_0_clk_wiz' (4#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_0_0' (5#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'base_clk_wiz_0_0' requires 4 connections, but only 3 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:43]
INFO: [Synth 8-638] synthesizing module 'base_proc_sys_reset_0_2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/synth/base_proc_sys_reset_0_2.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/synth/base_proc_sys_reset_0_2.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (6#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (7#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (8#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (9#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (10#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (11#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'base_proc_sys_reset_0_2' (12#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/synth/base_proc_sys_reset_0_2.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_100MHz' of module 'base_proc_sys_reset_0_2' requires 10 connections, but only 6 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:47]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:54]
INFO: [Synth 8-6157] synthesizing module 'base_system_ila_0_3' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/synth/base_system_ila_0_3.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/synth/base_system_ila_0_3.v:228]
INFO: [Synth 8-6157] synthesizing module 'bd_e623' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:25]
INFO: [Synth 8-6157] synthesizing module 'bd_e623_ila_lib_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (20#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:1000]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (21#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (31#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50861]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (33#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (35#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50800]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (40#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_e623_ila_lib_0 does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:100]
INFO: [Synth 8-6155] done synthesizing module 'bd_e623_ila_lib_0' (58#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:25]
INFO: [Synth 8-6155] done synthesizing module 'bd_e623' (59#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/synth/bd_e623.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_system_ila_0_3' (60#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/synth/base_system_ila_0_3.v:216]
INFO: [Synth 8-6155] done synthesizing module 'audio_imp_ONXNST' (61#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:12]
INFO: [Synth 8-6157] synthesizing module 'ethernet_imp_DTOT56' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:517]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.vhd:126]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_support' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:65' bound to instance 'U0' of component 'base_gmii_to_rgmii_0_0_support' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_support' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:113]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_clocking' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:62' bound to instance 'i_base_gmii_to_rgmii_0_0_clocking' of component 'base_gmii_to_rgmii_0_0_clocking' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:194]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_clocking' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:72]
INFO: [Synth 8-113] binding component instance 'i_bufg_clk_in' to cell 'BUFG' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:85]
INFO: [Synth 8-113] binding component instance 'i_bufg_gmii_clk' to cell 'BUFG' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_clocking' (62#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:72]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_resets' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:61' bound to instance 'i_base_gmii_to_rgmii_0_0_resets' of component 'base_gmii_to_rgmii_0_0_resets' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:209]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_resets' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:69]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_reset_sync' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:66' bound to instance 'idelayctrl_reset_gen' of component 'base_gmii_to_rgmii_0_0_reset_sync' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:89]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_reset_sync' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:82]
	Parameter INITIALISE bound to: 2'b11 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:111]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:122]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:144]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync5' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:155]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync6' to cell 'FDP' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_reset_sync' (63#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_reset_sync.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_resets' (64#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_resets.vhd:69]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'i_base_gmii_to_rgmii_0_0_idelayctrl' to cell 'IDELAYCTRL' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:216]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_0_0_block' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:87' bound to instance 'i_gmii_to_rgmii_block' of component 'base_gmii_to_rgmii_0_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:227]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_0_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:133]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txc_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:202]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:208]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxc_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:222]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:228]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:235]
	Parameter C_RGMII_TXC_SKEW_EN bound to: 0 - type: integer 
	Parameter C_RGMII_TXC_ODELAY_VAL bound to: 0 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 5'b01000 
INFO: [Synth 8-3491] module 'gmii_to_rgmii_v4_0_6' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/8c24/hdl/gmii_to_rgmii_v4_0_vhsyn_rfs.vhd:2452' bound to instance 'base_gmii_to_rgmii_0_0_core' of component 'gmii_to_rgmii_v4_0_6' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_block' (72#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_block.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0_support' (73#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_support.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_0_0' (74#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.vhd:126]
WARNING: [Synth 8-350] instance 'gmii_to_rgmii_0' of module 'base_gmii_to_rgmii_0_0' requires 34 connections, but only 29 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:730]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_1_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.vhd:124]
INFO: [Synth 8-3491] module 'base_gmii_to_rgmii_1_0_block' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:87' bound to instance 'U0' of component 'base_gmii_to_rgmii_1_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'base_gmii_to_rgmii_1_0_block' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:133]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txc_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:202]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_tx_ctl_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:208]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_txd_obuf_i' to cell 'OBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:215]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxc_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:222]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rx_ctl_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:228]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'rgmii_rxd_ibuf_i' to cell 'IBUF' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:235]
	Parameter C_RGMII_TXC_SKEW_EN bound to: 0 - type: integer 
	Parameter C_RGMII_TXC_ODELAY_VAL bound to: 0 - type: integer 
	Parameter C_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter C_PHYADDR bound to: 5'b01001 
INFO: [Synth 8-3491] module 'gmii_to_rgmii_v4_0_6' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/8c24/hdl/gmii_to_rgmii_v4_0_vhsyn_rfs.vhd:2452' bound to instance 'base_gmii_to_rgmii_1_0_core' of component 'gmii_to_rgmii_v4_0_6' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_1_0_block' (75#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_block.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'base_gmii_to_rgmii_1_0' (76#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.vhd:124]
WARNING: [Synth 8-350] instance 'gmii_to_rgmii_1' of module 'base_gmii_to_rgmii_1_0' requires 32 connections, but only 28 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:760]
INFO: [Synth 8-638] synthesizing module 'base_proc_sys_reset_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'base_proc_sys_reset_0_0' (77#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/synth/base_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_200MHz' of module 'base_proc_sys_reset_0_0' requires 10 connections, but only 6 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:789]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_imp_DTOT56' (78#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:517]
INFO: [Synth 8-6157] synthesizing module 'hdmi_imp_1OI4F5' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:824]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:862]
INFO: [Synth 8-6157] synthesizing module 'base_system_ila_0_1' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/synth/base_system_ila_0_1.v:216]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/synth/base_system_ila_0_1.v:232]
INFO: [Synth 8-6157] synthesizing module 'bd_27a2' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_27a2_ila_lib_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:84]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_7_ila' requires 1033 connections, but only 1027 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity bd_27a2_ila_lib_0 does not have driver. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:104]
INFO: [Synth 8-6155] done synthesizing module 'bd_27a2_ila_lib_0' (79#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:84]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_lib'. This will prevent further optimization [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:33]
INFO: [Synth 8-6155] done synthesizing module 'bd_27a2' (80#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/synth/bd_27a2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'base_system_ila_0_1' (81#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/synth/base_system_ila_0_1.v:216]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_imp_1OI4F5' (82#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:824]
INFO: [Synth 8-6157] synthesizing module 'hdmi_audio_imp_1B6TZCR' [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:798]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_audio_imp_1B6TZCR' (83#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:798]
INFO: [Synth 8-6157] synthesizing module 'base_processing_system7_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/synth/base_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 1 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (84#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (85#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40565]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (86#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/synth/base_processing_system7_0_0.v:592]
INFO: [Synth 8-6155] done synthesizing module 'base_processing_system7_0_0' (87#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/synth/base_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'base_processing_system7_0_0' requires 150 connections, but only 100 given [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:411]
INFO: [Synth 8-6157] synthesizing module 'base_xlconcat_0_0' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_xlconcat_0_0/synth/base_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 16 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (88#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'base_xlconcat_0_0' (89#1) [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_xlconcat_0_0/synth/base_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base' (90#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/synth/base.v:61]
INFO: [Synth 8-6155] done synthesizing module 'base_wrapper' (91#1) [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/hdl/base_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SLEEP
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 956.035 ; gain = 609.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/synth/bd_e623_ila_lib_0.v:3211]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/synth/bd_27a2_ila_lib_0.v:3215]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:30 . Memory (MB): peak = 956.035 ; gain = 609.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:21 ; elapsed = 00:02:30 . Memory (MB): peak = 956.035 ; gain = 609.297
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc] for cell 'base_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_processing_system7_0_0/base_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0_board.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_0/base_proc_sys_reset_0_0.xdc] for cell 'base_i/ethernet/proc_sys_reset_200MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2_board.xdc] for cell 'base_i/audio/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2_board.xdc] for cell 'base_i/audio/proc_sys_reset_100MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2.xdc] for cell 'base_i/audio/proc_sys_reset_100MHz/U0'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_proc_sys_reset_0_2/base_proc_sys_reset_0_2.xdc] for cell 'base_i/audio/proc_sys_reset_100MHz/U0'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_board.xdc] for cell 'base_i/audio/clk_wiz_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0_board.xdc] for cell 'base_i/audio/clk_wiz_0/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xdc] for cell 'base_i/audio/clk_wiz_0/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_clk_wiz_0_0/base_clk_wiz_0_0.xdc] for cell 'base_i/audio/clk_wiz_0/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/hdmi_ila/inst/ila_lib/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/hdmi/hdmi_ila/inst/ila_lib/inst'
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/audio/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_system_ila_0_3/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'base_i/audio/system_ila_0/inst/ila_lib/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-507] No nets matched 'AC_BCLK_IBUF'. [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/constrs_1/new/top.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/constrs_1/new/top.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'base_gmii_to_rgmii_0_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:20]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:21]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:24]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:32]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc:33]
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'base_gmii_to_rgmii_1_0_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:7]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:20]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:21]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:24]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:32]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc:33]
Finished Parsing XDC File [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc] for cell 'base_i/ethernet/gmii_to_rgmii_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_1_0/synth/base_gmii_to_rgmii_1_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 253 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances
  CFGLUT5 => SRLC32E: 13 instances
  FD => FDRE: 48 instances
  FDP => FDPE: 78 instances
  FDR => FDRE: 24 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IODELAYE1 => IDELAYE2: 10 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 994.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:40 ; elapsed = 00:02:53 . Memory (MB): peak = 994.895 ; gain = 648.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:40 ; elapsed = 00:02:53 . Memory (MB): peak = 994.895 ; gain = 648.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for base_i/audio/system_ila_0/inst/ila_lib/inst. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 98).
Applied set_property DONT_TOUCH = true for base_i/hdmi/hdmi_ila/inst/ila_lib/inst. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for base_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ethernet/gmii_to_rgmii_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ethernet/proc_sys_reset_200MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/ethernet/gmii_to_rgmii_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio/proc_sys_reset_100MHz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/hdmi/hdmi_ila. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/hdmi/hdmi_ila/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/hdmi/hdmi_ila/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio/system_ila_0/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/audio/system_ila_0/inst/ila_lib. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for base_i/processing_system7_0/inst. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for base_i/ethernet/gmii_to_rgmii_0/U0. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for base_i/ethernet/proc_sys_reset_200MHz/U0. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for base_i/ethernet/gmii_to_rgmii_1/U0. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 66).
Applied set_property DONT_TOUCH = true for base_i/audio/proc_sys_reset_100MHz/U0. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 74).
Applied set_property DONT_TOUCH = true for base_i/audio/clk_wiz_0/inst. (constraint file  Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/dont_touch.xdc, line 80).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 994.895 ; gain = 648.156
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'base_gmii_to_rgmii_0_0_resets'
INFO: [Synth 8-5544] ROM "idelayctrl_reset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idelay_reset_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-5544] ROM "BIT_COUNT_LOAD_VALUE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BIT_COUNT_LOAD_EN" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RD" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDRESS_MATCH" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized3'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized4'
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2545B937A300'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm25447CCCE400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2545B934EE00'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2545B92AF600'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'base_gmii_to_rgmii_0_0_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000010000 |                             0000
          wait_for_start |                      00001000000 |                             0001
                opcode_1 |                      00000001000 |                             0010
                opcode_2 |                      00000000001 |                             0011
                ld_phyad |                      00000000010 |                             0100
                ld_regad |                      00000000100 |                             0101
                    ta_1 |                      10000000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      00000100000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2545B932F400'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'fsm2545B92E2400'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:45 ; elapsed = 00:03:00 . Memory (MB): peak = 994.895 ; gain = 648.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 37    
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	             1024 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 9     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 162   
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 300   
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 33    
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 9     
	  15 Input     15 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   8 Input     13 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 33    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 11    
	  10 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 134   
	   3 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 12    
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_7_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_7_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module ila_v6_2_7_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module base_gmii_to_rgmii_0_0_resets 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  15 Input     15 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module MDIO_INTERFACE 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module MANAGEMENT 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module gmii_to_rgmii_core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module gmii_to_rgmii_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gmii_to_rgmii_gen__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_7_ila_register__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_7_ila_trigger__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_allx_typeA_nodelay__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module ila_v6_2_7_ila_cap_addrgen__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 12    
Module ila_v6_2_7_ila_cap_ctrl_legacy__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     12 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_7_ila_core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module ila_v6_2_7_ila__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module processing_system7_v5_5_processing_system7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/NEW_STATE" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[2].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[3].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_7_ila__parameterized0.
INFO: [Synth 8-3886] merging instance 'proc_sys_reset:/SEQ/pr_dec_reg[1]' (FD) to 'proc_sys_reset:/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'proc_sys_reset:/SEQ/bsr_dec_reg[1]' (FD) to 'proc_sys_reset:/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/xsdb_memory_read_inst/current_state_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/CAP_QUAL_STRG_reg' (FD) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/shift_cap_strg_qual_reg'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]' (FDRE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]' (FDRE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]' (FDE) to 'base_i/audio/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\audio/system_ila_0 /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[12]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[8]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1023]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1022]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1021]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1020]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1019]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1018]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1017]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1016]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1015]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1014]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1013]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1012]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1011]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1010]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1009]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1008]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1007]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1006]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1005]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1004]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1003]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1002]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1001]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[1000]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[999]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[998]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[997]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[996]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[995]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[994]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[993]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[992]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[991]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/shift_reg0_reg[990]) is unused and will be removed from module ila_v6_2_7_ila.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (base_i/\hdmi/hdmi_ila /inst/ila_lib/inst/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:00 ; elapsed = 00:03:15 . Memory (MB): peak = 994.895 ; gain = 648.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:18 ; elapsed = 00:03:35 . Memory (MB): peak = 1082.527 ; gain = 735.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:35 . Memory (MB): peak = 1103.605 ; gain = 756.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:03:39 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5410] Found another clock driver \i_base_gmii_to_rgmii_0_0_clocking/i_bufg_gmii_clk :O [z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.srcs/sources_1/bd/base/ip/base_gmii_to_rgmii_0_0/synth/base_gmii_to_rgmii_0_0_clocking.vhd:88]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:24 ; elapsed = 00:03:41 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:24 ; elapsed = 00:03:41 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:24 ; elapsed = 00:03:41 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:24 ; elapsed = 00:03:41 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:25 ; elapsed = 00:03:41 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:25 ; elapsed = 00:03:41 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ila_v6_2_7_ila       | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                        | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila       | ila_core_inst/shifted_data_in_reg[8][1]                                          | 9      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|ila_v6_2_7_ila       | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila       | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]    | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|gmii_to_rgmii_v4_0_6 | i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG_reg[12]                  | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|ila_v6_2_7_ila       | ila_core_inst/shifted_data_in_reg[8][23]                                         | 9      | 24    | NO           | YES                | YES               | 24     | 0       | 
+---------------------+----------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    12|
|3     |BUFIO      |     2|
|4     |CARRY4     |    52|
|5     |CFGLUT5    |    89|
|6     |IDDR       |    10|
|7     |IDELAYCTRL |     1|
|8     |IODELAYE1  |    10|
|9     |LUT1       |   185|
|10    |LUT2       |   123|
|11    |LUT3       |   224|
|12    |LUT4       |   198|
|13    |LUT5       |   211|
|14    |LUT6       |   660|
|15    |MMCME2_ADV |     1|
|16    |MUXF7      |    17|
|17    |ODDR       |    12|
|18    |PS7        |     1|
|19    |RAMB18E1   |     1|
|20    |RAMB36E1   |     1|
|21    |RAMB36E1_1 |     3|
|22    |SRL16      |     2|
|23    |SRL16E     |    39|
|24    |SRLC16E    |     4|
|25    |SRLC32E    |    34|
|26    |FD         |    48|
|27    |FDP        |    66|
|28    |FDR        |    16|
|29    |FDRE       |  2620|
|30    |FDSE       |    40|
|31    |IBUF       |    51|
|32    |IOBUF      |     2|
|33    |OBUF       |    50|
+------+-----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                                          |Module                                             |Cells |
+------+----------------------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                               |                                                   |  4915|
|2     |  base_i                                                                          |base                                               |  4832|
|3     |    processing_system7_0                                                          |base_processing_system7_0_0                        |   288|
|4     |      inst                                                                        |processing_system7_v5_5_processing_system7         |   288|
|5     |    xlconcat_0                                                                    |base_xlconcat_0_0                                  |     0|
|6     |    audio                                                                         |audio_imp_ONXNST                                   |  1947|
|7     |      clk_wiz_0                                                                   |base_clk_wiz_0_0                                   |     5|
|8     |        inst                                                                      |base_clk_wiz_0_0_clk_wiz                           |     5|
|9     |      proc_sys_reset_100MHz                                                       |base_proc_sys_reset_0_2                            |    66|
|10    |        U0                                                                        |proc_sys_reset__1                                  |    66|
|11    |          EXT_LPF                                                                 |lpf_149                                            |    23|
|12    |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                            |cdc_sync_152                                       |     6|
|13    |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                            |cdc_sync_153                                       |     6|
|14    |          SEQ                                                                     |sequence_psr_150                                   |    38|
|15    |            SEQ_COUNTER                                                           |upcnt_n_151                                        |    13|
|16    |      system_ila_0                                                                |base_system_ila_0_3                                |  1876|
|17    |        inst                                                                      |bd_e623                                            |  1876|
|18    |          ila_lib                                                                 |bd_e623_ila_lib_0                                  |  1876|
|19    |            inst                                                                  |ila_v6_2_7_ila                                     |  1876|
|20    |              ila_core_inst                                                       |ila_v6_2_7_ila_core                                |  1869|
|21    |                ila_trace_memory_inst                                             |ila_v6_2_7_ila_trace_memory                        |     1|
|22    |                  \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6                                 |     1|
|23    |                    inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth                           |     1|
|24    |                      \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top                                    |     1|
|25    |                        \valid.cstr                                               |blk_mem_gen_generic_cstr                           |     1|
|26    |                          \ramloop[0].ram.r                                       |blk_mem_gen_prim_width                             |     1|
|27    |                            \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper                           |     1|
|28    |                u_ila_cap_ctrl                                                    |ila_v6_2_7_ila_cap_ctrl_legacy                     |   290|
|29    |                  U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0_126           |     5|
|30    |                  U_NS0                                                           |ltlib_v1_0_0_cfglut7_127                           |     6|
|31    |                  U_NS1                                                           |ltlib_v1_0_0_cfglut7_128                           |     6|
|32    |                  u_cap_addrgen                                                   |ila_v6_2_7_ila_cap_addrgen                         |   268|
|33    |                    U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6_129                           |     3|
|34    |                    u_cap_sample_counter                                          |ila_v6_2_7_ila_cap_sample_counter                  |    52|
|35    |                      U_SCE                                                       |ltlib_v1_0_0_cfglut4_141                           |     1|
|36    |                      U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_142                           |     1|
|37    |                      U_SCRST                                                     |ltlib_v1_0_0_cfglut6_143                           |     5|
|38    |                      u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay_144                     |    26|
|39    |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_145                |    26|
|40    |                          DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_146         |    13|
|41    |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_147   |     5|
|42    |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_148   |     6|
|43    |                    u_cap_window_counter                                          |ila_v6_2_7_ila_cap_window_counter                  |    60|
|44    |                      U_WCE                                                       |ltlib_v1_0_0_cfglut4_130                           |     1|
|45    |                      U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5_131                           |     1|
|46    |                      U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_132                           |     1|
|47    |                      u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay                         |    12|
|48    |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay_137                |    12|
|49    |                          DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_138         |    12|
|50    |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_139   |     5|
|51    |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_140   |     5|
|52    |                      u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay_133                     |    25|
|53    |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay                    |    25|
|54    |                          DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_134         |    12|
|55    |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_135   |     5|
|56    |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_136   |     5|
|57    |                u_ila_regs                                                        |ila_v6_2_7_ila_register                            |  1387|
|58    |                  U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs__1                              |   302|
|59    |                  reg_890                                                         |xsdbs_v1_0_2_reg__parameterized46__1               |    16|
|60    |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_125                          |    16|
|61    |                  \MU_SRL[0].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s                               |    77|
|62    |                  \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0_82            |    90|
|63    |                  \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1_83            |    77|
|64    |                  reg_15                                                          |xsdbs_v1_0_2_reg__parameterized28_84               |    29|
|65    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_124                           |    29|
|66    |                  reg_16                                                          |xsdbs_v1_0_2_reg__parameterized29_85               |    20|
|67    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_123                           |    20|
|68    |                  reg_17                                                          |xsdbs_v1_0_2_reg__parameterized30_86               |    28|
|69    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_122                           |    28|
|70    |                  reg_18                                                          |xsdbs_v1_0_2_reg__parameterized31_87               |    29|
|71    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_121                           |    29|
|72    |                  reg_19                                                          |xsdbs_v1_0_2_reg__parameterized32_88               |    17|
|73    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_120                           |    17|
|74    |                  reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized33_89               |    24|
|75    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_119           |    24|
|76    |                  reg_6                                                           |xsdbs_v1_0_2_reg__parameterized13_90               |    32|
|77    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_118                           |    32|
|78    |                  reg_7                                                           |xsdbs_v1_0_2_reg__parameterized14_91               |    25|
|79    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0_117           |    25|
|80    |                  reg_8                                                           |xsdbs_v1_0_2_reg__parameterized15_92               |    11|
|81    |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_116                          |    11|
|82    |                  reg_80                                                          |xsdbs_v1_0_2_reg__parameterized34_93               |    20|
|83    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_115           |    20|
|84    |                  reg_81                                                          |xsdbs_v1_0_2_reg__parameterized35_94               |    17|
|85    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_114                           |    17|
|86    |                  reg_82                                                          |xsdbs_v1_0_2_reg__parameterized36_95               |    18|
|87    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_113           |    18|
|88    |                  reg_83                                                          |xsdbs_v1_0_2_reg__parameterized37_96               |    40|
|89    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_112                           |    40|
|90    |                  reg_84                                                          |xsdbs_v1_0_2_reg__parameterized38_97               |    41|
|91    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_111                           |    41|
|92    |                  reg_85                                                          |xsdbs_v1_0_2_reg__parameterized39_98               |    17|
|93    |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_110                           |    17|
|94    |                  reg_887                                                         |xsdbs_v1_0_2_reg__parameterized41_99               |     2|
|95    |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_109                          |     2|
|96    |                  reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized43_100              |     5|
|97    |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_108                          |     5|
|98    |                  reg_9                                                           |xsdbs_v1_0_2_reg__parameterized16_101              |    30|
|99    |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_107                          |    30|
|100   |                  reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized2_102           |    94|
|101   |                  reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream_103                        |    25|
|102   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_106                           |    25|
|103   |                  reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0_104        |     4|
|104   |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_105                          |     4|
|105   |                u_ila_reset_ctrl                                                  |ila_v6_2_7_ila_reset_ctrl_65                       |    46|
|106   |                  arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection_76              |     5|
|107   |                  \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer_77                    |     7|
|108   |                  \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_78                    |     6|
|109   |                  \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_79                    |     7|
|110   |                  \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_80                    |     6|
|111   |                  halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_81              |     5|
|112   |                u_trig                                                            |ila_v6_2_7_ila_trigger                             |    35|
|113   |                  \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match                                 |    12|
|114   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA                            |    10|
|115   |                      DUT                                                         |ltlib_v1_0_0_all_typeA_74                          |     8|
|116   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_75                    |     6|
|117   |                  U_TM                                                            |ila_v6_2_7_ila_trig_match                          |    22|
|118   |                    \N_DDR_MODE.G_NMU[0].U_M                                      |ltlib_v1_0_0_match__parameterized0_66              |    11|
|119   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_71         |    10|
|120   |                        DUT                                                       |ltlib_v1_0_0_all_typeA_72                          |     8|
|121   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_73                    |     6|
|122   |                    \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0_67              |    11|
|123   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_68         |    10|
|124   |                        DUT                                                       |ltlib_v1_0_0_all_typeA_69                          |     8|
|125   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_70                    |     6|
|126   |                xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd                         |    61|
|127   |    ethernet                                                                      |ethernet_imp_DTOT56                                |   523|
|128   |      gmii_to_rgmii_0                                                             |base_gmii_to_rgmii_0_0                             |   244|
|129   |        U0                                                                        |base_gmii_to_rgmii_0_0_support                     |   244|
|130   |          i_base_gmii_to_rgmii_0_0_clocking                                       |base_gmii_to_rgmii_0_0_clocking                    |     2|
|131   |          i_base_gmii_to_rgmii_0_0_resets                                         |base_gmii_to_rgmii_0_0_resets                      |    28|
|132   |            idelayctrl_reset_gen                                                  |base_gmii_to_rgmii_0_0_reset_sync                  |     6|
|133   |          i_gmii_to_rgmii_block                                                   |base_gmii_to_rgmii_0_0_block                       |   213|
|134   |            base_gmii_to_rgmii_0_0_core                                           |gmii_to_rgmii_v4_0_6                               |   201|
|135   |              i_gmii_to_rgmii                                                     |gmii_to_rgmii_gen                                  |   201|
|136   |                i_MANAGEMENT                                                      |MANAGEMENT_53                                      |   112|
|137   |                  MDIO_INTERFACE_1                                                |MDIO_INTERFACE_62                                  |    87|
|138   |                  SYNC_MDC                                                        |sync_block_63                                      |     7|
|139   |                  SYNC_MDIO_IN                                                    |sync_block_64                                      |     6|
|140   |                i_gmii_to_rgmii                                                   |gmii_to_rgmii_core_54                              |    67|
|141   |                  i_reset_sync_rx_reset                                           |reset_sync_58                                      |     6|
|142   |                  i_reset_sync_tx_reset                                           |reset_sync_59                                      |     6|
|143   |                  i_sync_rx_dv                                                    |sync_block__parameterized1_60                      |     6|
|144   |                  i_sync_rx_er                                                    |sync_block__parameterized1_61                      |     8|
|145   |                i_reset_sync_mgmt_reset                                           |reset_sync_55                                      |     6|
|146   |                i_reset_sync_rx_reset                                             |reset_sync_56                                      |     7|
|147   |                i_reset_sync_tx_reset                                             |reset_sync_57                                      |     7|
|148   |      gmii_to_rgmii_1                                                             |base_gmii_to_rgmii_1_0                             |   213|
|149   |        U0                                                                        |base_gmii_to_rgmii_1_0_block                       |   213|
|150   |          base_gmii_to_rgmii_1_0_core                                             |gmii_to_rgmii_v4_0_6__parameterized1               |   201|
|151   |            i_gmii_to_rgmii                                                       |gmii_to_rgmii_gen__parameterized1                  |   201|
|152   |              i_MANAGEMENT                                                        |MANAGEMENT                                         |   112|
|153   |                MDIO_INTERFACE_1                                                  |MDIO_INTERFACE                                     |    87|
|154   |                SYNC_MDC                                                          |sync_block                                         |     7|
|155   |                SYNC_MDIO_IN                                                      |sync_block_52                                      |     6|
|156   |              i_gmii_to_rgmii                                                     |gmii_to_rgmii_core                                 |    67|
|157   |                i_reset_sync_rx_reset                                             |reset_sync_49                                      |     6|
|158   |                i_reset_sync_tx_reset                                             |reset_sync_50                                      |     6|
|159   |                i_sync_rx_dv                                                      |sync_block__parameterized1                         |     6|
|160   |                i_sync_rx_er                                                      |sync_block__parameterized1_51                      |     8|
|161   |              i_reset_sync_mgmt_reset                                             |reset_sync                                         |     6|
|162   |              i_reset_sync_rx_reset                                               |reset_sync_47                                      |     7|
|163   |              i_reset_sync_tx_reset                                               |reset_sync_48                                      |     7|
|164   |      proc_sys_reset_200MHz                                                       |base_proc_sys_reset_0_0                            |    66|
|165   |        U0                                                                        |proc_sys_reset                                     |    66|
|166   |          EXT_LPF                                                                 |lpf                                                |    23|
|167   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                            |cdc_sync                                           |     6|
|168   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                            |cdc_sync_46                                        |     6|
|169   |          SEQ                                                                     |sequence_psr                                       |    38|
|170   |            SEQ_COUNTER                                                           |upcnt_n                                            |    13|
|171   |    hdmi                                                                          |hdmi_imp_1OI4F5                                    |  2074|
|172   |      hdmi_ila                                                                    |base_system_ila_0_1                                |  2074|
|173   |        inst                                                                      |bd_27a2                                            |  2074|
|174   |          ila_lib                                                                 |bd_27a2_ila_lib_0                                  |  2074|
|175   |            inst                                                                  |ila_v6_2_7_ila__parameterized0                     |  2074|
|176   |              ila_core_inst                                                       |ila_v6_2_7_ila_core__parameterized0                |  2067|
|177   |                ila_trace_memory_inst                                             |ila_v6_2_7_ila_trace_memory__parameterized0        |     4|
|178   |                  \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                       |blk_mem_gen_v8_3_6__parameterized0                 |     4|
|179   |                    inst_blk_mem_gen                                              |blk_mem_gen_v8_3_6_synth__parameterized0           |     4|
|180   |                      \gnbram.gnativebmg.native_blk_mem_gen                       |blk_mem_gen_top__parameterized0                    |     4|
|181   |                        \valid.cstr                                               |blk_mem_gen_generic_cstr__parameterized0           |     4|
|182   |                          \ramloop[0].ram.r                                       |blk_mem_gen_prim_width__parameterized0             |     1|
|183   |                            \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized0           |     1|
|184   |                          \ramloop[1].ram.r                                       |blk_mem_gen_prim_width__parameterized1             |     1|
|185   |                            \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized1           |     1|
|186   |                          \ramloop[2].ram.r                                       |blk_mem_gen_prim_width__parameterized2             |     1|
|187   |                            \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized2           |     1|
|188   |                          \ramloop[3].ram.r                                       |blk_mem_gen_prim_width__parameterized3             |     1|
|189   |                            \prim_noinit.ram                                      |blk_mem_gen_prim_wrapper__parameterized3           |     1|
|190   |                u_ila_cap_ctrl                                                    |ila_v6_2_7_ila_cap_ctrl_legacy__parameterized0     |   280|
|191   |                  U_CDONE                                                         |ltlib_v1_0_0_cfglut6__parameterized0               |     5|
|192   |                  U_NS0                                                           |ltlib_v1_0_0_cfglut7                               |     6|
|193   |                  U_NS1                                                           |ltlib_v1_0_0_cfglut7_31                            |     6|
|194   |                  u_cap_addrgen                                                   |ila_v6_2_7_ila_cap_addrgen__parameterized0         |   258|
|195   |                    U_CMPRESET                                                    |ltlib_v1_0_0_cfglut6                               |     3|
|196   |                    u_cap_sample_counter                                          |ila_v6_2_7_ila_cap_sample_counter__parameterized0  |    49|
|197   |                      U_SCE                                                       |ltlib_v1_0_0_cfglut4_38                            |     1|
|198   |                      U_SCMPCE                                                    |ltlib_v1_0_0_cfglut5_39                            |     1|
|199   |                      U_SCRST                                                     |ltlib_v1_0_0_cfglut6_40                            |     5|
|200   |                      u_scnt_cmp                                                  |ltlib_v1_0_0_match_nodelay__parameterized0_41      |    25|
|201   |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_42 |    25|
|202   |                          DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_43          |    13|
|203   |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_44    |     5|
|204   |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_45    |     6|
|205   |                    u_cap_window_counter                                          |ila_v6_2_7_ila_cap_window_counter__parameterized0  |    57|
|206   |                      U_WCE                                                       |ltlib_v1_0_0_cfglut4                               |     1|
|207   |                      U_WHCMPCE                                                   |ltlib_v1_0_0_cfglut5                               |     1|
|208   |                      U_WLCMPCE                                                   |ltlib_v1_0_0_cfglut5_32                            |     1|
|209   |                      u_wcnt_hcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0         |    12|
|210   |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0_34 |    12|
|211   |                          DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0_35          |    12|
|212   |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0_36    |     5|
|213   |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1_37    |     5|
|214   |                      u_wcnt_lcmp                                                 |ltlib_v1_0_0_match_nodelay__parameterized0_33      |    24|
|215   |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst  |ltlib_v1_0_0_allx_typeA_nodelay__parameterized0    |    24|
|216   |                          DUT                                                     |ltlib_v1_0_0_all_typeA__parameterized0             |    12|
|217   |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized0       |     5|
|218   |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE         |ltlib_v1_0_0_all_typeA_slice__parameterized1       |     5|
|219   |                u_ila_regs                                                        |ila_v6_2_7_ila_register__parameterized0            |  1466|
|220   |                  U_XSDB_SLAVE                                                    |xsdbs_v1_0_2_xsdbs                                 |   302|
|221   |                  reg_890                                                         |xsdbs_v1_0_2_reg__parameterized46                  |    16|
|222   |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_30                           |    16|
|223   |                  \MU_SRL[1].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized0               |    83|
|224   |                  \MU_SRL[2].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized3               |    73|
|225   |                  \MU_SRL[3].mu_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized4               |    83|
|226   |                  \TC_SRL[0].tc_srl_reg                                           |xsdbs_v1_0_2_reg_p2s__parameterized1               |    76|
|227   |                  reg_15                                                          |xsdbs_v1_0_2_reg__parameterized28                  |    19|
|228   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_29                            |    19|
|229   |                  reg_16                                                          |xsdbs_v1_0_2_reg__parameterized29                  |    17|
|230   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_28                            |    17|
|231   |                  reg_17                                                          |xsdbs_v1_0_2_reg__parameterized30                  |    49|
|232   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_27                            |    49|
|233   |                  reg_18                                                          |xsdbs_v1_0_2_reg__parameterized31                  |    18|
|234   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_26                            |    18|
|235   |                  reg_19                                                          |xsdbs_v1_0_2_reg__parameterized32                  |    17|
|236   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_25                            |    17|
|237   |                  reg_1a                                                          |xsdbs_v1_0_2_reg__parameterized33                  |    40|
|238   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_24            |    40|
|239   |                  reg_6                                                           |xsdbs_v1_0_2_reg__parameterized13                  |    23|
|240   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_23                            |    23|
|241   |                  reg_7                                                           |xsdbs_v1_0_2_reg__parameterized14                  |    38|
|242   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized0               |    38|
|243   |                  reg_8                                                           |xsdbs_v1_0_2_reg__parameterized15                  |     5|
|244   |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_22                           |     5|
|245   |                  reg_80                                                          |xsdbs_v1_0_2_reg__parameterized34                  |    18|
|246   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1_21            |    18|
|247   |                  reg_81                                                          |xsdbs_v1_0_2_reg__parameterized35                  |    17|
|248   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_20                            |    17|
|249   |                  reg_82                                                          |xsdbs_v1_0_2_reg__parameterized36                  |    17|
|250   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl__parameterized1               |    17|
|251   |                  reg_83                                                          |xsdbs_v1_0_2_reg__parameterized37                  |    54|
|252   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_19                            |    54|
|253   |                  reg_84                                                          |xsdbs_v1_0_2_reg__parameterized38                  |    21|
|254   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_18                            |    21|
|255   |                  reg_85                                                          |xsdbs_v1_0_2_reg__parameterized39                  |    20|
|256   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl_17                            |    20|
|257   |                  reg_887                                                         |xsdbs_v1_0_2_reg__parameterized41                  |     3|
|258   |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_16                           |     3|
|259   |                  reg_88d                                                         |xsdbs_v1_0_2_reg__parameterized43                  |     6|
|260   |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_15                           |     6|
|261   |                  reg_9                                                           |xsdbs_v1_0_2_reg__parameterized16                  |    25|
|262   |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat_14                           |    25|
|263   |                  reg_srl_fff                                                     |xsdbs_v1_0_2_reg_p2s__parameterized2               |    94|
|264   |                  reg_stream_ffd                                                  |xsdbs_v1_0_2_reg_stream                            |    23|
|265   |                    \I_EN_CTL_EQ1.U_CTL                                           |xsdbs_v1_0_2_reg_ctl                               |    23|
|266   |                  reg_stream_ffe                                                  |xsdbs_v1_0_2_reg_stream__parameterized0            |    25|
|267   |                    \I_EN_STAT_EQ1.U_STAT                                         |xsdbs_v1_0_2_reg_stat                              |    25|
|268   |                u_ila_reset_ctrl                                                  |ila_v6_2_7_ila_reset_ctrl                          |    46|
|269   |                  arm_detection_inst                                              |ltlib_v1_0_0_rising_edge_detection                 |     5|
|270   |                  \asyncrounous_transfer.arm_in_transfer_inst                     |ltlib_v1_0_0_async_edge_xfer                       |     7|
|271   |                  \asyncrounous_transfer.arm_out_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_10                    |     6|
|272   |                  \asyncrounous_transfer.halt_in_transfer_inst                    |ltlib_v1_0_0_async_edge_xfer_11                    |     7|
|273   |                  \asyncrounous_transfer.halt_out_transfer_inst                   |ltlib_v1_0_0_async_edge_xfer_12                    |     6|
|274   |                  halt_detection_inst                                             |ltlib_v1_0_0_rising_edge_detection_13              |     5|
|275   |                u_trig                                                            |ila_v6_2_7_ila_trigger__parameterized0             |    47|
|276   |                  \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                 |ltlib_v1_0_0_match__parameterized1                 |    13|
|277   |                    \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst      |ltlib_v1_0_0_allx_typeA__parameterized1            |    11|
|278   |                      DUT                                                         |ltlib_v1_0_0_all_typeA_8                           |     8|
|279   |                        \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE             |ltlib_v1_0_0_all_typeA_slice_9                     |     6|
|280   |                  U_TM                                                            |ila_v6_2_7_ila_trig_match__parameterized0          |    33|
|281   |                    \N_DDR_MODE.G_NMU[1].U_M                                      |ltlib_v1_0_0_match__parameterized0                 |    11|
|282   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_5          |    10|
|283   |                        DUT                                                       |ltlib_v1_0_0_all_typeA_6                           |     8|
|284   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_7                     |     6|
|285   |                    \N_DDR_MODE.G_NMU[2].U_M                                      |ltlib_v1_0_0_match__parameterized0_0               |    11|
|286   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0_2          |    10|
|287   |                        DUT                                                       |ltlib_v1_0_0_all_typeA_3                           |     8|
|288   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice_4                     |     6|
|289   |                    \N_DDR_MODE.G_NMU[3].U_M                                      |ltlib_v1_0_0_match__parameterized0_1               |    11|
|290   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst    |ltlib_v1_0_0_allx_typeA__parameterized0            |    10|
|291   |                        DUT                                                       |ltlib_v1_0_0_all_typeA                             |     8|
|292   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE           |ltlib_v1_0_0_all_typeA_slice                       |     6|
|293   |                xsdb_memory_read_inst                                             |ltlib_v1_0_0_generic_memrd__parameterized0         |   100|
+------+----------------------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:25 ; elapsed = 00:03:42 . Memory (MB): peak = 1122.574 ; gain = 775.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2369 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:03:22 . Memory (MB): peak = 1122.574 ; gain = 736.977
Synthesis Optimization Complete : Time (s): cpu = 00:03:25 ; elapsed = 00:03:42 . Memory (MB): peak = 1122.574 ; gain = 775.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 381 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: base_i/audio/system_ila_0/inst/ila_lib UUID: 3030c897-aceb-56d4-88df-f23eba76dd19 
INFO: [Chipscope 16-324] Core: base_i/hdmi/hdmi_ila/inst/ila_lib UUID: 2c4c94d9-9575-5de0-b794-a50e540399a3 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 76 instances
  CFGLUT5 => SRLC32E: 13 instances
  FD => FDRE: 48 instances
  FDP => FDPE: 66 instances
  FDR => FDRE: 16 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IODELAYE1 => IDELAYE2: 10 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
649 Infos, 162 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:33 ; elapsed = 00:03:53 . Memory (MB): peak = 1607.168 ; gain = 1262.172
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'Z:/Projects/piSmasher/piSmasher-testing/piSmasher_4.1/hdmi-pass-through/hdmi-pass-through.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1607.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 27 21:54:36 2018...
