/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 168 256 336 272)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "In[25..0]" (rect 5 0 47 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 552 232 728 248)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "out[27..0]" (rect 90 0 137 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 304 192 336 224)
	(text "GND" (rect 6 3 16 24)(font "Arial" (font_size 6))(vertical))
	(text "inst" (rect -1 12 11 29)(font "Arial" )(vertical)(invisible))
	(port
		(pt 32 16)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 20 9 32 14)(font "Courier New" (bold))(vertical)(invisible))
		(line (pt 24 16)(pt 32 16))
	)
	(drawing
		(line (pt 24 24)(pt 16 16))
		(line (pt 16 16)(pt 24 8))
		(line (pt 24 24)(pt 24 8))
	)
	(flipx_rotate90)
)
(connector
	(pt 552 240)
	(pt 504 240)
	(bus)
)
(connector
	(pt 504 240)
	(pt 504 264)
	(bus)
)
(connector
	(pt 504 264)
	(pt 504 288)
	(bus)
)
(connector
	(text "out[27..2]" (rect 346 248 390 265)(font "Intel Clear" ))
	(pt 336 264)
	(pt 504 264)
	(bus)
)
(connector
	(pt 504 184)
	(pt 504 208)
	(bus)
)
(connector
	(pt 384 208)
	(pt 384 232)
)
(connector
	(pt 336 208)
	(pt 384 208)
)
(connector
	(pt 504 208)
	(pt 504 232)
	(bus)
)
(connector
	(pt 504 232)
	(pt 504 240)
	(bus)
)
(connector
	(text "out[0]" (rect 394 192 422 209)(font "Intel Clear" ))
	(pt 384 208)
	(pt 504 208)
)
(connector
	(text "out[1]" (rect 394 216 422 233)(font "Intel Clear" ))
	(pt 504 232)
	(pt 384 232)
)
(junction (pt 504 240))
(junction (pt 504 264))
(junction (pt 504 208))
(junction (pt 504 232))
(junction (pt 384 208))
