
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	
Date:		Wed Mar 12 12:12:46 2025
Host:		5013-w38 (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
OS:		Rocky Linux 8.8 (Green Obsidian)

License:
		[12:12:47.216969] Configured Lic search path (21.01-s002): /CMC/tools/licenses/cadence.license

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> help saveNetlist

Usage: saveNetlist [-help] <fileName> [-abstract] [-derivePGPortDir]
                   [-excludeCellDef <string>] [-excludeCellInst <string>]
                   [-excludeIlm] [-excludeTopCellPGPort <string>]
                   [-exportTopPGNets] [-flattenBus] [-ilm] [-includeBumpCell]
                   [-includePhysicalCell <string>] [-includePhysicalInst]
                   [-includePowerGround] [-keepAllBackslash]
                   [-lineLength <integer>] [-omitFloatingPort] [-phys]
                   [-removePowerGround] [-replaceTieConnection]
                   [-replaceWorWandWithWire]
                   [-replace_inout_with_output_for_pg_ports]
                   [-topCell <cellName>] [-topModuleFirst]
                   [-useCdsThruForAssign] [-useEEQCellWithLibertyInfo]
                   [-writeConstantForSignalConnection] [-writeSupply0Supply1] [-excludeLeafCell | -onlyLeafCell | -onlyStdCell | -onlyMacro | -module <string>] [-followLogicalModuleOrder | -flat ] [-applyMaskShift [-maskShiftSuffix <string>] [-ignoreFixedMask ] [-cellInstanceColor {true | false}] [-cellMasterColor {true | false}] ]

-help                                 # Prints out the command usage
<fileName>                            # Specifies the name of the file where
                                      # the netlist is written (string, required)
-abstract                             # write an empty Verilog module with port
                                      # declarations for the specified module
                                      # (default is the top module)
                                      # (bool, optional)
-applyMaskShift                       # Add a suffix to the cell name of a leaf
                                      # instance based on the instance's color
                                      # assignments. Note the netlist must be
                                      # unique or -flat must specified for the
                                      # option to take effect. (bool, optional)
-cellInstanceColor {true false}       # Use the instance-based color
                                      # (enum, optional)
-cellMasterColor {true false}         # Use the cell master-based color from
                                      # the Innovus color engine (enum, optional)
-derivePGPortDir                      # Specifies whether to derive (vs.
                                      # assume) directions of implicit PG ports
                                      # in saving a physical netlist.
                                      # (bool, optional)
-excludeCellDef <string>              # Excludes the definition of the
                                      # specified cells (string, optional)
-excludeCellInst <string>             # Excludes the instances of the specified
                                      # cells from the netlist (string, optional)
-excludeIlm                           # Exclude ilm module (bool, optional)
-excludeLeafCell                      # Excludes leaf cell definitions in the
                                      # netlist (bool, optional)
-excludeTopCellPGPort <string>        # Excludes the specified power and ground
                                      # port(s) from the top cell's module port
                                      # list (string, optional)
-exportTopPGNets                      # Use top-cell PG nets as ports for the
                                      # top module in a physical netlist
                                      # created with -phys or
                                      # -includePowerGround option.
                                      # (bool, optional)
-flat                                 # Writes a flattened Verilog netlist
                                      # (bool, optional)
-flattenBus                           # Writes a flattened-bus Verilog netlist
                                      # (bool, optional)
-followLogicalModuleOrder             # Follow logical module order
                                      # (bool, optional)
-ignoreFixedMask                      # Ignore fixedMask of the cell
                                      # (bool, optional)
-ilm                                  # Writes out a netlist with ILM guts
                                      # (bool, optional)
-includeBumpCell                      # Writes bump cell information to the
                                      # netlist (bool, optional)
-includePhysicalCell <string>         # Includes the physical instances of the
                                      # specified cells (string, optional)
-includePhysicalInst                  # Includes physical instances, such as
                                      # fillers (bool, optional)
-includePowerGround                   # Includes PG terms in module port list
                                      # (bool, optional)
-keepAllBackslash                     # Keeps all backslash in names
                                      # (bool, optional)
-lineLength <integer>                 # Specifies the maximum number of
                                      # characters per line for module port
                                      # lists and instance port connections
                                      # (int, optional)
-maskShiftSuffix <string>             # Add a user suffix to the cell name of a
                                      # leaf instance. Note the option needs to
                                      # be used with -applyMaskShift to take
                                      # effect. (string, optional)
-module <string>                      # Saves the netlist of the specified
                                      # module (string, optional)
-omitFloatingPort                     # Omits unconnected instance ports from
                                      # the saved netlist (bool, optional)
-onlyLeafCell                         # Writes only leaf cell definitions in
                                      # the netlist (bool, optional)
-onlyMacro                            # Writes only macro or block cell
                                      # definitions to the netlist
                                      # (bool, optional)
-onlyStdCell                          # Writes only standard cell instances in
                                      # the netlist (bool, optional)
-phys                                 # Same as '-includePowerGround
                                      # -includePhysicalInst' (bool, optional)
-removePowerGround                    # Removes PG ports, PG nets, PG pin
                                      # connections and replaces PG net
                                      # connections on signal pins with 1'b1 or
                                      # 1'b0 (bool, optional)
-replaceTieConnection                 # Replaces 1'b1 and 1'b0 constants with
                                      # undriven nets in the output netlist
                                      # (bool, optional)
-replaceWorWandWithWire               # Replace wor/wand with wire statement
                                      # (bool, optional)
-replace_inout_with_output_for_pg_ports    # Change the direction of inout P/G
                                           # ports to output except for the
                                           # ones defined by IEEE1801/UPF.
                                           # Their directions remain unchanged.
                                           # (bool, optional)
-topCell <cellName>                   # Saves the specified module along with
                                      # its submodules (string, optional)
-topModuleFirst                       # Write out top module first
                                      # (bool, optional)
-useCdsThruForAssign                  # Replace assign statement with cds_thru,
                                      # the output netlist won't be able to
                                      # read back by Innovus. This is only for
                                      # third party tool. (bool, optional)
-useEEQCellWithLibertyInfo            # use EEQ cell with timing library info
                                      # as the master cell of a leaf instance.
                                      # (bool, optional)
-writeConstantForSignalConnection     # write constant value for tie pin
                                      # connection (bool, optional)
-writeSupply0Supply1                  # Write supply0/supply1 for PG nets
                                      # (bool, optional)


<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef ../LEF/gsclib045_multibitsDFF.lef ../LEF/giolib045.lef}
<CMD> set init_verilog ../Synthesized/polynomial_top.v
<CMD> set init_io_file polynomial_top.io.prov
<CMD> set init_top_cell polynomial_top
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=03/12 12:53:33, mem=1082.4M)
#% End Load MMMC data ... (date=03/12 12:53:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1082.4M, current mem=1082.4M)
basic

Loading LEF file ../LEF/gsclib045_tech.lef ...

Loading LEF file ../LEF/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ../LEF/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.

Loading LEF file ../LEF/giolib045.lef ...
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'AY' in macro 'PADANALOG' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Slow.view
*** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=6.86min, fe_real=40.78min, fe_mem=1042.3M) ***
#% Begin Load netlist data ... (date=03/12 12:53:33, mem=1092.3M)
*** Begin netlist parsing (mem=1042.3M) ***
Created 0 new cells from 0 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../Synthesized/polynomial_top.v'

*** Memory Usage v#1 (Current mem = 1043.297M, initial mem = 486.898M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1043.3M) ***
#% End Load netlist data ... (date=03/12 12:53:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1097.2M, current mem=1097.2M)
Set top cell to polynomial_top.
Hooked 0 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell polynomial_top ...
*** Netlist is unique.
** info: there are 607 modules.
** info: there are 426 stdCell insts.
** info: there are 34 Pad insts.

*** Memory Usage v#1 (Current mem = 1094.211M, initial mem = 486.898M) ***
**ERROR: (IMPSYUTIL-96):	Cannot open (for read) FE IO file file: 'polynomial_top.io.prov'. The reason is: No such file or directory
Type 'man IMPSYUTIL-96' for more detail.
**WARN: (IMPFP-110):	Failed to open file 'polynomial_top.io.prov' for reading.
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef ../LEF/gsclib045_multibitsDFF.lef ../LEF/giolib045.lef}
<CMD> set init_verilog ../Synthesized/polynomial_top.v
<CMD> set init_io_file polynomial.io.prov
<CMD> set init_top_cell polynomial_top
<CMD> set init_pwr_net VDD
<CMD> init_design
**ERROR: **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

<CMD> man saveNetlist

--------------------------------------------------------------------------------
Exiting Innovus on Wed Mar 12 14:36:52 2025
  Total CPU time:     1:00:10
  Total real time:    2:24:07
  Peak memory (main): 1182.71MB


*** Memory Usage v#1 (Current mem = 1141.727M, initial mem = 486.898M) ***
*** Message Summary: 50 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=1:00:11, real=2:24:06, mem=1141.7M) ---
