
// File generated by Go version U-2022.12#33f3808fcb#221128, Sat Mar 16 14:40:42 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// go -I../lib -F -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -Verilog -otrv32p3_cnn_vlog -cgo_options.cfg -Itrv32p3_cnn_vlog/tmp_pdg -updg -updg_controller trv32p3_cnn



`timescale 1ns/1ps

// module mux_x_w2 : mux_x_w2
module mux_x_w2
  ( input                    ohe_selector_ID,
    input      signed [31:0] cnn_R_in, // w32
    input      signed [31:0] x_r5_in, // w32
    output reg signed [31:0] x_w2_out // w32
  );


  always @ (*)

  begin : p_mux_x_w2

    // x_w2_out = 32'sh0;

    // (x_w2_copy0_cnn_w1_EX)
    // [cnn.n:42](regX.n:109)
    x_w2_out = cnn_R_in;

    if (ohe_selector_ID) // (x_w2_copy0_x_r5_ID)
    begin
      // [cnn.n:98]
      x_w2_out = x_r5_in;
    end

  end

endmodule
