# RTL-Verilog
My Practice for Verilog
## Day 1: [EDA Playground](https://www.edaplayground.com/x/uasv)
