#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d63de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d63f70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1d5a570 .functor NOT 1, L_0x1d92550, C4<0>, C4<0>, C4<0>;
L_0x1d922b0 .functor XOR 1, L_0x1d92150, L_0x1d92210, C4<0>, C4<0>;
L_0x1d92440 .functor XOR 1, L_0x1d922b0, L_0x1d92370, C4<0>, C4<0>;
v0x1d8fd60_0 .net *"_ivl_10", 0 0, L_0x1d92370;  1 drivers
v0x1d8fe60_0 .net *"_ivl_12", 0 0, L_0x1d92440;  1 drivers
v0x1d8ff40_0 .net *"_ivl_2", 0 0, L_0x1d920b0;  1 drivers
v0x1d90000_0 .net *"_ivl_4", 0 0, L_0x1d92150;  1 drivers
v0x1d900e0_0 .net *"_ivl_6", 0 0, L_0x1d92210;  1 drivers
v0x1d90210_0 .net *"_ivl_8", 0 0, L_0x1d922b0;  1 drivers
v0x1d902f0_0 .net "a", 0 0, v0x1d8ded0_0;  1 drivers
v0x1d90390_0 .net "b", 0 0, v0x1d8df70_0;  1 drivers
v0x1d90430_0 .net "c", 0 0, v0x1d8e010_0;  1 drivers
v0x1d904d0_0 .var "clk", 0 0;
v0x1d90570_0 .net "d", 0 0, v0x1d8e150_0;  1 drivers
v0x1d90610_0 .net "q_dut", 0 0, L_0x1d91eb0;  1 drivers
v0x1d906b0_0 .net "q_ref", 0 0, L_0x1d5a5e0;  1 drivers
v0x1d90750_0 .var/2u "stats1", 159 0;
v0x1d907f0_0 .var/2u "strobe", 0 0;
v0x1d90890_0 .net "tb_match", 0 0, L_0x1d92550;  1 drivers
v0x1d90950_0 .net "tb_mismatch", 0 0, L_0x1d5a570;  1 drivers
v0x1d90b20_0 .net "wavedrom_enable", 0 0, v0x1d8e240_0;  1 drivers
v0x1d90bc0_0 .net "wavedrom_title", 511 0, v0x1d8e2e0_0;  1 drivers
L_0x1d920b0 .concat [ 1 0 0 0], L_0x1d5a5e0;
L_0x1d92150 .concat [ 1 0 0 0], L_0x1d5a5e0;
L_0x1d92210 .concat [ 1 0 0 0], L_0x1d91eb0;
L_0x1d92370 .concat [ 1 0 0 0], L_0x1d5a5e0;
L_0x1d92550 .cmp/eeq 1, L_0x1d920b0, L_0x1d92440;
S_0x1d64100 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1d63f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d50ea0 .functor OR 1, v0x1d8ded0_0, v0x1d8df70_0, C4<0>, C4<0>;
L_0x1d64860 .functor OR 1, v0x1d8e010_0, v0x1d8e150_0, C4<0>, C4<0>;
L_0x1d5a5e0 .functor AND 1, L_0x1d50ea0, L_0x1d64860, C4<1>, C4<1>;
v0x1d5a7e0_0 .net *"_ivl_0", 0 0, L_0x1d50ea0;  1 drivers
v0x1d5a880_0 .net *"_ivl_2", 0 0, L_0x1d64860;  1 drivers
v0x1d50ff0_0 .net "a", 0 0, v0x1d8ded0_0;  alias, 1 drivers
v0x1d51090_0 .net "b", 0 0, v0x1d8df70_0;  alias, 1 drivers
v0x1d8d350_0 .net "c", 0 0, v0x1d8e010_0;  alias, 1 drivers
v0x1d8d460_0 .net "d", 0 0, v0x1d8e150_0;  alias, 1 drivers
v0x1d8d520_0 .net "q", 0 0, L_0x1d5a5e0;  alias, 1 drivers
S_0x1d8d680 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1d63f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d8ded0_0 .var "a", 0 0;
v0x1d8df70_0 .var "b", 0 0;
v0x1d8e010_0 .var "c", 0 0;
v0x1d8e0b0_0 .net "clk", 0 0, v0x1d904d0_0;  1 drivers
v0x1d8e150_0 .var "d", 0 0;
v0x1d8e240_0 .var "wavedrom_enable", 0 0;
v0x1d8e2e0_0 .var "wavedrom_title", 511 0;
E_0x1d5ed80/0 .event negedge, v0x1d8e0b0_0;
E_0x1d5ed80/1 .event posedge, v0x1d8e0b0_0;
E_0x1d5ed80 .event/or E_0x1d5ed80/0, E_0x1d5ed80/1;
E_0x1d5efd0 .event posedge, v0x1d8e0b0_0;
E_0x1d499f0 .event negedge, v0x1d8e0b0_0;
S_0x1d8d9d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d8d680;
 .timescale -12 -12;
v0x1d8dbd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d8dcd0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d8d680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d8e440 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1d63f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d90ef0 .functor NOT 1, v0x1d8ded0_0, C4<0>, C4<0>, C4<0>;
L_0x1d90f80 .functor AND 1, L_0x1d90ef0, v0x1d8df70_0, C4<1>, C4<1>;
L_0x1d91010 .functor NOT 1, v0x1d8e010_0, C4<0>, C4<0>, C4<0>;
L_0x1d91080 .functor AND 1, L_0x1d90f80, L_0x1d91010, C4<1>, C4<1>;
L_0x1d91170 .functor NOT 1, v0x1d8ded0_0, C4<0>, C4<0>, C4<0>;
L_0x1d911e0 .functor NOT 1, v0x1d8df70_0, C4<0>, C4<0>, C4<0>;
L_0x1d91290 .functor AND 1, L_0x1d91170, L_0x1d911e0, C4<1>, C4<1>;
L_0x1d913a0 .functor AND 1, L_0x1d91290, v0x1d8e150_0, C4<1>, C4<1>;
L_0x1d914b0 .functor OR 1, L_0x1d91080, L_0x1d913a0, C4<0>, C4<0>;
L_0x1d915c0 .functor NOT 1, v0x1d8df70_0, C4<0>, C4<0>, C4<0>;
L_0x1d91690 .functor AND 1, v0x1d8ded0_0, L_0x1d915c0, C4<1>, C4<1>;
L_0x1d91700 .functor NOT 1, v0x1d8e010_0, C4<0>, C4<0>, C4<0>;
L_0x1d917e0 .functor AND 1, L_0x1d91690, L_0x1d91700, C4<1>, C4<1>;
L_0x1d918f0 .functor OR 1, L_0x1d914b0, L_0x1d917e0, C4<0>, C4<0>;
L_0x1d91770 .functor NOT 1, v0x1d8df70_0, C4<0>, C4<0>, C4<0>;
L_0x1d91b90 .functor AND 1, v0x1d8ded0_0, L_0x1d91770, C4<1>, C4<1>;
L_0x1d91df0 .functor AND 1, L_0x1d91b90, v0x1d8e150_0, C4<1>, C4<1>;
L_0x1d91eb0 .functor OR 1, L_0x1d918f0, L_0x1d91df0, C4<0>, C4<0>;
v0x1d8e730_0 .net *"_ivl_0", 0 0, L_0x1d90ef0;  1 drivers
v0x1d8e810_0 .net *"_ivl_10", 0 0, L_0x1d911e0;  1 drivers
v0x1d8e8f0_0 .net *"_ivl_12", 0 0, L_0x1d91290;  1 drivers
v0x1d8e9e0_0 .net *"_ivl_14", 0 0, L_0x1d913a0;  1 drivers
v0x1d8eac0_0 .net *"_ivl_16", 0 0, L_0x1d914b0;  1 drivers
v0x1d8ebf0_0 .net *"_ivl_18", 0 0, L_0x1d915c0;  1 drivers
v0x1d8ecd0_0 .net *"_ivl_2", 0 0, L_0x1d90f80;  1 drivers
v0x1d8edb0_0 .net *"_ivl_20", 0 0, L_0x1d91690;  1 drivers
v0x1d8ee90_0 .net *"_ivl_22", 0 0, L_0x1d91700;  1 drivers
v0x1d8ef70_0 .net *"_ivl_24", 0 0, L_0x1d917e0;  1 drivers
v0x1d8f050_0 .net *"_ivl_26", 0 0, L_0x1d918f0;  1 drivers
v0x1d8f130_0 .net *"_ivl_28", 0 0, L_0x1d91770;  1 drivers
v0x1d8f210_0 .net *"_ivl_30", 0 0, L_0x1d91b90;  1 drivers
v0x1d8f2f0_0 .net *"_ivl_32", 0 0, L_0x1d91df0;  1 drivers
v0x1d8f3d0_0 .net *"_ivl_4", 0 0, L_0x1d91010;  1 drivers
v0x1d8f4b0_0 .net *"_ivl_6", 0 0, L_0x1d91080;  1 drivers
v0x1d8f590_0 .net *"_ivl_8", 0 0, L_0x1d91170;  1 drivers
v0x1d8f670_0 .net "a", 0 0, v0x1d8ded0_0;  alias, 1 drivers
v0x1d8f710_0 .net "b", 0 0, v0x1d8df70_0;  alias, 1 drivers
v0x1d8f800_0 .net "c", 0 0, v0x1d8e010_0;  alias, 1 drivers
v0x1d8f8f0_0 .net "d", 0 0, v0x1d8e150_0;  alias, 1 drivers
v0x1d8f9e0_0 .net "q", 0 0, L_0x1d91eb0;  alias, 1 drivers
S_0x1d8fb40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1d63f70;
 .timescale -12 -12;
E_0x1d5eb20 .event anyedge, v0x1d907f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d907f0_0;
    %nor/r;
    %assign/vec4 v0x1d907f0_0, 0;
    %wait E_0x1d5eb20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d8d680;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8e150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8e010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8df70_0, 0;
    %assign/vec4 v0x1d8ded0_0, 0;
    %wait E_0x1d499f0;
    %wait E_0x1d5efd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8e150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8e010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8df70_0, 0;
    %assign/vec4 v0x1d8ded0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d5ed80;
    %load/vec4 v0x1d8ded0_0;
    %load/vec4 v0x1d8df70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d8e010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d8e150_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8e150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8e010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8df70_0, 0;
    %assign/vec4 v0x1d8ded0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d8dcd0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d5ed80;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d8e150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8e010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d8df70_0, 0;
    %assign/vec4 v0x1d8ded0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d63f70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d904d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d907f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d63f70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d904d0_0;
    %inv;
    %store/vec4 v0x1d904d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d63f70;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d8e0b0_0, v0x1d90950_0, v0x1d902f0_0, v0x1d90390_0, v0x1d90430_0, v0x1d90570_0, v0x1d906b0_0, v0x1d90610_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d63f70;
T_7 ;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d63f70;
T_8 ;
    %wait E_0x1d5ed80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d90750_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90750_0, 4, 32;
    %load/vec4 v0x1d90890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90750_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d90750_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90750_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d906b0_0;
    %load/vec4 v0x1d906b0_0;
    %load/vec4 v0x1d90610_0;
    %xor;
    %load/vec4 v0x1d906b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90750_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d90750_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d90750_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit3/iter0/response2/top_module.sv";
