<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Full transaction-method graph &mdash; Coreblocks documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="https://unpkg.com/mermaid@9.4.0/dist/mermaid.min.js"></script>
        <script>mermaid.initialize({startOnLoad:true});</script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="Problem checklist" href="problem-checklist.html" />
    <link rel="prev" title="Reservation Station" href="shared-structs/rs.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="index.html" class="icon icon-home"> Coreblocks documentation
            <img src="_static/logo-banner.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="home.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="assumptions.html">List of assumptions made during development</a></li>
<li class="toctree-l1"><a class="reference internal" href="development-environment.html">Development environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="scheduler/overview.html">Scheduler overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/implementation/rs-impl.html">Proposition of Reservation Station implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/rs.html">Reservation Station</a></li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Full transaction-method graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="problem-checklist.html">Problem checklist</a></li>
<li class="toctree-l1"><a class="reference internal" href="synthesis/synthesis.html">Core verification</a></li>
<li class="toctree-l1"><a class="reference internal" href="components/icache.html">Instruction Cache</a></li>
<li class="toctree-l1"><a class="reference internal" href="miscellany/exceptions-summary.html">Summary of papers about interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="api.html">API</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Coreblocks documentation</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
      <li>Full transaction-method graph</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/current-graph.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="full-transaction-method-graph">
<h1>Full transaction-method graph<a class="headerlink" href="#full-transaction-method-graph" title="Permalink to this heading">ÔÉÅ</a></h1>
<div style="overflow: scroll; white-space: nowrap">
<div style="width: 2000%; height: 2000%">
<div class="mermaid">
            flowchart TB
    subgraph TransactronContextElaboratable[&quot;TransactronContextElaboratable&quot;]
        subgraph CoreTestElaboratable[&quot;elaboratable CoreTestElaboratable&quot;]
            subgraph Core[&quot;core Core&quot;]
                subgraph WishboneMaster[&quot;wb_master_instr WishboneMaster&quot;]
                    WishboneMaster_request[&quot;request&quot;]
                    WishboneMaster_result[&quot;result&quot;]
                    WishboneMaster_WishboneMaster[&quot;WishboneMaster&quot;]
                    subgraph Forwarder[&quot;result Forwarder&quot;]
                        Forwarder_write[&quot;write&quot;]
                        Forwarder_read[&quot;read&quot;]
                    end
                end
                subgraph WishboneMaster1[&quot;wb_master_data WishboneMaster&quot;]
                    WishboneMaster1_request[&quot;request&quot;]
                    WishboneMaster1_result[&quot;result&quot;]
                    WishboneMaster1_WishboneMaster[&quot;WishboneMaster&quot;]
                    subgraph Forwarder1[&quot;result Forwarder&quot;]
                        Forwarder1_write[&quot;write&quot;]
                        Forwarder1_read[&quot;read&quot;]
                    end
                end
                subgraph WishboneMasterAdapter[&quot;bus_master_instr_adapter WishboneMasterAdapter&quot;]
                    WishboneMasterAdapter_request_read[&quot;request_read&quot;]
                    WishboneMasterAdapter_get_read_response[&quot;get_read_response&quot;]
                    subgraph Serializer[&quot;bus_serializer Serializer&quot;]
                        Serializer_serialize_in0[&quot;serialize_in0&quot;]
                        Serializer_serialize_out0[&quot;serialize_out0&quot;]
                        subgraph BasicFifo[&quot;pending_requests BasicFifo&quot;]
                            BasicFifo_read[&quot;read&quot;]
                            BasicFifo_write[&quot;write&quot;]
                        end
                    end
                end
                subgraph WishboneMasterAdapter1[&quot;bus_master_data_adapter WishboneMasterAdapter&quot;]
                    WishboneMasterAdapter1_get_read_response[&quot;get_read_response&quot;]
                    WishboneMasterAdapter1_request_read[&quot;request_read&quot;]
                    WishboneMasterAdapter1_request_write[&quot;request_write&quot;]
                    WishboneMasterAdapter1_get_write_response[&quot;get_write_response&quot;]
                    subgraph Serializer1[&quot;bus_serializer Serializer&quot;]
                        Serializer1_serialize_out0[&quot;serialize_out0&quot;]
                        Serializer1_serialize_in1[&quot;serialize_in1&quot;]
                        Serializer1_serialize_in0[&quot;serialize_in0&quot;]
                        Serializer1_serialize_out1[&quot;serialize_out1&quot;]
                        subgraph BasicFifo1[&quot;pending_requests BasicFifo&quot;]
                            BasicFifo1_read[&quot;read&quot;]
                            BasicFifo1_write[&quot;write&quot;]
                        end
                    end
                end
                subgraph CoreFrontend[&quot;frontend CoreFrontend&quot;]
                    CoreFrontend_target_pred_req[&quot;target_pred_req&quot;]
                    CoreFrontend_target_pred_resp[&quot;target_pred_resp&quot;]
                    CoreFrontend_DiscardBranchVerify[&quot;DiscardBranchVerify&quot;]
                    CoreFrontend_stall[&quot;stall&quot;]
                    subgraph BasicFifo2[&quot;instr_buffer BasicFifo&quot;]
                        BasicFifo2_clear[&quot;clear&quot;]
                        BasicFifo2_write[&quot;write&quot;]
                        BasicFifo2_read[&quot;read&quot;]
                    end
                    subgraph SimpleCommonBusCacheRefiller[&quot;icache_refiller SimpleCommonBusCacheRefiller&quot;]
                        SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller[&quot;SimpleCommonBusCacheRefiller&quot;]
                        SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1[&quot;SimpleCommonBusCacheRefiller&quot;]
                        SimpleCommonBusCacheRefiller_accept_refill[&quot;accept_refill&quot;]
                        SimpleCommonBusCacheRefiller_start_refill[&quot;start_refill&quot;]
                        subgraph Forwarder2[&quot;resp_fwd Forwarder&quot;]
                            Forwarder2_write[&quot;write&quot;]
                            Forwarder2_read[&quot;read&quot;]
                        end
                    end
                    subgraph ICache[&quot;icache ICache&quot;]
                        ICache_ICache[&quot;ICache&quot;]
                        ICache_accept_res[&quot;accept_res&quot;]
                        ICache_flush[&quot;flush&quot;]
                        ICache_issue_req[&quot;issue_req&quot;]
                        ICache_ICache1[&quot;ICache&quot;]
                        ICache_MemRead[&quot;MemRead&quot;]
                        subgraph HwCounter[&quot;perf_loads HwCounter&quot;]
                            HwCounter_HwCounter0[&quot;HwCounter0&quot;]
                        end
                        subgraph HwCounter1[&quot;perf_hits HwCounter&quot;]
                            HwCounter1_HwCounter0[&quot;HwCounter0&quot;]
                        end
                        subgraph HwCounter2[&quot;perf_misses HwCounter&quot;]
                            HwCounter2_HwCounter0[&quot;HwCounter0&quot;]
                        end
                        subgraph HwCounter3[&quot;perf_errors HwCounter&quot;]
                            HwCounter3_HwCounter0[&quot;HwCounter0&quot;]
                        end
                        subgraph HwCounter4[&quot;perf_flushes HwCounter&quot;]
                            HwCounter4_HwCounter0[&quot;HwCounter0&quot;]
                        end
                        subgraph FIFOLatencyMeasurer[&quot;req_latency FIFOLatencyMeasurer&quot;]
                            FIFOLatencyMeasurer_FIFOLatencyMeasurer0[&quot;FIFOLatencyMeasurer0&quot;]
                            FIFOLatencyMeasurer_FIFOLatencyMeasurer01[&quot;FIFOLatencyMeasurer0&quot;]
                            subgraph HwExpHistogram[&quot;histogram HwExpHistogram&quot;]
                                HwExpHistogram_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                            end
                            subgraph FIFO[&quot;fifo0 FIFO&quot;]
                                FIFO_read[&quot;read&quot;]
                                FIFO_write[&quot;write&quot;]
                            end
                        end
                        subgraph ArgumentsToResultsZipper[&quot;req_zipper ArgumentsToResultsZipper&quot;]
                            ArgumentsToResultsZipper_write_results[&quot;write_results&quot;]
                            ArgumentsToResultsZipper_read[&quot;read&quot;]
                            ArgumentsToResultsZipper_write_args[&quot;write_args&quot;]
                            subgraph BasicFifo3[&quot;fifo BasicFifo&quot;]
                                BasicFifo3_peek[&quot;peek&quot;]
                                BasicFifo3_read[&quot;read&quot;]
                                BasicFifo3_write[&quot;write&quot;]
                            end
                            subgraph Forwarder3[&quot;forwarder Forwarder&quot;]
                                Forwarder3_write[&quot;write&quot;]
                                Forwarder3_read[&quot;read&quot;]
                            end
                        end
                    end
                    subgraph StallController[&quot;stall_ctrl StallController&quot;]
                        StallController__resume_from_unsafe_cond0[&quot;_resume_from_unsafe_cond0&quot;]
                        StallController_stall_unsafe[&quot;stall_unsafe&quot;]
                        StallController__resume_from_unsafe[&quot;_resume_from_unsafe&quot;]
                        StallController__resume_from_unsafe_cond1[&quot;_resume_from_unsafe_cond1&quot;]
                        StallController_stall_guard[&quot;stall_guard&quot;]
                        StallController_stall_exception[&quot;stall_exception&quot;]
                        StallController_resume_from_exception[&quot;resume_from_exception&quot;]
                    end
                    subgraph FetchUnit[&quot;fetch FetchUnit&quot;]
                        FetchUnit_Fetch_Stage0[&quot;Fetch_Stage0&quot;]
                        FetchUnit_Fetch_Stage2_cond1[&quot;Fetch_Stage2_cond1&quot;]
                        FetchUnit_flush[&quot;flush&quot;]
                        FetchUnit_Fetch_Stage2[&quot;Fetch_Stage2&quot;]
                        FetchUnit_cont[&quot;cont&quot;]
                        FetchUnit_Fetch_Stage2_cond0[&quot;Fetch_Stage2_cond0&quot;]
                        FetchUnit_Fetch_Stage1[&quot;Fetch_Stage1&quot;]
                        FetchUnit_redirect[&quot;redirect&quot;]
                        subgraph TaggedCounter[&quot;perf_fetch_utilization TaggedCounter&quot;]
                            TaggedCounter_TaggedCounter0[&quot;TaggedCounter0&quot;]
                        end
                        subgraph HwCounter5[&quot;perf_fetch_redirects HwCounter&quot;]
                            HwCounter5_HwCounter0[&quot;HwCounter0&quot;]
                        end
                        subgraph WideFifo[&quot;serializer WideFifo&quot;]
                            WideFifo_read[&quot;read&quot;]
                            WideFifo_write[&quot;write&quot;]
                            WideFifo_clear[&quot;clear&quot;]
                        end
                        subgraph BasicFifo4[&quot;cache_requests BasicFifo&quot;]
                            BasicFifo4_read[&quot;read&quot;]
                            BasicFifo4_write[&quot;write&quot;]
                        end
                        subgraph Semaphore[&quot;req_counter Semaphore&quot;]
                            Semaphore_acquire[&quot;acquire&quot;]
                            Semaphore_release[&quot;release&quot;]
                        end
                        subgraph Pipe[&quot;s1_s2_pipe Pipe&quot;]
                            Pipe_write[&quot;write&quot;]
                            Pipe_read[&quot;read&quot;]
                        end
                        subgraph Predecoder[&quot;predecoder_0 Predecoder&quot;]
                            Predecoder_predecode[&quot;predecode&quot;]
                        end
                        subgraph PredictionChecker[&quot;prediction_checker PredictionChecker&quot;]
                            PredictionChecker_check[&quot;check&quot;]
                            subgraph TaggedCounter1[&quot;perf_preceding_redirection TaggedCounter&quot;]
                                TaggedCounter1_TaggedCounter0[&quot;TaggedCounter0&quot;]
                            end
                            subgraph TaggedCounter2[&quot;perf_mispredicted_cfi_type TaggedCounter&quot;]
                                TaggedCounter2_TaggedCounter0[&quot;TaggedCounter0&quot;]
                            end
                            subgraph TaggedCounter3[&quot;perf_mispredicted_cfi_target TaggedCounter&quot;]
                                TaggedCounter3_TaggedCounter0[&quot;TaggedCounter0&quot;]
                            end
                        end
                    end
                    subgraph Pipe1[&quot;output_pipe Pipe&quot;]
                        Pipe1_clean[&quot;clean&quot;]
                        Pipe1_read[&quot;read&quot;]
                        Pipe1_write[&quot;write&quot;]
                    end
                    subgraph Connect[&quot;decode_buff Connect&quot;]
                        Connect_read[&quot;read&quot;]
                        Connect_write[&quot;write&quot;]
                    end
                    subgraph RollbackTagger[&quot;rollback_tagger RollbackTagger&quot;]
                        RollbackTagger_RollbackTagger[&quot;RollbackTagger&quot;]
                    end
                    subgraph DecodeStage[&quot;decode DecodeStage&quot;]
                        DecodeStage_DecodeStage[&quot;DecodeStage&quot;]
                        subgraph HwCounter6[&quot;perf_illegal_instr HwCounter&quot;]
                            HwCounter6_HwCounter0[&quot;HwCounter0&quot;]
                        end
                    end
                end
                subgraph PriorityEncoderAllocator[&quot;rf_allocator PriorityEncoderAllocator&quot;]
                    PriorityEncoderAllocator_alloc0[&quot;alloc0&quot;]
                    PriorityEncoderAllocator_free0[&quot;free0&quot;]
                end
                subgraph CheckpointRAT[&quot;CRAT CheckpointRAT&quot;]
                    CheckpointRAT_CheckpointRAT[&quot;CheckpointRAT&quot;]
                    CheckpointRAT_CheckpointRAT1[&quot;CheckpointRAT&quot;]
                    CheckpointRAT_CheckpointRAT2[&quot;CheckpointRAT&quot;]
                    CheckpointRAT_rename[&quot;rename&quot;]
                    CheckpointRAT_rename_cond1[&quot;rename_cond1&quot;]
                    CheckpointRAT_free_tag[&quot;free_tag&quot;]
                    CheckpointRAT_tag[&quot;tag&quot;]
                    CheckpointRAT_tag_cond0[&quot;tag_cond0&quot;]
                    CheckpointRAT_tag_cond1[&quot;tag_cond1&quot;]
                    CheckpointRAT_CheckpointRAT3[&quot;CheckpointRAT&quot;]
                    CheckpointRAT_flush_restore[&quot;flush_restore&quot;]
                    CheckpointRAT_CheckpointRAT4[&quot;CheckpointRAT&quot;]
                    CheckpointRAT_get_active_tags[&quot;get_active_tags&quot;]
                    CheckpointRAT_allocate_checkpoint[&quot;allocate_checkpoint&quot;]
                    CheckpointRAT_allocate_tag[&quot;allocate_tag&quot;]
                    CheckpointRAT_CheckpointRAT5[&quot;CheckpointRAT&quot;]
                    CheckpointRAT_rename_cond0[&quot;rename_cond0&quot;]
                    subgraph HwExpHistogram1[&quot;perf_tags HwExpHistogram&quot;]
                        HwExpHistogram1_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                    end
                    subgraph HwExpHistogram2[&quot;perf_tags_active HwExpHistogram&quot;]
                        HwExpHistogram2_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                    end
                    subgraph HwExpHistogram3[&quot;perf_checkpoints HwExpHistogram&quot;]
                        HwExpHistogram3_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                    end
                    subgraph MemoryBank[&quot;storage MemoryBank&quot;]
                        MemoryBank_write0[&quot;write0&quot;]
                        MemoryBank_read_req0[&quot;read_req0&quot;]
                        MemoryBank_read_resp0[&quot;read_resp0&quot;]
                    end
                    subgraph MemoryBank1[&quot;tag_map MemoryBank&quot;]
                        MemoryBank1_read_resp0[&quot;read_resp0&quot;]
                        MemoryBank1_write0[&quot;write0&quot;]
                    end
                    subgraph Pipe2[&quot;create_checkpoint_pipe Pipe&quot;]
                        Pipe2_read[&quot;read&quot;]
                        Pipe2_write[&quot;write&quot;]
                    end
                end
                subgraph RRAT[&quot;RRAT RRAT&quot;]
                    RRAT_RRAT[&quot;RRAT&quot;]
                    RRAT_commit[&quot;commit&quot;]
                    RRAT_peek[&quot;peek&quot;]
                    subgraph AsyncMemoryBank[&quot;entries AsyncMemoryBank&quot;]
                        AsyncMemoryBank_read0[&quot;read0&quot;]
                        AsyncMemoryBank_write0[&quot;write0&quot;]
                    end
                end
                subgraph RegisterFile[&quot;RF RegisterFile&quot;]
                    RegisterFile_read_resp0[&quot;read_resp0&quot;]
                    RegisterFile_write0[&quot;write0&quot;]
                    RegisterFile_read_req0[&quot;read_req0&quot;]
                    RegisterFile_perf[&quot;perf&quot;]
                    RegisterFile_read_req1[&quot;read_req1&quot;]
                    RegisterFile_free0[&quot;free0&quot;]
                    RegisterFile_read_resp1[&quot;read_resp1&quot;]
                    subgraph MemoryBank2[&quot;entries MemoryBank&quot;]
                        MemoryBank2_read_resp0[&quot;read_resp0&quot;]
                        MemoryBank2_write0[&quot;write0&quot;]
                        MemoryBank2_read_req1[&quot;read_req1&quot;]
                        MemoryBank2_read_req0[&quot;read_req0&quot;]
                        MemoryBank2_read_resp1[&quot;read_resp1&quot;]
                    end
                    subgraph TaggedLatencyMeasurer[&quot;perf_rf_valid_time TaggedLatencyMeasurer&quot;]
                        TaggedLatencyMeasurer_TaggedLatencyMeasurer0[&quot;TaggedLatencyMeasurer0&quot;]
                        TaggedLatencyMeasurer_TaggedLatencyMeasurer01[&quot;TaggedLatencyMeasurer0&quot;]
                        subgraph HwExpHistogram4[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram4_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                        end
                        subgraph AsyncMemoryBank1[&quot;slots AsyncMemoryBank&quot;]
                            AsyncMemoryBank1_write0[&quot;write0&quot;]
                            AsyncMemoryBank1_read0[&quot;read0&quot;]
                        end
                    end
                    subgraph HwExpHistogram5[&quot;perf_num_valid HwExpHistogram&quot;]
                        HwExpHistogram5_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                    end
                end
                subgraph ReorderBuffer[&quot;ROB ReorderBuffer&quot;]
                    ReorderBuffer_mark_done[&quot;mark_done&quot;]
                    ReorderBuffer_perf[&quot;perf&quot;]
                    ReorderBuffer_put[&quot;put&quot;]
                    ReorderBuffer_peek[&quot;peek&quot;]
                    ReorderBuffer_retire[&quot;retire&quot;]
                    ReorderBuffer_get_indices[&quot;get_indices&quot;]
                    subgraph FIFOLatencyMeasurer1[&quot;perf_rob_wait_time FIFOLatencyMeasurer&quot;]
                        FIFOLatencyMeasurer1_FIFOLatencyMeasurer0[&quot;FIFOLatencyMeasurer0&quot;]
                        FIFOLatencyMeasurer1_FIFOLatencyMeasurer01[&quot;FIFOLatencyMeasurer0&quot;]
                        subgraph HwExpHistogram6[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram6_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                        end
                        subgraph FIFO1[&quot;fifo0 FIFO&quot;]
                            FIFO1_read[&quot;read&quot;]
                            FIFO1_write[&quot;write&quot;]
                        end
                    end
                    subgraph HwExpHistogram7[&quot;perf_rob_size HwExpHistogram&quot;]
                        HwExpHistogram7_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                    end
                end
                subgraph Retirement[&quot;retirement Retirement&quot;]
                    Retirement_Retirement[&quot;Retirement&quot;]
                    Retirement_Retirement1[&quot;Retirement&quot;]
                    Retirement_precommit[&quot;precommit&quot;]
                    Retirement_Retirement2[&quot;Retirement&quot;]
                    Retirement_Retirement_cond1[&quot;Retirement_cond1&quot;]
                    Retirement_Retirement3[&quot;Retirement&quot;]
                    Retirement_core_state[&quot;core_state&quot;]
                    Retirement_Retirement_cond0[&quot;Retirement_cond0&quot;]
                    subgraph DoubleCounterCSR[&quot;instret_csr DoubleCounterCSR&quot;]
                        DoubleCounterCSR_increment[&quot;increment&quot;]
                        subgraph CSRRegister[&quot;register_low CSRRegister&quot;]
                            CSRRegister_read[&quot;read&quot;]
                            CSRRegister_write[&quot;write&quot;]
                            CSRRegister__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap1[&quot;fu_read_map MethodMap&quot;]
                                MethodMap1_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister1[&quot;register_high CSRRegister&quot;]
                            CSRRegister1__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister1_read[&quot;read&quot;]
                            CSRRegister1_write[&quot;write&quot;]
                            subgraph MethodMap3[&quot;fu_read_map MethodMap&quot;]
                                MethodMap3_method[&quot;method&quot;]
                            end
                        end
                    end
                    subgraph HwCounter7[&quot;perf_instr_ret HwCounter&quot;]
                        HwCounter7_HwCounter0[&quot;HwCounter0&quot;]
                    end
                    subgraph FIFOLatencyMeasurer2[&quot;perf_trap_latency FIFOLatencyMeasurer&quot;]
                        FIFOLatencyMeasurer2_FIFOLatencyMeasurer0[&quot;FIFOLatencyMeasurer0&quot;]
                        FIFOLatencyMeasurer2_FIFOLatencyMeasurer01[&quot;FIFOLatencyMeasurer0&quot;]
                        subgraph HwExpHistogram8[&quot;histogram HwExpHistogram&quot;]
                            HwExpHistogram8_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                        end
                        subgraph FIFO2[&quot;fifo0 FIFO&quot;]
                            FIFO2_read[&quot;read&quot;]
                            FIFO2_write[&quot;write&quot;]
                        end
                    end
                end
                subgraph ExceptionInformationRegister[&quot;exception_information_register ExceptionInformationRegister&quot;]
                    ExceptionInformationRegister_report[&quot;report&quot;]
                    ExceptionInformationRegister_get[&quot;get&quot;]
                    ExceptionInformationRegister_clear[&quot;clear&quot;]
                end
                subgraph FuncBlocksUnifier[&quot;func_blocks_unifier FuncBlocksUnifier&quot;]
                    subgraph Collector[&quot;result_collector Collector&quot;]
                        subgraph Forwarder4[&quot;forwarder Forwarder&quot;]
                            Forwarder4_read[&quot;read&quot;]
                            Forwarder4_write[&quot;write&quot;]
                        end
                        subgraph CrossbarConnectTrans[&quot;connect CrossbarConnectTrans&quot;]
                            subgraph ConnectTrans[&quot;connect_0_0 ConnectTrans&quot;]
                                ConnectTrans_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans1[&quot;connect_1_0 ConnectTrans&quot;]
                                ConnectTrans1_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans2[&quot;connect_2_0 ConnectTrans&quot;]
                                ConnectTrans2_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                            subgraph ConnectTrans3[&quot;connect_3_0 ConnectTrans&quot;]
                                ConnectTrans3_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                    end
                    subgraph MethodProduct[&quot;update_combiner MethodProduct&quot;]
                        MethodProduct_method[&quot;method&quot;]
                    end
                    subgraph RSFuncBlock[&quot;rs_block_0 RSFuncBlock&quot;]
                        subgraph RS[&quot;rs RS&quot;]
                            RS_select[&quot;select&quot;]
                            RS_RS[&quot;RS&quot;]
                            RS_RS1[&quot;RS&quot;]
                            RS_RS2[&quot;RS&quot;]
                            RS_insert[&quot;insert&quot;]
                            RS_perf[&quot;perf&quot;]
                            RS_update0[&quot;update0&quot;]
                            RS_RS3[&quot;RS&quot;]
                            RS_take[&quot;take&quot;]
                            RS_RS4[&quot;RS&quot;]
                            RS_RS5[&quot;RS&quot;]
                            subgraph TaggedLatencyMeasurer1[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer1_TaggedLatencyMeasurer0[&quot;TaggedLatencyMeasurer0&quot;]
                                TaggedLatencyMeasurer1_TaggedLatencyMeasurer01[&quot;TaggedLatencyMeasurer0&quot;]
                                subgraph HwExpHistogram9[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram9_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                                end
                                subgraph AsyncMemoryBank2[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank2_read0[&quot;read0&quot;]
                                    AsyncMemoryBank2_write0[&quot;write0&quot;]
                                end
                            end
                            subgraph HwExpHistogram10[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram10_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                            end
                            subgraph PreservedOrderAllocator[&quot;allocator PreservedOrderAllocator&quot;]
                                PreservedOrderAllocator_order[&quot;order&quot;]
                                PreservedOrderAllocator_alloc[&quot;alloc&quot;]
                                PreservedOrderAllocator_free_idx[&quot;free_idx&quot;]
                            end
                        end
                        subgraph AluFuncUnit[&quot;func_unit_0 AluFuncUnit&quot;]
                            AluFuncUnit_issue[&quot;issue&quot;]
                            subgraph TaggedCounter4[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter4_TaggedCounter0[&quot;TaggedCounter0&quot;]
                            end
                        end
                        subgraph WakeupSelect[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph FIFO3[&quot;connector_0 FIFO&quot;]
                            FIFO3_read[&quot;read&quot;]
                            FIFO3_write[&quot;write&quot;]
                        end
                        subgraph ShiftFuncUnit[&quot;func_unit_1 ShiftFuncUnit&quot;]
                            ShiftFuncUnit_issue[&quot;issue&quot;]
                        end
                        subgraph WakeupSelect1[&quot;wakeup_select_1 WakeupSelect&quot;]
                            WakeupSelect1_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph FIFO4[&quot;connector_1 FIFO&quot;]
                            FIFO4_read[&quot;read&quot;]
                            FIFO4_write[&quot;write&quot;]
                        end
                        subgraph JumpBranchFuncUnit[&quot;func_unit_2 JumpBranchFuncUnit&quot;]
                            JumpBranchFuncUnit_issue[&quot;issue&quot;]
                            JumpBranchFuncUnit_JumpBranchFuncUnit[&quot;JumpBranchFuncUnit&quot;]
                            subgraph FIFO5[&quot;fifo_branch_resolved FIFO&quot;]
                                FIFO5_write[&quot;write&quot;]
                                FIFO5_read[&quot;read&quot;]
                            end
                            subgraph TaggedCounter5[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter5_TaggedCounter0[&quot;TaggedCounter0&quot;]
                            end
                            subgraph HwCounter8[&quot;perf_misaligned HwCounter&quot;]
                                HwCounter8_HwCounter0[&quot;HwCounter0&quot;]
                            end
                            subgraph HwCounter9[&quot;perf_mispredictions HwCounter&quot;]
                                HwCounter9_HwCounter0[&quot;HwCounter0&quot;]
                            end
                            subgraph BasicFifo5[&quot;instr_fifo BasicFifo&quot;]
                                BasicFifo5_write[&quot;write&quot;]
                                BasicFifo5_read[&quot;read&quot;]
                            end
                            subgraph BasicFifo6[&quot;None BasicFifo&quot;]
                                BasicFifo6_read[&quot;read&quot;]
                                BasicFifo6_clear[&quot;clear&quot;]
                                BasicFifo6_write[&quot;write&quot;]
                            end
                            subgraph ConnectTrans4[&quot;None ConnectTrans&quot;]
                                ConnectTrans4_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                        subgraph WakeupSelect2[&quot;wakeup_select_2 WakeupSelect&quot;]
                            WakeupSelect2_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Connect1[&quot;connector_2 Connect&quot;]
                            Connect1_read[&quot;read&quot;]
                            Connect1_write[&quot;write&quot;]
                        end
                        subgraph ExceptionFuncUnit[&quot;func_unit_3 ExceptionFuncUnit&quot;]
                            ExceptionFuncUnit_issue[&quot;issue&quot;]
                            subgraph BasicFifo7[&quot;None BasicFifo&quot;]
                                BasicFifo7_write[&quot;write&quot;]
                                BasicFifo7_clear[&quot;clear&quot;]
                                BasicFifo7_read[&quot;read&quot;]
                            end
                            subgraph ConnectTrans5[&quot;None ConnectTrans&quot;]
                                ConnectTrans5_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                        subgraph WakeupSelect3[&quot;wakeup_select_3 WakeupSelect&quot;]
                            WakeupSelect3_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph FIFO6[&quot;connector_3 FIFO&quot;]
                            FIFO6_write[&quot;write&quot;]
                            FIFO6_read[&quot;read&quot;]
                        end
                        subgraph PrivilegedFuncUnit[&quot;func_unit_4 PrivilegedFuncUnit&quot;]
                            PrivilegedFuncUnit_issue[&quot;issue&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit[&quot;PrivilegedFuncUnit&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond1[&quot;PrivilegedFuncUnit_cond1&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond2[&quot;PrivilegedFuncUnit_cond2&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond0[&quot;PrivilegedFuncUnit_cond0&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit1[&quot;PrivilegedFuncUnit&quot;]
                            PrivilegedFuncUnit_PrivilegedFuncUnit_cond3[&quot;PrivilegedFuncUnit_cond3&quot;]
                            subgraph TaggedCounter6[&quot;perf_instr TaggedCounter&quot;]
                                TaggedCounter6_TaggedCounter0[&quot;TaggedCounter0&quot;]
                            end
                            subgraph BasicFifo8[&quot;None BasicFifo&quot;]
                                BasicFifo8_clear[&quot;clear&quot;]
                                BasicFifo8_write[&quot;write&quot;]
                                BasicFifo8_read[&quot;read&quot;]
                            end
                            subgraph ConnectTrans6[&quot;None ConnectTrans&quot;]
                                ConnectTrans6_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                        subgraph WakeupSelect4[&quot;wakeup_select_4 WakeupSelect&quot;]
                            WakeupSelect4_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Connect2[&quot;connector_4 Connect&quot;]
                            Connect2_write[&quot;write&quot;]
                            Connect2_read[&quot;read&quot;]
                        end
                        subgraph Collector1[&quot;collector Collector&quot;]
                            subgraph Forwarder5[&quot;forwarder Forwarder&quot;]
                                Forwarder5_read[&quot;read&quot;]
                                Forwarder5_write[&quot;write&quot;]
                            end
                            subgraph CrossbarConnectTrans1[&quot;connect CrossbarConnectTrans&quot;]
                                subgraph ConnectTrans7[&quot;connect_0_0 ConnectTrans&quot;]
                                    ConnectTrans7_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans8[&quot;connect_1_0 ConnectTrans&quot;]
                                    ConnectTrans8_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans9[&quot;connect_2_0 ConnectTrans&quot;]
                                    ConnectTrans9_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans10[&quot;connect_3_0 ConnectTrans&quot;]
                                    ConnectTrans10_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans11[&quot;connect_4_0 ConnectTrans&quot;]
                                    ConnectTrans11_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph RSFuncBlock1[&quot;rs_block_1 RSFuncBlock&quot;]
                        subgraph RS1[&quot;rs RS&quot;]
                            RS1_perf[&quot;perf&quot;]
                            RS1_select[&quot;select&quot;]
                            RS1_insert[&quot;insert&quot;]
                            RS1_update0[&quot;update0&quot;]
                            RS1_RS[&quot;RS&quot;]
                            RS1_RS1[&quot;RS&quot;]
                            RS1_take[&quot;take&quot;]
                            RS1_RS2[&quot;RS&quot;]
                            subgraph TaggedLatencyMeasurer2[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer2_TaggedLatencyMeasurer0[&quot;TaggedLatencyMeasurer0&quot;]
                                TaggedLatencyMeasurer2_TaggedLatencyMeasurer01[&quot;TaggedLatencyMeasurer0&quot;]
                                subgraph HwExpHistogram11[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram11_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                                end
                                subgraph AsyncMemoryBank3[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank3_write0[&quot;write0&quot;]
                                    AsyncMemoryBank3_read0[&quot;read0&quot;]
                                end
                            end
                            subgraph HwExpHistogram12[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram12_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                            end
                            subgraph PreservedOrderAllocator1[&quot;allocator PreservedOrderAllocator&quot;]
                                PreservedOrderAllocator1_order[&quot;order&quot;]
                                PreservedOrderAllocator1_free_idx[&quot;free_idx&quot;]
                                PreservedOrderAllocator1_alloc[&quot;alloc&quot;]
                            end
                        end
                        subgraph MulUnit[&quot;func_unit_0 MulUnit&quot;]
                            MulUnit_MulUnit[&quot;MulUnit&quot;]
                            MulUnit_issue[&quot;issue&quot;]
                            subgraph FIFO7[&quot;params_fifo FIFO&quot;]
                                FIFO7_read[&quot;read&quot;]
                                FIFO7_write[&quot;write&quot;]
                            end
                            subgraph SequentialUnsignedMul[&quot;multiplier SequentialUnsignedMul&quot;]
                                SequentialUnsignedMul_accept[&quot;accept&quot;]
                                SequentialUnsignedMul_issue[&quot;issue&quot;]
                                subgraph DSPMulUnit[&quot;dsp DSPMulUnit&quot;]
                                    DSPMulUnit_compute[&quot;compute&quot;]
                                end
                                subgraph RecursiveWithSingleDSPMul[&quot;multiplier RecursiveWithSingleDSPMul&quot;]
                                    RecursiveWithSingleDSPMul_RecursiveWithSingleDSPMul[&quot;RecursiveWithSingleDSPMul&quot;]
                                end
                            end
                        end
                        subgraph WakeupSelect5[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect5_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Connect3[&quot;connector_0 Connect&quot;]
                            Connect3_read[&quot;read&quot;]
                            Connect3_write[&quot;write&quot;]
                        end
                        subgraph DivUnit[&quot;func_unit_1 DivUnit&quot;]
                            DivUnit_DivUnit[&quot;DivUnit&quot;]
                            DivUnit_issue[&quot;issue&quot;]
                            subgraph FIFO8[&quot;params_fifo FIFO&quot;]
                                FIFO8_read[&quot;read&quot;]
                                FIFO8_write[&quot;write&quot;]
                            end
                            subgraph LongDivider[&quot;divider LongDivider&quot;]
                                LongDivider_accept[&quot;accept&quot;]
                                LongDivider_issue[&quot;issue&quot;]
                            end
                        end
                        subgraph WakeupSelect6[&quot;wakeup_select_1 WakeupSelect&quot;]
                            WakeupSelect6_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Connect4[&quot;connector_1 Connect&quot;]
                            Connect4_read[&quot;read&quot;]
                            Connect4_write[&quot;write&quot;]
                        end
                        subgraph Collector2[&quot;collector Collector&quot;]
                            subgraph Forwarder6[&quot;forwarder Forwarder&quot;]
                                Forwarder6_read[&quot;read&quot;]
                                Forwarder6_write[&quot;write&quot;]
                            end
                            subgraph CrossbarConnectTrans2[&quot;connect CrossbarConnectTrans&quot;]
                                subgraph ConnectTrans12[&quot;connect_0_0 ConnectTrans&quot;]
                                    ConnectTrans12_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                                subgraph ConnectTrans13[&quot;connect_1_0 ConnectTrans&quot;]
                                    ConnectTrans13_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph RSFuncBlock2[&quot;rs_block_2 RSFuncBlock&quot;]
                        subgraph FifoRS[&quot;rs FifoRS&quot;]
                            FifoRS_update0[&quot;update0&quot;]
                            FifoRS_perf[&quot;perf&quot;]
                            FifoRS_free_idx[&quot;free_idx&quot;]
                            FifoRS_insert[&quot;insert&quot;]
                            FifoRS_take[&quot;take&quot;]
                            FifoRS_alloc[&quot;alloc&quot;]
                            FifoRS_FifoRS[&quot;FifoRS&quot;]
                            FifoRS_FifoRS1[&quot;FifoRS&quot;]
                            FifoRS_select[&quot;select&quot;]
                            FifoRS_order[&quot;order&quot;]
                            subgraph TaggedLatencyMeasurer3[&quot;perf_rs_wait_time TaggedLatencyMeasurer&quot;]
                                TaggedLatencyMeasurer3_TaggedLatencyMeasurer0[&quot;TaggedLatencyMeasurer0&quot;]
                                TaggedLatencyMeasurer3_TaggedLatencyMeasurer01[&quot;TaggedLatencyMeasurer0&quot;]
                                subgraph HwExpHistogram13[&quot;histogram HwExpHistogram&quot;]
                                    HwExpHistogram13_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                                end
                                subgraph AsyncMemoryBank4[&quot;slots AsyncMemoryBank&quot;]
                                    AsyncMemoryBank4_write0[&quot;write0&quot;]
                                    AsyncMemoryBank4_read0[&quot;read0&quot;]
                                end
                            end
                            subgraph HwExpHistogram14[&quot;perf_num_full HwExpHistogram&quot;]
                                HwExpHistogram14_HwExpHistogram0[&quot;HwExpHistogram0&quot;]
                            end
                        end
                        subgraph LSUDummy[&quot;func_unit_0 LSUDummy&quot;]
                            LSUDummy_LSUDummy_cond1[&quot;LSUDummy_cond1&quot;]
                            LSUDummy_issue[&quot;issue&quot;]
                            LSUDummy_LSUDummy[&quot;LSUDummy&quot;]
                            LSUDummy_LSUDummy1[&quot;LSUDummy&quot;]
                            LSUDummy_LSUDummy2[&quot;LSUDummy&quot;]
                            LSUDummy_LSUDummy3[&quot;LSUDummy&quot;]
                            LSUDummy_LSUDummy4[&quot;LSUDummy&quot;]
                            LSUDummy_LSUDummy_cond0[&quot;LSUDummy_cond0&quot;]
                            subgraph LSURequester[&quot;requester LSURequester&quot;]
                                LSURequester_issue_cond2[&quot;issue_cond2&quot;]
                                LSURequester_accept_cond1[&quot;accept_cond1&quot;]
                                LSURequester_accept[&quot;accept&quot;]
                                LSURequester_issue_cond1[&quot;issue_cond1&quot;]
                                LSURequester_issue[&quot;issue&quot;]
                                LSURequester_issue_cond0[&quot;issue_cond0&quot;]
                                LSURequester_accept_cond0[&quot;accept_cond0&quot;]
                                subgraph BasicFifo9[&quot;args_fifo BasicFifo&quot;]
                                    BasicFifo9_read[&quot;read&quot;]
                                    BasicFifo9_write[&quot;write&quot;]
                                end
                            end
                            subgraph Forwarder7[&quot;requests Forwarder&quot;]
                                Forwarder7_read[&quot;read&quot;]
                                Forwarder7_write[&quot;write&quot;]
                            end
                            subgraph FIFO9[&quot;results_noop FIFO&quot;]
                                FIFO9_write[&quot;write&quot;]
                                FIFO9_read[&quot;read&quot;]
                            end
                            subgraph FIFO10[&quot;issued FIFO&quot;]
                                FIFO10_read[&quot;read&quot;]
                                FIFO10_write[&quot;write&quot;]
                            end
                            subgraph FIFO11[&quot;issued_noop FIFO&quot;]
                                FIFO11_write[&quot;write&quot;]
                                FIFO11_read[&quot;read&quot;]
                            end
                            subgraph BasicFifo10[&quot;None BasicFifo&quot;]
                                BasicFifo10_read[&quot;read&quot;]
                                BasicFifo10_write[&quot;write&quot;]
                                BasicFifo10_clear[&quot;clear&quot;]
                            end
                            subgraph ConnectTrans14[&quot;None ConnectTrans&quot;]
                                ConnectTrans14_ConnectTrans[&quot;ConnectTrans&quot;]
                            end
                        end
                        subgraph WakeupSelect7[&quot;wakeup_select_0 WakeupSelect&quot;]
                            WakeupSelect7_WakeupSelect[&quot;WakeupSelect&quot;]
                        end
                        subgraph Connect5[&quot;connector_0 Connect&quot;]
                            Connect5_write[&quot;write&quot;]
                            Connect5_read[&quot;read&quot;]
                        end
                        subgraph Collector3[&quot;collector Collector&quot;]
                            subgraph Forwarder8[&quot;forwarder Forwarder&quot;]
                                Forwarder8_write[&quot;write&quot;]
                                Forwarder8_read[&quot;read&quot;]
                            end
                            subgraph CrossbarConnectTrans3[&quot;connect CrossbarConnectTrans&quot;]
                                subgraph ConnectTrans15[&quot;connect_0_0 ConnectTrans&quot;]
                                    ConnectTrans15_ConnectTrans[&quot;ConnectTrans&quot;]
                                end
                            end
                        end
                    end
                    subgraph CSRUnit[&quot;rs_block_3 CSRUnit&quot;]
                        CSRUnit_update[&quot;update&quot;]
                        CSRUnit_select[&quot;select&quot;]
                        CSRUnit_get_result[&quot;get_result&quot;]
                        CSRUnit_CSRUnit[&quot;CSRUnit&quot;]
                        CSRUnit_insert[&quot;insert&quot;]
                        subgraph BasicFifo11[&quot;None BasicFifo&quot;]
                            BasicFifo11_read[&quot;read&quot;]
                            BasicFifo11_write[&quot;write&quot;]
                            BasicFifo11_clear[&quot;clear&quot;]
                        end
                        subgraph ConnectTrans16[&quot;None ConnectTrans&quot;]
                            ConnectTrans16_ConnectTrans[&quot;ConnectTrans&quot;]
                        end
                    end
                end
                subgraph CSRInstances[&quot;csr_instances CSRInstances&quot;]
                    subgraph MachineModeCSRRegisters[&quot;m_mode MachineModeCSRRegisters&quot;]
                        MachineModeCSRRegisters_MachineModeCSRRegisters[&quot;MachineModeCSRRegisters&quot;]
                        subgraph CSRRegister2[&quot;mvendorid CSRRegister&quot;]
                            CSRRegister2__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap5[&quot;fu_read_map MethodMap&quot;]
                                MethodMap5_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister3[&quot;marchid CSRRegister&quot;]
                            CSRRegister3__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap7[&quot;fu_read_map MethodMap&quot;]
                                MethodMap7_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister4[&quot;mimpid CSRRegister&quot;]
                            CSRRegister4__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap9[&quot;fu_read_map MethodMap&quot;]
                                MethodMap9_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister5[&quot;mhartid CSRRegister&quot;]
                            CSRRegister5__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap11[&quot;fu_read_map MethodMap&quot;]
                                MethodMap11_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister6[&quot;mscratch CSRRegister&quot;]
                            CSRRegister6__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister6__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap12[&quot;fu_write_map MethodMap&quot;]
                                MethodMap12_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter6[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter6_method[&quot;method&quot;]
                            end
                            subgraph MethodMap13[&quot;fu_read_map MethodMap&quot;]
                                MethodMap13_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister7[&quot;mconfigptr CSRRegister&quot;]
                            CSRRegister7__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap15[&quot;fu_read_map MethodMap&quot;]
                                MethodMap15_method[&quot;method&quot;]
                            end
                        end
                        subgraph AliasedCSR[&quot;mstatus AliasedCSR&quot;]
                            AliasedCSR__fu_write[&quot;_fu_write&quot;]
                            AliasedCSR__fu_read[&quot;_fu_read&quot;]
                        end
                        subgraph AliasedCSR1[&quot;mstatush AliasedCSR&quot;]
                            AliasedCSR1__fu_write[&quot;_fu_write&quot;]
                            AliasedCSR1__fu_read[&quot;_fu_read&quot;]
                        end
                        subgraph CSRRegister8[&quot;mcause CSRRegister&quot;]
                            CSRRegister8__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister8__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister8_read[&quot;read&quot;]
                            CSRRegister8_write[&quot;write&quot;]
                            subgraph MethodMap16[&quot;fu_write_map MethodMap&quot;]
                                MethodMap16_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter8[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter8_method[&quot;method&quot;]
                            end
                            subgraph MethodMap17[&quot;fu_read_map MethodMap&quot;]
                                MethodMap17_method[&quot;method&quot;]
                            end
                        end
                        subgraph AliasedCSR2[&quot;mtvec AliasedCSR&quot;]
                            AliasedCSR2__fu_read[&quot;_fu_read&quot;]
                            AliasedCSR2__fu_write[&quot;_fu_write&quot;]
                        end
                        subgraph CSRRegister9[&quot;mepc CSRRegister&quot;]
                            CSRRegister9__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister9_write[&quot;write&quot;]
                            CSRRegister9__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister9_read[&quot;read&quot;]
                            subgraph MethodMap18[&quot;fu_write_map MethodMap&quot;]
                                MethodMap18_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter9[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter9_method[&quot;method&quot;]
                            end
                            subgraph MethodMap19[&quot;fu_read_map MethodMap&quot;]
                                MethodMap19_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister10[&quot;mtval CSRRegister&quot;]
                            CSRRegister10_write[&quot;write&quot;]
                            CSRRegister10__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister10__internal_fu_write[&quot;_internal_fu_write&quot;]
                            subgraph MethodMap20[&quot;fu_write_map MethodMap&quot;]
                                MethodMap20_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter10[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter10_method[&quot;method&quot;]
                            end
                            subgraph MethodMap21[&quot;fu_read_map MethodMap&quot;]
                                MethodMap21_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister11[&quot;misa CSRRegister&quot;]
                            CSRRegister11__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister11__internal_fu_write[&quot;_internal_fu_write&quot;]
                            subgraph MethodMap22[&quot;fu_write_map MethodMap&quot;]
                                MethodMap22_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter11[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter11_method[&quot;method&quot;]
                            end
                            subgraph MethodMap23[&quot;fu_read_map MethodMap&quot;]
                                MethodMap23_method[&quot;method&quot;]
                            end
                        end
                        subgraph DoubleCounterCSR1[&quot;mcycle DoubleCounterCSR&quot;]
                            DoubleCounterCSR1_increment[&quot;increment&quot;]
                            subgraph CSRRegister12[&quot;register_low CSRRegister&quot;]
                                CSRRegister12_read[&quot;read&quot;]
                                CSRRegister12_write[&quot;write&quot;]
                                CSRRegister12__internal_fu_read[&quot;_internal_fu_read&quot;]
                                CSRRegister12__internal_fu_write[&quot;_internal_fu_write&quot;]
                                subgraph MethodMap24[&quot;fu_write_map MethodMap&quot;]
                                    MethodMap24_method[&quot;method&quot;]
                                end
                                subgraph MethodFilter12[&quot;fu_write_filter MethodFilter&quot;]
                                    MethodFilter12_method[&quot;method&quot;]
                                end
                                subgraph MethodMap25[&quot;fu_read_map MethodMap&quot;]
                                    MethodMap25_method[&quot;method&quot;]
                                end
                            end
                            subgraph CSRRegister13[&quot;register_high CSRRegister&quot;]
                                CSRRegister13_write[&quot;write&quot;]
                                CSRRegister13__internal_fu_read[&quot;_internal_fu_read&quot;]
                                CSRRegister13_read[&quot;read&quot;]
                                CSRRegister13__internal_fu_write[&quot;_internal_fu_write&quot;]
                                subgraph MethodMap26[&quot;fu_write_map MethodMap&quot;]
                                    MethodMap26_method[&quot;method&quot;]
                                end
                                subgraph MethodFilter13[&quot;fu_write_filter MethodFilter&quot;]
                                    MethodFilter13_method[&quot;method&quot;]
                                end
                                subgraph MethodMap27[&quot;fu_read_map MethodMap&quot;]
                                    MethodMap27_method[&quot;method&quot;]
                                end
                            end
                        end
                        subgraph DoubleCounterCSR2[&quot;cycle DoubleCounterCSR&quot;]
                            DoubleCounterCSR2_increment[&quot;increment&quot;]
                            subgraph CSRRegister14[&quot;register_low CSRRegister&quot;]
                                CSRRegister14__internal_fu_read[&quot;_internal_fu_read&quot;]
                                CSRRegister14_read[&quot;read&quot;]
                                CSRRegister14_write[&quot;write&quot;]
                                subgraph MethodMap29[&quot;fu_read_map MethodMap&quot;]
                                    MethodMap29_method[&quot;method&quot;]
                                end
                            end
                            subgraph CSRRegister15[&quot;register_high CSRRegister&quot;]
                                CSRRegister15_write[&quot;write&quot;]
                                CSRRegister15_read[&quot;read&quot;]
                                CSRRegister15__internal_fu_read[&quot;_internal_fu_read&quot;]
                                subgraph MethodMap31[&quot;fu_read_map MethodMap&quot;]
                                    MethodMap31_method[&quot;method&quot;]
                                end
                            end
                        end
                        subgraph CSRRegister16[&quot;priv_mode CSRRegister&quot;]
                            CSRRegister16_read[&quot;read&quot;]
                            CSRRegister16_write[&quot;write&quot;]
                        end
                        subgraph CSRRegister17[&quot;mstatus_mie CSRRegister&quot;]
                            CSRRegister17_read[&quot;read&quot;]
                            CSRRegister17__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister17__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister17_write[&quot;write&quot;]
                            subgraph MethodMap34[&quot;fu_write_map MethodMap&quot;]
                                MethodMap34_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter17[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter17_method[&quot;method&quot;]
                            end
                            subgraph MethodMap35[&quot;fu_read_map MethodMap&quot;]
                                MethodMap35_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister18[&quot;mstatus_mpie CSRRegister&quot;]
                            CSRRegister18__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister18_read[&quot;read&quot;]
                            CSRRegister18_write[&quot;write&quot;]
                            CSRRegister18__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap36[&quot;fu_write_map MethodMap&quot;]
                                MethodMap36_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter18[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter18_method[&quot;method&quot;]
                            end
                            subgraph MethodMap37[&quot;fu_read_map MethodMap&quot;]
                                MethodMap37_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister19[&quot;mstatus_mpp CSRRegister&quot;]
                            CSRRegister19__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister19__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister19_write[&quot;write&quot;]
                            CSRRegister19_read[&quot;read&quot;]
                            subgraph MethodMap38[&quot;fu_write_map MethodMap&quot;]
                                MethodMap38_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter19[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter19_method[&quot;method&quot;]
                            end
                            subgraph MethodMap39[&quot;fu_read_map MethodMap&quot;]
                                MethodMap39_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister20[&quot;mstatus_mprv CSRRegister&quot;]
                            CSRRegister20__internal_fu_read[&quot;_internal_fu_read&quot;]
                            CSRRegister20_write[&quot;write&quot;]
                            CSRRegister20__internal_fu_write[&quot;_internal_fu_write&quot;]
                            subgraph MethodMap40[&quot;fu_write_map MethodMap&quot;]
                                MethodMap40_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter20[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter20_method[&quot;method&quot;]
                            end
                            subgraph MethodMap41[&quot;fu_read_map MethodMap&quot;]
                                MethodMap41_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister21[&quot;mstatus_tw CSRRegister&quot;]
                            CSRRegister21_read[&quot;read&quot;]
                            CSRRegister21__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister21__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap42[&quot;fu_write_map MethodMap&quot;]
                                MethodMap42_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter21[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter21_method[&quot;method&quot;]
                            end
                            subgraph MethodMap43[&quot;fu_read_map MethodMap&quot;]
                                MethodMap43_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister22[&quot;mtvec_base CSRRegister&quot;]
                            CSRRegister22__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister22_read[&quot;read&quot;]
                            CSRRegister22__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap44[&quot;fu_write_map MethodMap&quot;]
                                MethodMap44_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter22[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter22_method[&quot;method&quot;]
                            end
                            subgraph MethodMap45[&quot;fu_read_map MethodMap&quot;]
                                MethodMap45_method[&quot;method&quot;]
                            end
                        end
                        subgraph CSRRegister23[&quot;mtvec_mode CSRRegister&quot;]
                            CSRRegister23_read[&quot;read&quot;]
                            CSRRegister23__internal_fu_write[&quot;_internal_fu_write&quot;]
                            CSRRegister23__internal_fu_read[&quot;_internal_fu_read&quot;]
                            subgraph MethodMap46[&quot;fu_write_map MethodMap&quot;]
                                MethodMap46_method[&quot;method&quot;]
                            end
                            subgraph MethodFilter23[&quot;fu_write_filter MethodFilter&quot;]
                                MethodFilter23_method[&quot;method&quot;]
                            end
                            subgraph MethodMap47[&quot;fu_read_map MethodMap&quot;]
                                MethodMap47_method[&quot;method&quot;]
                            end
                        end
                    end
                    subgraph CSRRegister24[&quot;time CSRRegister&quot;]
                        CSRRegister24__internal_fu_read[&quot;_internal_fu_read&quot;]
                        subgraph MethodMap49[&quot;fu_read_map MethodMap&quot;]
                            MethodMap49_method[&quot;method&quot;]
                        end
                    end
                    subgraph CSRRegister25[&quot;timeh CSRRegister&quot;]
                        CSRRegister25__internal_fu_read[&quot;_internal_fu_read&quot;]
                        subgraph MethodMap51[&quot;fu_read_map MethodMap&quot;]
                            MethodMap51_method[&quot;method&quot;]
                        end
                    end
                end
                subgraph InternalInterruptController[&quot;interrupt_controller InternalInterruptController&quot;]
                    InternalInterruptController_entry[&quot;entry&quot;]
                    InternalInterruptController_mret[&quot;mret&quot;]
                    InternalInterruptController_InternalInterruptController[&quot;InternalInterruptController&quot;]
                    InternalInterruptController_InternalInterruptController1[&quot;InternalInterruptController&quot;]
                    InternalInterruptController_InternalInterruptController2[&quot;InternalInterruptController&quot;]
                    InternalInterruptController_interrupt_cause[&quot;interrupt_cause&quot;]
                    subgraph CSRRegister26[&quot;mie CSRRegister&quot;]
                        CSRRegister26_read[&quot;read&quot;]
                        CSRRegister26__internal_fu_read[&quot;_internal_fu_read&quot;]
                        CSRRegister26__internal_fu_write[&quot;_internal_fu_write&quot;]
                        subgraph MethodMap52[&quot;fu_write_map MethodMap&quot;]
                            MethodMap52_method[&quot;method&quot;]
                        end
                        subgraph MethodFilter26[&quot;fu_write_filter MethodFilter&quot;]
                            MethodFilter26_method[&quot;method&quot;]
                        end
                        subgraph MethodMap53[&quot;fu_read_map MethodMap&quot;]
                            MethodMap53_method[&quot;method&quot;]
                        end
                    end
                    subgraph CSRRegister27[&quot;mip CSRRegister&quot;]
                        CSRRegister27_write[&quot;write&quot;]
                        CSRRegister27__internal_fu_read[&quot;_internal_fu_read&quot;]
                        CSRRegister27_read_comb[&quot;read_comb&quot;]
                        CSRRegister27_read[&quot;read&quot;]
                        CSRRegister27__internal_fu_write[&quot;_internal_fu_write&quot;]
                        subgraph MethodMap54[&quot;fu_write_map MethodMap&quot;]
                            MethodMap54_method[&quot;method&quot;]
                        end
                        subgraph MethodFilter27[&quot;fu_write_filter MethodFilter&quot;]
                            MethodFilter27_method[&quot;method&quot;]
                        end
                        subgraph MethodMap55[&quot;fu_read_map MethodMap&quot;]
                            MethodMap55_method[&quot;method&quot;]
                        end
                    end
                end
                subgraph CoreInstructionCounter[&quot;core_counter CoreInstructionCounter&quot;]
                    CoreInstructionCounter_increment[&quot;increment&quot;]
                    CoreInstructionCounter_decrement[&quot;decrement&quot;]
                end
                subgraph MethodProduct1[&quot;get_instr MethodProduct&quot;]
                    MethodProduct1_method[&quot;method&quot;]
                end
                subgraph Scheduler[&quot;scheduler Scheduler&quot;]
                    subgraph FIFO12[&quot;alloc_rename_buf FIFO&quot;]
                        FIFO12_read[&quot;read&quot;]
                        FIFO12_write[&quot;write&quot;]
                    end
                    subgraph RegAllocation[&quot;reg_alloc RegAllocation&quot;]
                        RegAllocation_RegAllocation[&quot;RegAllocation&quot;]
                    end
                    subgraph FIFO13[&quot;instr_tag_buf FIFO&quot;]
                        FIFO13_write[&quot;write&quot;]
                        FIFO13_read[&quot;read&quot;]
                    end
                    subgraph InstructionTagger[&quot;instr_tag InstructionTagger&quot;]
                        InstructionTagger_InstructionTagger[&quot;InstructionTagger&quot;]
                    end
                    subgraph Connect6[&quot;rename_out_buf Connect&quot;]
                        Connect6_read[&quot;read&quot;]
                        Connect6_write[&quot;write&quot;]
                    end
                    subgraph Renaming[&quot;renaming Renaming&quot;]
                        Renaming_Renaming[&quot;Renaming&quot;]
                    end
                    subgraph FIFO14[&quot;rob_alloc_out_buf FIFO&quot;]
                        FIFO14_write[&quot;write&quot;]
                        FIFO14_read[&quot;read&quot;]
                    end
                    subgraph ROBAllocation[&quot;rob_alloc ROBAllocation&quot;]
                        ROBAllocation_ROBAllocation[&quot;ROBAllocation&quot;]
                    end
                    subgraph FIFO15[&quot;rs_select_out_buf FIFO&quot;]
                        FIFO15_write[&quot;write&quot;]
                        FIFO15_read[&quot;read&quot;]
                    end
                    subgraph RSSelection[&quot;rs_selector RSSelection&quot;]
                        RSSelection_RSSelection[&quot;RSSelection&quot;]
                        RSSelection_RSSelection1[&quot;RSSelection&quot;]
                        RSSelection_RSSelection2[&quot;RSSelection&quot;]
                        RSSelection_RSSelection3[&quot;RSSelection&quot;]
                    end
                    subgraph RSInsertion[&quot;rs_insertion RSInsertion&quot;]
                        RSInsertion_RSInsertion[&quot;RSInsertion&quot;]
                    end
                end
                subgraph ResultAnnouncement[&quot;announcement ResultAnnouncement&quot;]
                    ResultAnnouncement_ResultAnnouncement[&quot;ResultAnnouncement&quot;]
                end
            end
        end
        subgraph TransactionManager[&quot;transactionManager TransactionManager&quot;]
            TransactionManager_InstructionTagger_tag_cond1[&quot;InstructionTagger_tag_cond1&quot;]
            TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy[&quot;ConnectTrans_LSUDummy_cond1_LSUDummy&quot;]
            TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0[&quot;PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0&quot;]
            TransactionManager_ConnectTrans_JumpBranchFuncUnit[&quot;ConnectTrans_JumpBranchFuncUnit&quot;]
            TransactionManager__resume_from_unsafe_cond0_ConnectTrans[&quot;_resume_from_unsafe_cond0_ConnectTrans&quot;]
            TransactionManager_Renaming_rename_cond0_ROBAllocation[&quot;Renaming_rename_cond0_ROBAllocation&quot;]
            TransactionManager_Retirement_Retirement_cond1[&quot;Retirement_Retirement_cond1&quot;]
            TransactionManager__resume_from_unsafe_cond1_ConnectTrans[&quot;_resume_from_unsafe_cond1_ConnectTrans&quot;]
            TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0[&quot;accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0&quot;]
            TransactionManager_Renaming_rename_cond1_ROBAllocation[&quot;Renaming_rename_cond1_ROBAllocation&quot;]
            TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit[&quot;PrivilegedFuncUnit_cond3_PrivilegedFuncUnit&quot;]
            TransactionManager_InstructionTagger_tag_cond0[&quot;InstructionTagger_tag_cond0&quot;]
            TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2[&quot;Fetch_Stage2_cond1_Fetch_Stage2&quot;]
            TransactionManager_ConnectTrans_DivUnit[&quot;ConnectTrans_DivUnit&quot;]
            TransactionManager_issue_cond2_LSUDummy[&quot;issue_cond2_LSUDummy&quot;]
            TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2[&quot;Fetch_Stage2_cond0_Fetch_Stage2&quot;]
            TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit[&quot;PrivilegedFuncUnit_cond0_PrivilegedFuncUnit&quot;]
            TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit[&quot;PrivilegedFuncUnit_cond1_PrivilegedFuncUnit&quot;]
            TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit[&quot;PrivilegedFuncUnit_cond2_PrivilegedFuncUnit&quot;]
            TransactionManager_issue_cond1_LSUDummy[&quot;issue_cond1_LSUDummy&quot;]
            TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1[&quot;PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1&quot;]
            TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0[&quot;ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0&quot;]
            TransactionManager_MulUnit_ConnectTrans[&quot;MulUnit_ConnectTrans&quot;]
            TransactionManager_Retirement_cond0_Retirement[&quot;Retirement_cond0_Retirement&quot;]
            TransactionManager_issue_cond0_LSUDummy[&quot;issue_cond0_LSUDummy&quot;]
            TransactionManager_DecodeStage_RollbackTagger[&quot;DecodeStage_RollbackTagger&quot;]
        end
    end
WishboneMaster_WishboneMaster --&gt; Forwarder_write
WishboneMaster1_WishboneMaster --&gt; Forwarder1_write
FIFO5_read --&gt; CoreFrontend_DiscardBranchVerify
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; WishboneMasterAdapter_request_read
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; Serializer_serialize_in0
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; BasicFifo_write
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller --&gt; WishboneMaster_request
WishboneMasterAdapter_get_read_response --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
Serializer_serialize_out0 --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
BasicFifo_read --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
WishboneMaster_result --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
Forwarder_read --&gt; SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1
SimpleCommonBusCacheRefiller_SimpleCommonBusCacheRefiller1 --&gt; Forwarder2_write
ICache_ICache &lt;--&gt; HwCounter4_HwCounter0
BasicFifo3_peek --&gt; ICache_MemRead
ICache_MemRead &lt;--&gt; HwCounter1_HwCounter0
ICache_MemRead --&gt; ArgumentsToResultsZipper_write_results
ICache_MemRead --&gt; Forwarder3_write
ICache_MemRead &lt;--&gt; HwCounter2_HwCounter0
ICache_MemRead --&gt; SimpleCommonBusCacheRefiller_start_refill
SimpleCommonBusCacheRefiller_accept_refill --&gt; ICache_ICache1
Forwarder2_read --&gt; ICache_ICache1
ICache_ICache1 &lt;--&gt; HwCounter3_HwCounter0
WideFifo_read --&gt; FetchUnit_cont
FetchUnit_cont --&gt; BasicFifo2_write
FetchUnit_Fetch_Stage0 &lt;--&gt; StallController_stall_guard
FetchUnit_Fetch_Stage0 &lt;--&gt; Semaphore_acquire
FetchUnit_Fetch_Stage0 --&gt; ICache_issue_req
FetchUnit_Fetch_Stage0 &lt;--&gt; HwCounter_HwCounter0
FetchUnit_Fetch_Stage0 &lt;--&gt; FIFOLatencyMeasurer_FIFOLatencyMeasurer01
FetchUnit_Fetch_Stage0 --&gt; FIFO_write
FetchUnit_Fetch_Stage0 --&gt; ArgumentsToResultsZipper_write_args
FetchUnit_Fetch_Stage0 --&gt; BasicFifo3_write
FetchUnit_Fetch_Stage0 --&gt; BasicFifo4_write
BasicFifo4_read --&gt; FetchUnit_Fetch_Stage1
ICache_accept_res --&gt; FetchUnit_Fetch_Stage1
FetchUnit_Fetch_Stage1 &lt;--&gt; FIFOLatencyMeasurer_FIFOLatencyMeasurer0
FIFO_read --&gt; FetchUnit_Fetch_Stage1
FetchUnit_Fetch_Stage1 --&gt; HwExpHistogram_HwExpHistogram0
ArgumentsToResultsZipper_read --&gt; FetchUnit_Fetch_Stage1
BasicFifo3_read --&gt; FetchUnit_Fetch_Stage1
Forwarder3_read --&gt; FetchUnit_Fetch_Stage1
FetchUnit_Fetch_Stage1 --&gt; Pipe_write
Pipe2_read --&gt; CheckpointRAT_CheckpointRAT
CheckpointRAT_CheckpointRAT --&gt; MemoryBank_write0
MemoryBank1_read_resp0 --&gt; CheckpointRAT_CheckpointRAT1
CheckpointRAT_CheckpointRAT1 --&gt; MemoryBank_read_req0
MemoryBank_read_resp0 --&gt; CheckpointRAT_CheckpointRAT5
CheckpointRAT_CheckpointRAT2 --&gt; HwExpHistogram1_HwExpHistogram0
CheckpointRAT_CheckpointRAT4 --&gt; HwExpHistogram2_HwExpHistogram0
CheckpointRAT_CheckpointRAT3 --&gt; HwExpHistogram3_HwExpHistogram0
RRAT_RRAT --&gt; AsyncMemoryBank_write0
TransactionManager_Retirement_cond0_Retirement --&gt; AsyncMemoryBank_write0
RegisterFile_perf --&gt; HwExpHistogram5_HwExpHistogram0
ReorderBuffer_perf --&gt; HwExpHistogram7_HwExpHistogram0
MachineModeCSRRegisters_MachineModeCSRRegisters &lt;--&gt; DoubleCounterCSR1_increment
CSRRegister12_read --&gt; MachineModeCSRRegisters_MachineModeCSRRegisters
MachineModeCSRRegisters_MachineModeCSRRegisters --&gt; CSRRegister12_write
CSRRegister13_read --&gt; MachineModeCSRRegisters_MachineModeCSRRegisters
MachineModeCSRRegisters_MachineModeCSRRegisters --&gt; CSRRegister13_write
MachineModeCSRRegisters_MachineModeCSRRegisters &lt;--&gt; DoubleCounterCSR2_increment
CSRRegister14_read --&gt; MachineModeCSRRegisters_MachineModeCSRRegisters
MachineModeCSRRegisters_MachineModeCSRRegisters --&gt; CSRRegister14_write
CSRRegister15_read --&gt; MachineModeCSRRegisters_MachineModeCSRRegisters
MachineModeCSRRegisters_MachineModeCSRRegisters --&gt; CSRRegister15_write
CSRRegister17_read --&gt; InternalInterruptController_InternalInterruptController
CSRRegister17_read --&gt; InternalInterruptController_InternalInterruptController1
CSRRegister16_read --&gt; InternalInterruptController_InternalInterruptController
CSRRegister16_read --&gt; InternalInterruptController_InternalInterruptController1
CSRRegister16_read --&gt; WakeupSelect3_WakeupSelect
CSRRegister16_read --&gt; CSRUnit_CSRUnit
CSRRegister16_read --&gt; TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit
CSRRegister16_read --&gt; TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit
CSRRegister16_read --&gt; TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit
CSRRegister16_read --&gt; TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit
CSRRegister26_read --&gt; InternalInterruptController_InternalInterruptController
CSRRegister27_read --&gt; InternalInterruptController_InternalInterruptController
CSRRegister27_read_comb --&gt; InternalInterruptController_InternalInterruptController2
InternalInterruptController_InternalInterruptController2 --&gt; CSRRegister27_write
InternalInterruptController_InternalInterruptController1 --&gt; CSRRegister17_write
InternalInterruptController_InternalInterruptController1 --&gt; CSRRegister18_write
InternalInterruptController_InternalInterruptController1 --&gt; CSRRegister19_write
InternalInterruptController_InternalInterruptController1 --&gt; CSRRegister16_write
CSRRegister18_read --&gt; InternalInterruptController_InternalInterruptController1
CSRRegister19_read --&gt; InternalInterruptController_InternalInterruptController1
InternalInterruptController_InternalInterruptController1 --&gt; CSRRegister20_write
MethodProduct1_method --&gt; RegAllocation_RegAllocation
Pipe1_read --&gt; RegAllocation_RegAllocation
RegAllocation_RegAllocation &lt;--&gt; CoreInstructionCounter_increment
PriorityEncoderAllocator_alloc0 --&gt; RegAllocation_RegAllocation
RegAllocation_RegAllocation --&gt; FIFO12_write
FIFO14_read --&gt; RSSelection_RSSelection3
FIFO14_read --&gt; RSSelection_RSSelection2
FIFO14_read --&gt; RSSelection_RSSelection
FIFO14_read --&gt; RSSelection_RSSelection1
RS_select --&gt; RSSelection_RSSelection3
PreservedOrderAllocator_alloc --&gt; RSSelection_RSSelection3
RSSelection_RSSelection3 --&gt; FIFO15_write
RSSelection_RSSelection2 --&gt; FIFO15_write
RSSelection_RSSelection --&gt; FIFO15_write
RSSelection_RSSelection1 --&gt; FIFO15_write
RSSelection_RSSelection3 --&gt; RegisterFile_read_req0
RSSelection_RSSelection2 --&gt; RegisterFile_read_req0
RSSelection_RSSelection --&gt; RegisterFile_read_req0
RSSelection_RSSelection1 --&gt; RegisterFile_read_req0
RSSelection_RSSelection3 --&gt; MemoryBank2_read_req0
RSSelection_RSSelection2 --&gt; MemoryBank2_read_req0
RSSelection_RSSelection --&gt; MemoryBank2_read_req0
RSSelection_RSSelection1 --&gt; MemoryBank2_read_req0
RSSelection_RSSelection3 --&gt; RegisterFile_read_req1
RSSelection_RSSelection2 --&gt; RegisterFile_read_req1
RSSelection_RSSelection --&gt; RegisterFile_read_req1
RSSelection_RSSelection1 --&gt; RegisterFile_read_req1
RSSelection_RSSelection3 --&gt; MemoryBank2_read_req1
RSSelection_RSSelection2 --&gt; MemoryBank2_read_req1
RSSelection_RSSelection --&gt; MemoryBank2_read_req1
RSSelection_RSSelection1 --&gt; MemoryBank2_read_req1
RS1_select --&gt; RSSelection_RSSelection2
PreservedOrderAllocator1_alloc --&gt; RSSelection_RSSelection2
FifoRS_select --&gt; RSSelection_RSSelection
FifoRS_alloc --&gt; RSSelection_RSSelection
RSSelection_RSSelection1 &lt;--&gt; CSRUnit_select
FIFO15_read --&gt; RSInsertion_RSInsertion
RegisterFile_read_resp0 --&gt; RSInsertion_RSInsertion
MemoryBank2_read_resp0 --&gt; RSInsertion_RSInsertion
RegisterFile_read_resp1 --&gt; RSInsertion_RSInsertion
MemoryBank2_read_resp1 --&gt; RSInsertion_RSInsertion
Retirement_core_state --&gt; RSInsertion_RSInsertion
Retirement_core_state --&gt; LSUDummy_LSUDummy3
CheckpointRAT_get_active_tags --&gt; RSInsertion_RSInsertion
RSInsertion_RSInsertion --&gt; RS_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer1_TaggedLatencyMeasurer0
RSInsertion_RSInsertion --&gt; AsyncMemoryBank2_write0
RSInsertion_RSInsertion --&gt; RS1_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer2_TaggedLatencyMeasurer01
RSInsertion_RSInsertion --&gt; AsyncMemoryBank3_write0
RSInsertion_RSInsertion --&gt; FifoRS_insert
RSInsertion_RSInsertion --&gt; TaggedLatencyMeasurer3_TaggedLatencyMeasurer0
RSInsertion_RSInsertion --&gt; AsyncMemoryBank4_write0
RSInsertion_RSInsertion --&gt; CSRUnit_insert
Forwarder4_read --&gt; ResultAnnouncement_ResultAnnouncement
ResultAnnouncement_ResultAnnouncement --&gt; ReorderBuffer_mark_done
ResultAnnouncement_ResultAnnouncement --&gt; RegisterFile_write0
ResultAnnouncement_ResultAnnouncement --&gt; MemoryBank2_write0
ResultAnnouncement_ResultAnnouncement --&gt; TaggedLatencyMeasurer_TaggedLatencyMeasurer0
ResultAnnouncement_ResultAnnouncement --&gt; AsyncMemoryBank1_write0
ResultAnnouncement_ResultAnnouncement --&gt; MethodProduct_method
ResultAnnouncement_ResultAnnouncement --&gt; RS_update0
ResultAnnouncement_ResultAnnouncement --&gt; RS1_update0
ResultAnnouncement_ResultAnnouncement --&gt; FifoRS_update0
ResultAnnouncement_ResultAnnouncement --&gt; CSRUnit_update
ReorderBuffer_peek --&gt; Retirement_Retirement
ReorderBuffer_peek --&gt; Retirement_Retirement2
ReorderBuffer_peek --&gt; LSUDummy_LSUDummy
ReorderBuffer_peek --&gt; CSRUnit_CSRUnit
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit
ReorderBuffer_peek --&gt; TransactionManager_Retirement_Retirement_cond1
ReorderBuffer_peek --&gt; TransactionManager_Retirement_cond0_Retirement
ReorderBuffer_peek --&gt; TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit
ExceptionInformationRegister_get --&gt; Retirement_Retirement
ExceptionInformationRegister_get --&gt; TransactionManager_Retirement_Retirement_cond1
ExceptionInformationRegister_get --&gt; TransactionManager_Retirement_cond0_Retirement
Retirement_Retirement2 &lt;--&gt; ReorderBuffer_retire
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; ReorderBuffer_retire
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; ReorderBuffer_retire
Retirement_Retirement2 &lt;--&gt; FIFOLatencyMeasurer1_FIFOLatencyMeasurer0
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; FIFOLatencyMeasurer1_FIFOLatencyMeasurer0
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; FIFOLatencyMeasurer1_FIFOLatencyMeasurer0
FIFO1_read --&gt; Retirement_Retirement2
FIFO1_read --&gt; TransactionManager_Retirement_Retirement_cond1
FIFO1_read --&gt; TransactionManager_Retirement_cond0_Retirement
Retirement_Retirement2 --&gt; HwExpHistogram6_HwExpHistogram0
TransactionManager_Retirement_Retirement_cond1 --&gt; HwExpHistogram6_HwExpHistogram0
TransactionManager_Retirement_cond0_Retirement --&gt; HwExpHistogram6_HwExpHistogram0
Retirement_Retirement2 &lt;--&gt; CheckpointRAT_free_tag
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; CheckpointRAT_free_tag
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; CheckpointRAT_free_tag
CoreInstructionCounter_decrement --&gt; Retirement_Retirement2
CoreInstructionCounter_decrement --&gt; TransactionManager_Retirement_Retirement_cond1
CoreInstructionCounter_decrement --&gt; TransactionManager_Retirement_cond0_Retirement
RRAT_peek --&gt; Retirement_Retirement2
RRAT_peek --&gt; TransactionManager_Retirement_Retirement_cond1
AsyncMemoryBank_read0 --&gt; Retirement_Retirement2
AsyncMemoryBank_read0 --&gt; TransactionManager_Retirement_Retirement_cond1
AsyncMemoryBank_read0 --&gt; TransactionManager_Retirement_cond0_Retirement
Retirement_Retirement2 --&gt; RegisterFile_free0
TransactionManager_Retirement_Retirement_cond1 --&gt; RegisterFile_free0
TransactionManager_Retirement_cond0_Retirement --&gt; RegisterFile_free0
Retirement_Retirement2 --&gt; TaggedLatencyMeasurer_TaggedLatencyMeasurer01
TransactionManager_Retirement_Retirement_cond1 --&gt; TaggedLatencyMeasurer_TaggedLatencyMeasurer01
TransactionManager_Retirement_cond0_Retirement --&gt; TaggedLatencyMeasurer_TaggedLatencyMeasurer01
AsyncMemoryBank1_read0 --&gt; Retirement_Retirement2
AsyncMemoryBank1_read0 --&gt; TransactionManager_Retirement_Retirement_cond1
AsyncMemoryBank1_read0 --&gt; TransactionManager_Retirement_cond0_Retirement
Retirement_Retirement2 --&gt; HwExpHistogram4_HwExpHistogram0
TransactionManager_Retirement_Retirement_cond1 --&gt; HwExpHistogram4_HwExpHistogram0
TransactionManager_Retirement_cond0_Retirement --&gt; HwExpHistogram4_HwExpHistogram0
Retirement_Retirement2 --&gt; PriorityEncoderAllocator_free0
TransactionManager_Retirement_Retirement_cond1 --&gt; PriorityEncoderAllocator_free0
TransactionManager_Retirement_cond0_Retirement --&gt; PriorityEncoderAllocator_free0
Retirement_Retirement2 --&gt; CheckpointRAT_flush_restore
TransactionManager_Retirement_Retirement_cond1 --&gt; CheckpointRAT_flush_restore
Retirement_Retirement3 &lt;--&gt; FIFOLatencyMeasurer2_FIFOLatencyMeasurer01
FIFO2_read --&gt; Retirement_Retirement3
Retirement_Retirement3 --&gt; HwExpHistogram8_HwExpHistogram0
CSRRegister22_read --&gt; Retirement_Retirement3
CSRRegister23_read --&gt; Retirement_Retirement3
CSRRegister8_read --&gt; Retirement_Retirement3
Retirement_Retirement3 --&gt; StallController_resume_from_exception
Retirement_Retirement3 --&gt; FetchUnit_redirect
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 --&gt; FetchUnit_redirect
TransactionManager__resume_from_unsafe_cond0_ConnectTrans --&gt; FetchUnit_redirect
Retirement_Retirement3 &lt;--&gt; ExceptionInformationRegister_clear
Retirement_Retirement3 &lt;--&gt; BasicFifo6_clear
Retirement_Retirement3 &lt;--&gt; BasicFifo7_clear
Retirement_Retirement3 &lt;--&gt; BasicFifo8_clear
Retirement_Retirement3 &lt;--&gt; BasicFifo10_clear
Retirement_Retirement3 &lt;--&gt; BasicFifo11_clear
PreservedOrderAllocator_order --&gt; RS_RS2
RS_perf --&gt; HwExpHistogram10_HwExpHistogram0
RS_RS5 --&gt; WakeupSelect_WakeupSelect
RS_take --&gt; WakeupSelect_WakeupSelect
RS_take --&gt; WakeupSelect1_WakeupSelect
RS_take --&gt; WakeupSelect2_WakeupSelect
RS_take --&gt; WakeupSelect3_WakeupSelect
RS_take --&gt; WakeupSelect4_WakeupSelect
WakeupSelect_WakeupSelect --&gt; PreservedOrderAllocator_free_idx
WakeupSelect1_WakeupSelect --&gt; PreservedOrderAllocator_free_idx
WakeupSelect2_WakeupSelect --&gt; PreservedOrderAllocator_free_idx
WakeupSelect3_WakeupSelect --&gt; PreservedOrderAllocator_free_idx
WakeupSelect4_WakeupSelect --&gt; PreservedOrderAllocator_free_idx
WakeupSelect_WakeupSelect --&gt; TaggedLatencyMeasurer1_TaggedLatencyMeasurer01
WakeupSelect1_WakeupSelect --&gt; TaggedLatencyMeasurer1_TaggedLatencyMeasurer01
WakeupSelect2_WakeupSelect --&gt; TaggedLatencyMeasurer1_TaggedLatencyMeasurer01
WakeupSelect3_WakeupSelect --&gt; TaggedLatencyMeasurer1_TaggedLatencyMeasurer01
WakeupSelect4_WakeupSelect --&gt; TaggedLatencyMeasurer1_TaggedLatencyMeasurer01
AsyncMemoryBank2_read0 --&gt; WakeupSelect_WakeupSelect
AsyncMemoryBank2_read0 --&gt; WakeupSelect1_WakeupSelect
AsyncMemoryBank2_read0 --&gt; WakeupSelect2_WakeupSelect
AsyncMemoryBank2_read0 --&gt; WakeupSelect3_WakeupSelect
AsyncMemoryBank2_read0 --&gt; WakeupSelect4_WakeupSelect
WakeupSelect_WakeupSelect --&gt; HwExpHistogram9_HwExpHistogram0
WakeupSelect1_WakeupSelect --&gt; HwExpHistogram9_HwExpHistogram0
WakeupSelect2_WakeupSelect --&gt; HwExpHistogram9_HwExpHistogram0
WakeupSelect3_WakeupSelect --&gt; HwExpHistogram9_HwExpHistogram0
WakeupSelect4_WakeupSelect --&gt; HwExpHistogram9_HwExpHistogram0
WakeupSelect_WakeupSelect --&gt; AluFuncUnit_issue
WakeupSelect_WakeupSelect --&gt; TaggedCounter4_TaggedCounter0
WakeupSelect_WakeupSelect --&gt; FIFO3_write
RS_RS3 --&gt; WakeupSelect1_WakeupSelect
WakeupSelect1_WakeupSelect --&gt; ShiftFuncUnit_issue
WakeupSelect1_WakeupSelect --&gt; FIFO4_write
BasicFifo6_read --&gt; ConnectTrans4_ConnectTrans
ConnectTrans4_ConnectTrans --&gt; ExceptionInformationRegister_report
ConnectTrans5_ConnectTrans --&gt; ExceptionInformationRegister_report
ConnectTrans6_ConnectTrans --&gt; ExceptionInformationRegister_report
ConnectTrans14_ConnectTrans --&gt; ExceptionInformationRegister_report
ConnectTrans16_ConnectTrans --&gt; ExceptionInformationRegister_report
ReorderBuffer_get_indices --&gt; ConnectTrans4_ConnectTrans
ReorderBuffer_get_indices --&gt; ConnectTrans5_ConnectTrans
ReorderBuffer_get_indices --&gt; ConnectTrans6_ConnectTrans
ReorderBuffer_get_indices --&gt; ConnectTrans14_ConnectTrans
ReorderBuffer_get_indices --&gt; ConnectTrans16_ConnectTrans
ConnectTrans4_ConnectTrans &lt;--&gt; CoreFrontend_stall
ConnectTrans5_ConnectTrans &lt;--&gt; CoreFrontend_stall
ConnectTrans6_ConnectTrans &lt;--&gt; CoreFrontend_stall
ConnectTrans14_ConnectTrans &lt;--&gt; CoreFrontend_stall
ConnectTrans16_ConnectTrans &lt;--&gt; CoreFrontend_stall
ConnectTrans4_ConnectTrans &lt;--&gt; FetchUnit_flush
ConnectTrans5_ConnectTrans &lt;--&gt; FetchUnit_flush
ConnectTrans6_ConnectTrans &lt;--&gt; FetchUnit_flush
ConnectTrans14_ConnectTrans &lt;--&gt; FetchUnit_flush
ConnectTrans16_ConnectTrans &lt;--&gt; FetchUnit_flush
ConnectTrans4_ConnectTrans &lt;--&gt; WideFifo_clear
ConnectTrans5_ConnectTrans &lt;--&gt; WideFifo_clear
ConnectTrans6_ConnectTrans &lt;--&gt; WideFifo_clear
ConnectTrans14_ConnectTrans &lt;--&gt; WideFifo_clear
ConnectTrans16_ConnectTrans &lt;--&gt; WideFifo_clear
ConnectTrans4_ConnectTrans &lt;--&gt; BasicFifo2_clear
ConnectTrans5_ConnectTrans &lt;--&gt; BasicFifo2_clear
ConnectTrans6_ConnectTrans &lt;--&gt; BasicFifo2_clear
ConnectTrans14_ConnectTrans &lt;--&gt; BasicFifo2_clear
ConnectTrans16_ConnectTrans &lt;--&gt; BasicFifo2_clear
ConnectTrans4_ConnectTrans &lt;--&gt; Pipe1_clean
ConnectTrans5_ConnectTrans &lt;--&gt; Pipe1_clean
ConnectTrans6_ConnectTrans &lt;--&gt; Pipe1_clean
ConnectTrans14_ConnectTrans &lt;--&gt; Pipe1_clean
ConnectTrans16_ConnectTrans &lt;--&gt; Pipe1_clean
ConnectTrans4_ConnectTrans &lt;--&gt; StallController_stall_exception
ConnectTrans5_ConnectTrans &lt;--&gt; StallController_stall_exception
ConnectTrans6_ConnectTrans &lt;--&gt; StallController_stall_exception
ConnectTrans14_ConnectTrans &lt;--&gt; StallController_stall_exception
ConnectTrans16_ConnectTrans &lt;--&gt; StallController_stall_exception
RS_RS --&gt; WakeupSelect2_WakeupSelect
WakeupSelect2_WakeupSelect --&gt; JumpBranchFuncUnit_issue
WakeupSelect2_WakeupSelect &lt;--&gt; CoreFrontend_target_pred_req
WakeupSelect2_WakeupSelect --&gt; BasicFifo5_write
WakeupSelect2_WakeupSelect --&gt; TaggedCounter5_TaggedCounter0
BasicFifo7_read --&gt; ConnectTrans5_ConnectTrans
RS_RS4 --&gt; WakeupSelect3_WakeupSelect
WakeupSelect3_WakeupSelect --&gt; ExceptionFuncUnit_issue
WakeupSelect3_WakeupSelect --&gt; BasicFifo7_write
WakeupSelect3_WakeupSelect --&gt; FIFO6_write
BasicFifo8_read --&gt; ConnectTrans6_ConnectTrans
RS_RS1 --&gt; WakeupSelect4_WakeupSelect
WakeupSelect4_WakeupSelect --&gt; PrivilegedFuncUnit_issue
FIFO3_read --&gt; ConnectTrans7_ConnectTrans
ConnectTrans7_ConnectTrans --&gt; Forwarder5_write
ConnectTrans8_ConnectTrans --&gt; Forwarder5_write
ConnectTrans10_ConnectTrans --&gt; Forwarder5_write
TransactionManager_ConnectTrans_JumpBranchFuncUnit --&gt; Forwarder5_write
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 --&gt; Forwarder5_write
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1 --&gt; Forwarder5_write
FIFO4_read --&gt; ConnectTrans8_ConnectTrans
FIFO6_read --&gt; ConnectTrans10_ConnectTrans
PreservedOrderAllocator1_order --&gt; RS1_RS2
RS1_perf --&gt; HwExpHistogram12_HwExpHistogram0
RecursiveWithSingleDSPMul_RecursiveWithSingleDSPMul &lt;--&gt; DSPMulUnit_compute
RS1_RS --&gt; WakeupSelect5_WakeupSelect
RS1_take --&gt; WakeupSelect5_WakeupSelect
RS1_take --&gt; WakeupSelect6_WakeupSelect
WakeupSelect5_WakeupSelect --&gt; PreservedOrderAllocator1_free_idx
WakeupSelect6_WakeupSelect --&gt; PreservedOrderAllocator1_free_idx
WakeupSelect5_WakeupSelect --&gt; TaggedLatencyMeasurer2_TaggedLatencyMeasurer0
WakeupSelect6_WakeupSelect --&gt; TaggedLatencyMeasurer2_TaggedLatencyMeasurer0
AsyncMemoryBank3_read0 --&gt; WakeupSelect5_WakeupSelect
AsyncMemoryBank3_read0 --&gt; WakeupSelect6_WakeupSelect
WakeupSelect5_WakeupSelect --&gt; HwExpHistogram11_HwExpHistogram0
WakeupSelect6_WakeupSelect --&gt; HwExpHistogram11_HwExpHistogram0
WakeupSelect5_WakeupSelect --&gt; MulUnit_issue
WakeupSelect5_WakeupSelect --&gt; FIFO7_write
WakeupSelect5_WakeupSelect --&gt; SequentialUnsignedMul_issue
RS1_RS1 --&gt; WakeupSelect6_WakeupSelect
WakeupSelect6_WakeupSelect --&gt; DivUnit_issue
WakeupSelect6_WakeupSelect --&gt; FIFO8_write
WakeupSelect6_WakeupSelect --&gt; LongDivider_issue
FifoRS_order --&gt; FifoRS_FifoRS
FifoRS_perf --&gt; HwExpHistogram14_HwExpHistogram0
Forwarder7_read --&gt; LSUDummy_LSUDummy4
Forwarder7_read --&gt; TransactionManager_issue_cond2_LSUDummy
Forwarder7_read --&gt; TransactionManager_issue_cond0_LSUDummy
Forwarder7_read --&gt; TransactionManager_issue_cond1_LSUDummy
LSUDummy_LSUDummy4 --&gt; FIFO9_write
WakeupSelect7_WakeupSelect --&gt; FIFO9_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO9_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO9_write
TransactionManager_issue_cond1_LSUDummy --&gt; FIFO9_write
LSUDummy_LSUDummy4 --&gt; FIFO11_write
WakeupSelect7_WakeupSelect --&gt; FIFO11_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO11_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO11_write
TransactionManager_issue_cond1_LSUDummy --&gt; FIFO11_write
LSUDummy_LSUDummy --&gt; Retirement_precommit
CSRUnit_CSRUnit --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit --&gt; Retirement_precommit
TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit --&gt; Retirement_precommit
BasicFifo10_read --&gt; ConnectTrans14_ConnectTrans
FifoRS_FifoRS1 --&gt; WakeupSelect7_WakeupSelect
FifoRS_take --&gt; WakeupSelect7_WakeupSelect
WakeupSelect7_WakeupSelect --&gt; FifoRS_free_idx
WakeupSelect7_WakeupSelect --&gt; TaggedLatencyMeasurer3_TaggedLatencyMeasurer01
AsyncMemoryBank4_read0 --&gt; WakeupSelect7_WakeupSelect
WakeupSelect7_WakeupSelect --&gt; HwExpHistogram13_HwExpHistogram0
WakeupSelect7_WakeupSelect --&gt; LSUDummy_issue
WakeupSelect7_WakeupSelect --&gt; Forwarder7_write
MethodMap1_method --&gt; CSRUnit_CSRUnit
CSRRegister__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap3_method --&gt; CSRUnit_CSRUnit
CSRRegister1__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap5_method --&gt; CSRUnit_CSRUnit
CSRRegister2__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap7_method --&gt; CSRUnit_CSRUnit
CSRRegister3__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap9_method --&gt; CSRUnit_CSRUnit
CSRRegister4__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap11_method --&gt; CSRUnit_CSRUnit
CSRRegister5__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap13_method --&gt; CSRUnit_CSRUnit
CSRRegister6__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter6_method
CSRUnit_CSRUnit --&gt; MethodMap12_method
CSRUnit_CSRUnit --&gt; CSRRegister6__internal_fu_write
MethodMap15_method --&gt; CSRUnit_CSRUnit
CSRRegister7__internal_fu_read --&gt; CSRUnit_CSRUnit
AliasedCSR__fu_read --&gt; CSRUnit_CSRUnit
MethodMap35_method --&gt; CSRUnit_CSRUnit
CSRRegister17__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap37_method --&gt; CSRUnit_CSRUnit
CSRRegister18__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap39_method --&gt; CSRUnit_CSRUnit
CSRRegister19__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap41_method --&gt; CSRUnit_CSRUnit
CSRRegister20__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap43_method --&gt; CSRUnit_CSRUnit
CSRRegister21__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; AliasedCSR__fu_write
CSRUnit_CSRUnit --&gt; MethodFilter17_method
CSRUnit_CSRUnit --&gt; MethodMap34_method
CSRUnit_CSRUnit --&gt; CSRRegister17__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter18_method
CSRUnit_CSRUnit --&gt; MethodMap36_method
CSRUnit_CSRUnit --&gt; CSRRegister18__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter19_method
CSRUnit_CSRUnit --&gt; MethodMap38_method
CSRUnit_CSRUnit --&gt; CSRRegister19__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter20_method
CSRUnit_CSRUnit --&gt; MethodMap40_method
CSRUnit_CSRUnit --&gt; CSRRegister20__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter21_method
CSRUnit_CSRUnit --&gt; MethodMap42_method
CSRUnit_CSRUnit --&gt; CSRRegister21__internal_fu_write
AliasedCSR1__fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; AliasedCSR1__fu_write
MethodMap17_method --&gt; CSRUnit_CSRUnit
CSRRegister8__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter8_method
CSRUnit_CSRUnit --&gt; MethodMap16_method
CSRUnit_CSRUnit --&gt; CSRRegister8__internal_fu_write
AliasedCSR2__fu_read --&gt; CSRUnit_CSRUnit
MethodMap45_method --&gt; CSRUnit_CSRUnit
CSRRegister22__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap47_method --&gt; CSRUnit_CSRUnit
CSRRegister23__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; AliasedCSR2__fu_write
CSRUnit_CSRUnit --&gt; MethodFilter22_method
CSRUnit_CSRUnit --&gt; MethodMap44_method
CSRUnit_CSRUnit --&gt; CSRRegister22__internal_fu_write
CSRUnit_CSRUnit --&gt; MethodFilter23_method
CSRUnit_CSRUnit --&gt; MethodMap46_method
CSRUnit_CSRUnit --&gt; CSRRegister23__internal_fu_write
MethodMap19_method --&gt; CSRUnit_CSRUnit
CSRRegister9__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter9_method
CSRUnit_CSRUnit --&gt; MethodMap18_method
CSRUnit_CSRUnit --&gt; CSRRegister9__internal_fu_write
MethodMap21_method --&gt; CSRUnit_CSRUnit
CSRRegister10__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter10_method
CSRUnit_CSRUnit --&gt; MethodMap20_method
CSRUnit_CSRUnit --&gt; CSRRegister10__internal_fu_write
MethodMap23_method --&gt; CSRUnit_CSRUnit
CSRRegister11__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter11_method
CSRUnit_CSRUnit --&gt; MethodMap22_method
CSRUnit_CSRUnit --&gt; CSRRegister11__internal_fu_write
MethodMap25_method --&gt; CSRUnit_CSRUnit
CSRRegister12__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter12_method
CSRUnit_CSRUnit --&gt; MethodMap24_method
CSRUnit_CSRUnit --&gt; CSRRegister12__internal_fu_write
MethodMap27_method --&gt; CSRUnit_CSRUnit
CSRRegister13__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter13_method
CSRUnit_CSRUnit --&gt; MethodMap26_method
CSRUnit_CSRUnit --&gt; CSRRegister13__internal_fu_write
MethodMap29_method --&gt; CSRUnit_CSRUnit
CSRRegister14__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap31_method --&gt; CSRUnit_CSRUnit
CSRRegister15__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap49_method --&gt; CSRUnit_CSRUnit
CSRRegister24__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap51_method --&gt; CSRUnit_CSRUnit
CSRRegister25__internal_fu_read --&gt; CSRUnit_CSRUnit
MethodMap53_method --&gt; CSRUnit_CSRUnit
CSRRegister26__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter26_method
CSRUnit_CSRUnit --&gt; MethodMap52_method
CSRUnit_CSRUnit --&gt; CSRRegister26__internal_fu_write
MethodMap55_method --&gt; CSRUnit_CSRUnit
CSRRegister27__internal_fu_read --&gt; CSRUnit_CSRUnit
CSRUnit_CSRUnit --&gt; MethodFilter27_method
CSRUnit_CSRUnit --&gt; MethodMap54_method
CSRUnit_CSRUnit --&gt; CSRRegister27__internal_fu_write
BasicFifo11_read --&gt; ConnectTrans16_ConnectTrans
Forwarder5_read --&gt; ConnectTrans_ConnectTrans
ConnectTrans_ConnectTrans --&gt; Forwarder4_write
ConnectTrans1_ConnectTrans --&gt; Forwarder4_write
ConnectTrans2_ConnectTrans --&gt; Forwarder4_write
TransactionManager__resume_from_unsafe_cond0_ConnectTrans --&gt; Forwarder4_write
TransactionManager__resume_from_unsafe_cond1_ConnectTrans --&gt; Forwarder4_write
Forwarder6_read --&gt; ConnectTrans1_ConnectTrans
Forwarder8_read --&gt; ConnectTrans2_ConnectTrans
TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond3
TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit
TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit --&gt; TaggedCounter6_TaggedCounter0
TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit --&gt; TaggedCounter6_TaggedCounter0
TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit --&gt; TaggedCounter6_TaggedCounter0
TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit --&gt; TaggedCounter6_TaggedCounter0
CSRRegister21_read --&gt; TransactionManager_PrivilegedFuncUnit_cond3_PrivilegedFuncUnit
CSRRegister21_read --&gt; TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit
CSRRegister21_read --&gt; TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit
CSRRegister21_read --&gt; TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit
TransactionManager_ConnectTrans_JumpBranchFuncUnit &lt;--&gt; ConnectTrans9_ConnectTrans
Connect1_read --&gt; TransactionManager_ConnectTrans_JumpBranchFuncUnit
TransactionManager_ConnectTrans_JumpBranchFuncUnit &lt;--&gt; JumpBranchFuncUnit_JumpBranchFuncUnit
BasicFifo5_read --&gt; TransactionManager_ConnectTrans_JumpBranchFuncUnit
CoreFrontend_target_pred_resp --&gt; TransactionManager_ConnectTrans_JumpBranchFuncUnit
TransactionManager_ConnectTrans_JumpBranchFuncUnit &lt;--&gt; HwCounter9_HwCounter0
TransactionManager_ConnectTrans_JumpBranchFuncUnit &lt;--&gt; HwCounter8_HwCounter0
TransactionManager_ConnectTrans_JumpBranchFuncUnit --&gt; BasicFifo6_write
TransactionManager_ConnectTrans_JumpBranchFuncUnit --&gt; FIFO5_write
TransactionManager_ConnectTrans_JumpBranchFuncUnit --&gt; Connect1_write
TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0 &lt;--&gt; LSURequester_accept_cond1
WishboneMasterAdapter1_get_read_response --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
Serializer1_serialize_out0 --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
BasicFifo1_read --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
BasicFifo1_read --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
WishboneMaster1_result --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
WishboneMaster1_result --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
Forwarder1_read --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
Forwarder1_read --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0 &lt;--&gt; ConnectTrans15_ConnectTrans
TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy &lt;--&gt; ConnectTrans15_ConnectTrans
TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0 &lt;--&gt; ConnectTrans15_ConnectTrans
Connect5_read --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
Connect5_read --&gt; TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy
Connect5_read --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0 --&gt; Forwarder8_write
TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy --&gt; Forwarder8_write
TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0 --&gt; Forwarder8_write
TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0 &lt;--&gt; LSUDummy_LSUDummy1
TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy &lt;--&gt; LSUDummy_LSUDummy1
TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0 &lt;--&gt; LSUDummy_LSUDummy1
TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0 --&gt; BasicFifo10_write
TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy --&gt; BasicFifo10_write
TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0 --&gt; BasicFifo10_write
TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0 --&gt; Connect5_write
TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy --&gt; Connect5_write
TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0 --&gt; Connect5_write
TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0 &lt;--&gt; LSUDummy_LSUDummy_cond0
TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0 &lt;--&gt; LSUDummy_LSUDummy_cond0
LSURequester_accept --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
LSURequester_accept --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
BasicFifo9_read --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
BasicFifo9_read --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
FIFO10_read --&gt; TransactionManager_accept_cond1_ConnectTrans_LSUDummy_LSUDummy_cond0
FIFO10_read --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond0
TransactionManager_PrivilegedFuncUnit_cond0_PrivilegedFuncUnit &lt;--&gt; InternalInterruptController_mret
TransactionManager_DecodeStage_RollbackTagger &lt;--&gt; DecodeStage_DecodeStage
BasicFifo2_read --&gt; TransactionManager_DecodeStage_RollbackTagger
TransactionManager_DecodeStage_RollbackTagger &lt;--&gt; HwCounter6_HwCounter0
TransactionManager_DecodeStage_RollbackTagger --&gt; Connect_write
TransactionManager_DecodeStage_RollbackTagger &lt;--&gt; RollbackTagger_RollbackTagger
Connect_read --&gt; TransactionManager_DecodeStage_RollbackTagger
TransactionManager_DecodeStage_RollbackTagger --&gt; Pipe1_write
TransactionManager_Renaming_rename_cond0_ROBAllocation &lt;--&gt; Renaming_Renaming
TransactionManager_Renaming_rename_cond1_ROBAllocation &lt;--&gt; Renaming_Renaming
FIFO13_read --&gt; TransactionManager_Renaming_rename_cond0_ROBAllocation
FIFO13_read --&gt; TransactionManager_Renaming_rename_cond1_ROBAllocation
TransactionManager_Renaming_rename_cond0_ROBAllocation --&gt; CheckpointRAT_rename
TransactionManager_Renaming_rename_cond1_ROBAllocation --&gt; CheckpointRAT_rename
TransactionManager_Renaming_rename_cond0_ROBAllocation --&gt; Connect6_write
TransactionManager_Renaming_rename_cond1_ROBAllocation --&gt; Connect6_write
TransactionManager_Renaming_rename_cond0_ROBAllocation &lt;--&gt; CheckpointRAT_rename_cond0
CheckpointRAT_allocate_checkpoint --&gt; TransactionManager_Renaming_rename_cond0_ROBAllocation
TransactionManager_Renaming_rename_cond0_ROBAllocation --&gt; MemoryBank1_write0
TransactionManager_Renaming_rename_cond0_ROBAllocation --&gt; Pipe2_write
TransactionManager_Renaming_rename_cond0_ROBAllocation &lt;--&gt; ROBAllocation_ROBAllocation
TransactionManager_Renaming_rename_cond1_ROBAllocation &lt;--&gt; ROBAllocation_ROBAllocation
Connect6_read --&gt; TransactionManager_Renaming_rename_cond0_ROBAllocation
Connect6_read --&gt; TransactionManager_Renaming_rename_cond1_ROBAllocation
TransactionManager_Renaming_rename_cond0_ROBAllocation --&gt; ReorderBuffer_put
TransactionManager_Renaming_rename_cond1_ROBAllocation --&gt; ReorderBuffer_put
TransactionManager_Renaming_rename_cond0_ROBAllocation &lt;--&gt; FIFOLatencyMeasurer1_FIFOLatencyMeasurer01
TransactionManager_Renaming_rename_cond1_ROBAllocation &lt;--&gt; FIFOLatencyMeasurer1_FIFOLatencyMeasurer01
TransactionManager_Renaming_rename_cond0_ROBAllocation --&gt; FIFO1_write
TransactionManager_Renaming_rename_cond1_ROBAllocation --&gt; FIFO1_write
TransactionManager_Renaming_rename_cond0_ROBAllocation --&gt; FIFO14_write
TransactionManager_Renaming_rename_cond1_ROBAllocation --&gt; FIFO14_write
TransactionManager_InstructionTagger_tag_cond0 &lt;--&gt; InstructionTagger_InstructionTagger
TransactionManager_InstructionTagger_tag_cond1 &lt;--&gt; InstructionTagger_InstructionTagger
FIFO12_read --&gt; TransactionManager_InstructionTagger_tag_cond0
FIFO12_read --&gt; TransactionManager_InstructionTagger_tag_cond1
TransactionManager_InstructionTagger_tag_cond0 &lt;--&gt; CheckpointRAT_tag
TransactionManager_InstructionTagger_tag_cond1 &lt;--&gt; CheckpointRAT_tag
TransactionManager_InstructionTagger_tag_cond0 --&gt; FIFO13_write
TransactionManager_InstructionTagger_tag_cond1 --&gt; FIFO13_write
TransactionManager_InstructionTagger_tag_cond0 &lt;--&gt; CheckpointRAT_tag_cond0
CheckpointRAT_allocate_tag --&gt; TransactionManager_InstructionTagger_tag_cond0
TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy &lt;--&gt; LSUDummy_LSUDummy_cond1
FIFO9_read --&gt; TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy
FIFO11_read --&gt; TransactionManager_ConnectTrans_LSUDummy_cond1_LSUDummy
TransactionManager_Renaming_rename_cond1_ROBAllocation &lt;--&gt; CheckpointRAT_rename_cond1
TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond1
TransactionManager_PrivilegedFuncUnit_cond1_PrivilegedFuncUnit &lt;--&gt; ICache_flush
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit1
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1 &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit1
CSRRegister9_read --&gt; TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0
CSRRegister9_read --&gt; TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 --&gt; BasicFifo8_write
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1 --&gt; BasicFifo8_write
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 --&gt; StallController__resume_from_unsafe
TransactionManager__resume_from_unsafe_cond0_ConnectTrans --&gt; StallController__resume_from_unsafe
TransactionManager__resume_from_unsafe_cond1_ConnectTrans --&gt; StallController__resume_from_unsafe
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1 --&gt; StallController__resume_from_unsafe
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 --&gt; Connect2_write
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1 --&gt; Connect2_write
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 &lt;--&gt; ConnectTrans11_ConnectTrans
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1 &lt;--&gt; ConnectTrans11_ConnectTrans
Connect2_read --&gt; TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0
Connect2_read --&gt; TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond0 &lt;--&gt; StallController__resume_from_unsafe_cond0
TransactionManager__resume_from_unsafe_cond0_ConnectTrans &lt;--&gt; StallController__resume_from_unsafe_cond0
TransactionManager_issue_cond2_LSUDummy &lt;--&gt; LSURequester_issue_cond2
TransactionManager_issue_cond2_LSUDummy &lt;--&gt; LSUDummy_LSUDummy2
TransactionManager_issue_cond0_LSUDummy &lt;--&gt; LSUDummy_LSUDummy2
TransactionManager_issue_cond1_LSUDummy &lt;--&gt; LSUDummy_LSUDummy2
TransactionManager_issue_cond2_LSUDummy --&gt; LSURequester_issue
TransactionManager_issue_cond0_LSUDummy --&gt; LSURequester_issue
TransactionManager_issue_cond1_LSUDummy --&gt; LSURequester_issue
TransactionManager_issue_cond2_LSUDummy --&gt; BasicFifo9_write
TransactionManager_issue_cond0_LSUDummy --&gt; BasicFifo9_write
TransactionManager_issue_cond1_LSUDummy --&gt; BasicFifo9_write
TransactionManager_issue_cond2_LSUDummy --&gt; FIFO10_write
TransactionManager_issue_cond0_LSUDummy --&gt; FIFO10_write
TransactionManager_issue_cond1_LSUDummy --&gt; FIFO10_write
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 &lt;--&gt; FetchUnit_Fetch_Stage2_cond0
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 &lt;--&gt; StallController_stall_unsafe
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 &lt;--&gt; HwCounter5_HwCounter0
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 --&gt; TaggedCounter_TaggedCounter0
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 --&gt; WideFifo_write
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 &lt;--&gt; FetchUnit_Fetch_Stage2
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 &lt;--&gt; FetchUnit_Fetch_Stage2
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 &lt;--&gt; Semaphore_release
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 &lt;--&gt; Semaphore_release
Pipe_read --&gt; TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2
Pipe_read --&gt; TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 --&gt; Predecoder_predecode
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 --&gt; Predecoder_predecode
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 --&gt; PredictionChecker_check
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 --&gt; PredictionChecker_check
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 --&gt; TaggedCounter1_TaggedCounter0
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 --&gt; TaggedCounter1_TaggedCounter0
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 --&gt; TaggedCounter2_TaggedCounter0
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 --&gt; TaggedCounter2_TaggedCounter0
TransactionManager_Fetch_Stage2_cond0_Fetch_Stage2 --&gt; TaggedCounter3_TaggedCounter0
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 --&gt; TaggedCounter3_TaggedCounter0
TransactionManager_issue_cond0_LSUDummy &lt;--&gt; LSURequester_issue_cond0
TransactionManager_issue_cond0_LSUDummy --&gt; WishboneMasterAdapter1_request_write
TransactionManager_issue_cond0_LSUDummy --&gt; Serializer1_serialize_in1
TransactionManager_issue_cond0_LSUDummy --&gt; BasicFifo1_write
TransactionManager_issue_cond1_LSUDummy --&gt; BasicFifo1_write
TransactionManager_issue_cond0_LSUDummy --&gt; WishboneMaster1_request
TransactionManager_issue_cond1_LSUDummy --&gt; WishboneMaster1_request
TransactionManager_MulUnit_ConnectTrans &lt;--&gt; MulUnit_MulUnit
SequentialUnsignedMul_accept --&gt; TransactionManager_MulUnit_ConnectTrans
FIFO7_read --&gt; TransactionManager_MulUnit_ConnectTrans
TransactionManager_MulUnit_ConnectTrans --&gt; Connect3_write
TransactionManager_MulUnit_ConnectTrans &lt;--&gt; ConnectTrans12_ConnectTrans
Connect3_read --&gt; TransactionManager_MulUnit_ConnectTrans
TransactionManager_MulUnit_ConnectTrans --&gt; Forwarder6_write
TransactionManager_ConnectTrans_DivUnit --&gt; Forwarder6_write
TransactionManager_issue_cond1_LSUDummy &lt;--&gt; LSURequester_issue_cond1
TransactionManager_issue_cond1_LSUDummy --&gt; WishboneMasterAdapter1_request_read
TransactionManager_issue_cond1_LSUDummy --&gt; Serializer1_serialize_in0
TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0 &lt;--&gt; LSURequester_accept_cond0
WishboneMasterAdapter1_get_write_response --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
Serializer1_serialize_out1 --&gt; TransactionManager_ConnectTrans_accept_cond0_LSUDummy_LSUDummy_cond0
TransactionManager__resume_from_unsafe_cond0_ConnectTrans &lt;--&gt; ConnectTrans3_ConnectTrans
TransactionManager__resume_from_unsafe_cond1_ConnectTrans &lt;--&gt; ConnectTrans3_ConnectTrans
CSRUnit_get_result --&gt; TransactionManager__resume_from_unsafe_cond0_ConnectTrans
CSRUnit_get_result --&gt; TransactionManager__resume_from_unsafe_cond1_ConnectTrans
TransactionManager__resume_from_unsafe_cond0_ConnectTrans --&gt; BasicFifo11_write
TransactionManager__resume_from_unsafe_cond1_ConnectTrans --&gt; BasicFifo11_write
TransactionManager_InstructionTagger_tag_cond1 &lt;--&gt; CheckpointRAT_tag_cond1
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; Retirement_Retirement1
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; Retirement_Retirement1
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; FIFOLatencyMeasurer2_FIFOLatencyMeasurer0
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; FIFOLatencyMeasurer2_FIFOLatencyMeasurer0
TransactionManager_Retirement_Retirement_cond1 --&gt; FIFO2_write
TransactionManager_Retirement_cond0_Retirement --&gt; FIFO2_write
InternalInterruptController_interrupt_cause --&gt; TransactionManager_Retirement_Retirement_cond1
InternalInterruptController_interrupt_cause --&gt; TransactionManager_Retirement_cond0_Retirement
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister8_write
TransactionManager_Retirement_cond0_Retirement --&gt; CSRRegister8_write
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister9_write
TransactionManager_Retirement_cond0_Retirement --&gt; CSRRegister9_write
TransactionManager_Retirement_Retirement_cond1 --&gt; CSRRegister10_write
TransactionManager_Retirement_cond0_Retirement --&gt; CSRRegister10_write
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; InternalInterruptController_entry
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; InternalInterruptController_entry
TransactionManager_Retirement_Retirement_cond1 &lt;--&gt; Retirement_Retirement_cond1
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; Retirement_Retirement_cond0
TransactionManager_Retirement_cond0_Retirement --&gt; RRAT_commit
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; DoubleCounterCSR_increment
CSRRegister_read --&gt; TransactionManager_Retirement_cond0_Retirement
TransactionManager_Retirement_cond0_Retirement --&gt; CSRRegister_write
CSRRegister1_read --&gt; TransactionManager_Retirement_cond0_Retirement
TransactionManager_Retirement_cond0_Retirement --&gt; CSRRegister1_write
TransactionManager_Retirement_cond0_Retirement &lt;--&gt; HwCounter7_HwCounter0
TransactionManager__resume_from_unsafe_cond1_ConnectTrans &lt;--&gt; StallController__resume_from_unsafe_cond1
TransactionManager_PrivilegedFuncUnit_ConnectTrans__resume_from_unsafe_cond1 &lt;--&gt; StallController__resume_from_unsafe_cond1
TransactionManager_PrivilegedFuncUnit_cond2_PrivilegedFuncUnit &lt;--&gt; PrivilegedFuncUnit_PrivilegedFuncUnit_cond2
TransactionManager_ConnectTrans_DivUnit &lt;--&gt; ConnectTrans13_ConnectTrans
Connect4_read --&gt; TransactionManager_ConnectTrans_DivUnit
TransactionManager_ConnectTrans_DivUnit &lt;--&gt; DivUnit_DivUnit
LongDivider_accept --&gt; TransactionManager_ConnectTrans_DivUnit
FIFO8_read --&gt; TransactionManager_ConnectTrans_DivUnit
TransactionManager_ConnectTrans_DivUnit --&gt; Connect4_write
TransactionManager_Fetch_Stage2_cond1_Fetch_Stage2 &lt;--&gt; FetchUnit_Fetch_Stage2_cond1
        </div></div>
</div>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="shared-structs/rs.html" class="btn btn-neutral float-left" title="Reservation Station" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="problem-checklist.html" class="btn btn-neutral float-right" title="Problem checklist" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright Ku≈∫nia Rdzeni, 2025.
      <span class="lastupdated">Last updated on 10:54 2025-09-24.
      </span></p>
  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>