# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 5 5 5
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
CPU 7 5 1
CPU 7 7 2
CPU 7 6 3
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 6 3
CPU 9 8 0
CPU 9 9 1
# CONTEXT CPU 2 9
# CONTEXT CPU 3 9
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
CPU 10 11 3
UNBLOCK 11 8
CPU 11 12 0
CPU 11 9 1
CPU 11 10 2
CPU 11 11 3
BLOCK 12 9
BLOCK 12 10
CPU 12 12 0
# CONTEXT CPU 1 12
# CONTEXT CPU 2 12
CPU 12 11 3
BLOCK 13 12
UNBLOCK 13 9
UNBLOCK 13 10
# CONTEXT CPU 0 13
CPU 13 13 1
CPU 13 14 2
CPU 13 11 3
BLOCK 14 14
BLOCK 14 11
UNBLOCK 14 12
CPU 14 0 0
CPU 14 13 1
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 11
UNBLOCK 15 14
CPU 15 0 0
CPU 15 13 1
# CONTEXT CPU 2 15
CPU 15 3 3
BLOCK 16 13
CPU 16 0 0
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
CPU 16 3 3
UNBLOCK 17 13
CPU 17 0 0
# CONTEXT CPU 1 17
CPU 17 1 2
CPU 17 3 3
# CONTEXT CPU 0 18
# CONTEXT CPU 1 18
CPU 18 1 2
# CONTEXT CPU 3 18
CPU 19 4 0
CPU 19 2 1
CPU 19 1 2
# CONTEXT CPU 3 19
BLOCK 20 4
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
CPU 20 1 2
# CONTEXT CPU 3 20
UNBLOCK 21 4
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
CPU 21 1 2
CPU 21 5 3
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
CPU 22 5 3
CPU 23 7 0
CPU 23 6 1
# CONTEXT CPU 2 23
CPU 23 5 3
BLOCK 24 7
BLOCK 24 5
# CONTEXT CPU 0 24
CPU 24 6 1
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 5
UNBLOCK 25 7
# CONTEXT CPU 0 25
CPU 25 6 1
CPU 25 8 2
# CONTEXT CPU 3 25
# CONTEXT CPU 0 26
CPU 26 6 1
CPU 26 8 2
# CONTEXT CPU 3 26
BLOCK 27 6
CPU 27 9 0
# CONTEXT CPU 1 27
CPU 27 8 2
CPU 27 10 3
UNBLOCK 28 6
CPU 28 9 0
# CONTEXT CPU 1 28
CPU 28 8 2
CPU 28 10 3
BLOCK 29 10
CPU 29 9 0
# CONTEXT CPU 1 29
CPU 29 8 2
# CONTEXT CPU 3 29
UNBLOCK 30 10
CPU 30 9 0
CPU 30 12 1
CPU 30 8 2
CPU 30 11 3
BLOCK 31 9
# CONTEXT CPU 0 31
CPU 31 12 1
# CONTEXT CPU 2 31
CPU 31 11 3
BLOCK 32 12
UNBLOCK 32 9
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 11 3
UNBLOCK 33 12
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
CPU 34 14 0
# CONTEXT CPU 1 34
CPU 34 13 2
CPU 34 3 3
BLOCK 35 14
BLOCK 35 13
# CONTEXT CPU 0 35
CPU 35 0 1
# CONTEXT CPU 2 35
CPU 35 3 3
UNBLOCK 36 13
UNBLOCK 36 14
# CONTEXT CPU 0 36
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
CPU 36 3 3
EXIT 37 3 3
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
CPU 38 2 0
# CONTEXT CPU 1 38
CPU 38 4 2
CPU 38 5 3
CPU 39 2 0
CPU 39 1 1
CPU 39 4 2
CPU 39 5 3
EXIT 40 1 1
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 4 2
CPU 40 5 3
EXIT 41 5 3
CPU 41 7 0
CPU 41 6 1
CPU 41 4 2
# CONTEXT CPU 3 41
EXIT 42 6 1
CPU 42 7 0
# CONTEXT CPU 1 42
CPU 42 4 2
CPU 42 10 3
EXIT 43 4 2
CPU 43 7 0
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43 10 3
CPU 44 7 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
CPU 44 10 3
CPU 45 7 0
CPU 45 8 1
# CONTEXT CPU 2 45
CPU 45 10 3
EXIT 46 7 0
BLOCK 46 8
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 9 2
CPU 46 10 3
EXIT 47 10 3
UNBLOCK 47 8
# CONTEXT CPU 0 47
# CONTEXT CPU 1 47
CPU 47 9 2
# CONTEXT CPU 3 47
EXIT 48 9 2
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
# CONTEXT CPU 3 48
CPU 49 12 0
CPU 49 11 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
BLOCK 50 12
BLOCK 50 11
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 50 13 3
BLOCK 51 13
UNBLOCK 51 11
UNBLOCK 51 12
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
CPU 51 14 2
# CONTEXT CPU 3 51
BLOCK 52 14
UNBLOCK 52 13
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
UNBLOCK 53 14
CPU 53 0 0
CPU 53 2 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
EXIT 54 0 0
# CONTEXT CPU 0 54
CPU 54 2 1
# CONTEXT CPU 2 54
CPU 54 8 3
EXIT 55 2 1
EXIT 55 8 3
CPU 55 12 0
# CONTEXT CPU 1 55
CPU 55 11 2
# CONTEXT CPU 3 55
BLOCK 56 12
EXIT 56 11 2
CPU 56 -1 0
# CONTEXT CPU 1 56
CPU 56 -1 2
# CONTEXT CPU 3 56
UNBLOCK 57 12
# CONTEXT CPU 0 57
# CONTEXT CPU 1 57
CPU 57 -1 2
# CONTEXT CPU 3 57
CPU 58 12 0
CPU 58 13 1
CPU 58 -1 2
CPU 58 14 3
BLOCK 59 14
CPU 59 12 0
CPU 59 13 1
CPU 59 -1 2
CPU 59 -1 3
UNBLOCK 60 14
CPU 60 12 0
CPU 60 13 1
# CONTEXT CPU 2 60
CPU 60 -1 3
EXIT 61 12 0
BLOCK 61 13
CPU 61 -1 0
CPU 61 -1 1
# CONTEXT CPU 2 61
CPU 61 -1 3
UNBLOCK 62 13
# CONTEXT CPU 0 62
CPU 62 -1 1
# CONTEXT CPU 2 62
CPU 62 -1 3
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 14 2
CPU 63 -1 3
BLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
UNBLOCK 65 14
CPU 65 13 0
# CONTEXT CPU 1 65
CPU 65 -1 2
CPU 65 -1 3
EXIT 66 13 0
CPU 66 -1 0
# CONTEXT CPU 1 66
CPU 66 -1 2
CPU 66 -1 3
CPU 67 -1 0
# CONTEXT CPU 1 67
CPU 67 -1 2
CPU 67 -1 3
CPU 68 -1 0
CPU 68 14 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
BLOCK 74 14
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
UNBLOCK 75 14
# CONTEXT CPU 0 75
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
CPU 76 14 0
CPU 76 -1 1
CPU 76 -1 2
CPU 76 -1 3
BLOCK 77 14
CPU 77 -1 0
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
UNBLOCK 78 14
# CONTEXT CPU 0 78
CPU 78 -1 1
CPU 78 -1 2
CPU 78 -1 3
CPU 79 14 0
CPU 79 -1 1
CPU 79 -1 2
CPU 79 -1 3
EXIT 80 14 0
CPU 80 -1 0
CPU 80 -1 1
CPU 80 -1 2
CPU 80 -1 3
