`timescale 1 ps / 1 ps
module and_32_tb();

	reg [31:0] A;
	reg [31:0] B;
	wire [31:0] R;

	reg clk;

	and_32 and_32_inst(R, A, B);
	
	always
		begin 
			#1 clk = ~clk;
		end
		
	initial 
		begin 
			A = 32'b00000000000000000000000000000000;
			B = 32'b01100110011001100110011001100110;
	
		#5 A = 32'b00001111000011110000111100000000;
			B = 32'b01100110111101100110011001100110;
			
		#5 A = 32'b11111111111111000000000000000000;
			B = 32'b01100110111101100110011001100110;
			
		#5 A = 32'b11111111111111111111111111111111;
			B = 32'b01100110111101100110011001100110;
			
		end
	
endmodule
