Analysis & Synthesis report for test4
Sat Nov 19 10:24:35 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1
 15. Parameter Settings for User Entity Instance: ALU:insANDt|8bit_mul:inst3|74283:inst10
 16. Parameter Settings for User Entity Instance: ALU:insANDt|8bit_mul:inst3|74283:inst283
 17. Parameter Settings for User Entity Instance: ram:inst34|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. In-System Memory Content Editor Settings
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 19 10:24:35 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; test4                                            ;
; Top-level Entity Name              ; test4                                            ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 439                                              ;
;     Total combinational functions  ; 385                                              ;
;     Dedicated logic registers      ; 154                                              ;
; Total registers                    ; 154                                              ;
; Total pins                         ; 57                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048                                            ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; test4              ; test4              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+---------+
; test4.bdf                        ; yes             ; User Block Diagram/Schematic File        ; D:/T4/T4/test4.bdf                                                      ;         ;
; ram.vhd                          ; yes             ; User Wizard-Generated File               ; D:/T4/T4/ram.vhd                                                        ;         ;
; date.mif                         ; yes             ; User Memory Initialization File          ; D:/T4/T4/date.mif                                                       ;         ;
; 74374.bdf                        ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf           ;         ;
; alu.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/alu.bdf                                                        ;         ;
; 74181.bdf                        ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74181.bdf           ;         ;
; 8bit_mul.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/8bit_mul.bdf                                                   ;         ;
; 74285.bdf                        ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74285.bdf           ;         ;
; 74283.tdf                        ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf           ;         ;
; aglobal.inc                      ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal.inc           ;         ;
; f74283.bdf                       ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74283.bdf          ;         ;
; 74284.bdf                        ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74284.bdf           ;         ;
; shifter.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/shifter.bdf                                                    ;         ;
; 74182.bdf                        ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74182.bdf           ;         ;
; mux.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/mux.bdf                                                        ;         ;
; ma.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/ma.bdf                                                         ;         ;
; jiepai.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/jiepai.bdf                                                     ;         ;
; 2_4decoder.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/2_4decoder.bdf                                                 ;         ;
; mod4conter.bdf                   ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/mod4conter.bdf                                                 ;         ;
; start_end.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/start_end.bdf                                                  ;         ;
; g.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/g.bdf                                                          ;         ;
; 4_16decoder.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/4_16decoder.bdf                                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_dtj1.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/T4/T4/db/altsyncram_dtj1.tdf                                         ;         ;
; db/altsyncram_b6a2.tdf           ; yes             ; Auto-Generated Megafunction              ; D:/T4/T4/db/altsyncram_b6a2.tdf                                         ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; wr.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/wr.bdf                                                         ;         ;
; rd.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/rd.bdf                                                         ;         ;
; 74273.bdf                        ; yes             ; Megafunction                             ; d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74273.bdf           ;         ;
; cpmar.bdf                        ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/cpmar.bdf                                                      ;         ;
; cpr0.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/cpr0.bdf                                                       ;         ;
; ra.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/ra.bdf                                                         ;         ;
; pb.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/pb.bdf                                                         ;         ;
; pc.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/pc.bdf                                                         ;         ;
; cppc.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/cppc.bdf                                                       ;         ;
; cpr1.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/cpr1.bdf                                                       ;         ;
; rb.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/rb.bdf                                                         ;         ;
; cn.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/cn.bdf                                                         ;         ;
; m.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/m.bdf                                                          ;         ;
; s0.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s0.bdf                                                         ;         ;
; s1.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s1.bdf                                                         ;         ;
; s2.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s2.bdf                                                         ;         ;
; s3.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s3.bdf                                                         ;         ;
; s4.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s4.bdf                                                         ;         ;
; s5.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s5.bdf                                                         ;         ;
; s6.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s6.bdf                                                         ;         ;
; s7.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/s7.bdf                                                         ;         ;
; cpir.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; D:/T4/T4/cpir.bdf                                                       ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                   ; d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd      ;         ;
+----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 439                      ;
;                                             ;                          ;
; Total combinational functions               ; 385                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 239                      ;
;     -- 3 input functions                    ; 74                       ;
;     -- <=2 input functions                  ; 72                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 366                      ;
;     -- arithmetic mode                      ; 19                       ;
;                                             ;                          ;
; Total registers                             ; 154                      ;
;     -- Dedicated logic registers            ; 154                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 57                       ;
; Total memory bits                           ; 2048                     ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 146                      ;
; Total fan-out                               ; 2094                     ;
; Average fan-out                             ; 3.13                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test4                                                              ; 385 (11)          ; 154 (0)      ; 2048        ; 0            ; 0       ; 0         ; 57   ; 0            ; |test4                                                                                                                                                        ; work         ;
;    |74273:MAR|                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|74273:MAR                                                                                                                                              ; work         ;
;    |74374:IR|                                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|74374:IR                                                                                                                                               ; work         ;
;    |74374:R0|                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|74374:R0                                                                                                                                               ; work         ;
;    |74374:R1|                                                       ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|74374:R1                                                                                                                                               ; work         ;
;    |ALU:insANDt|                                                    ; 139 (20)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt                                                                                                                                            ; work         ;
;       |74181:inst1|                                                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|74181:inst1                                                                                                                                ; work         ;
;       |74181:inst|                                                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|74181:inst                                                                                                                                 ; work         ;
;       |74182:inst2|                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|74182:inst2                                                                                                                                ; work         ;
;       |8bit_mul:inst3|                                              ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3                                                                                                                             ; work         ;
;          |74283:inst10|                                             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst10                                                                                                                ; work         ;
;             |f74283:sub|                                            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub                                                                                                     ; work         ;
;          |74283:inst283|                                            ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst283                                                                                                               ; work         ;
;             |f74283:sub|                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74283:inst283|f74283:sub                                                                                                    ; work         ;
;          |74284:inst|                                               ; 42 (42)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74284:inst                                                                                                                  ; work         ;
;          |74285:inst4|                                              ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74285:inst4                                                                                                                 ; work         ;
;          |74285:inst5|                                              ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74285:inst5                                                                                                                 ; work         ;
;          |74285:inst6|                                              ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ALU:insANDt|8bit_mul:inst3|74285:inst6                                                                                                                 ; work         ;
;    |CN:inst24|                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|CN:inst24                                                                                                                                              ; work         ;
;    |CPMAR:inst15|                                                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|CPMAR:inst15                                                                                                                                           ; work         ;
;    |G:inst18|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|G:inst18                                                                                                                                               ; work         ;
;    |M:inst19|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|M:inst19                                                                                                                                               ; work         ;
;    |MUX:MUX_A|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|MUX:MUX_A                                                                                                                                              ; work         ;
;    |MUX:MUX_B|                                                      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|MUX:MUX_B                                                                                                                                              ; work         ;
;    |PB:inst9|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|PB:inst9                                                                                                                                               ; work         ;
;    |PC:insmct|                                                      ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|PC:insmct                                                                                                                                              ; work         ;
;    |RA:inst6|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|RA:inst6                                                                                                                                               ; work         ;
;    |RB:inst10|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|RB:inst10                                                                                                                                              ; work         ;
;    |RD:inst16|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|RD:inst16                                                                                                                                              ; work         ;
;    |S0:inst23|                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|S0:inst23                                                                                                                                              ; work         ;
;    |S1:inst22|                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|S1:inst22                                                                                                                                              ; work         ;
;    |S2:inst21|                                                      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|S2:inst21                                                                                                                                              ; work         ;
;    |S3:inst20|                                                      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|S3:inst20                                                                                                                                              ; work         ;
;    |S4:inst28|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|S4:inst28                                                                                                                                              ; work         ;
;    |S5:inst27|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|S5:inst27                                                                                                                                              ; work         ;
;    |S7:inst25|                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|S7:inst25                                                                                                                                              ; work         ;
;    |WR:inst17|                                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|WR:inst17                                                                                                                                              ; work         ;
;    |jiepai:inst2|                                                   ; 7 (1)             ; 3 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|jiepai:inst2                                                                                                                                           ; work         ;
;       |2_4decoder:inst|                                             ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|jiepai:inst2|2_4decoder:inst                                                                                                                           ; work         ;
;       |mod4conter:inst1|                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|jiepai:inst2|mod4conter:inst1                                                                                                                          ; work         ;
;    |ram:inst34|                                                     ; 56 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ram:inst34                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 56 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ram:inst34|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_dtj1:auto_generated|                           ; 56 (0)            ; 34 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated                                                                              ; work         ;
;             |altsyncram_b6a2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1                                                  ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 56 (34)           ; 34 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |sld_hub:auto_hub|                                               ; 114 (1)           ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|sld_hub:auto_hub                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 113 (76)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                ; work         ;
;    |start_end:inst3|                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test4|start_end:inst3                                                                                                                                        ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; date.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+----------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-------------------+------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |test4|ram:inst34 ; D:/T4/T4/ram.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                              ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 154   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 65    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 83    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 3                                       ;         ;
+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |test4|ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |test4|ALU:insANDt|inst58                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |test4|ALU:insANDt|inst55                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                       ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |test4|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:insANDt|8bit_mul:inst3|74283:inst10 ;
+------------------------+--------------+----------------------------------------------+
; Parameter Name         ; Value        ; Type                                         ;
+------------------------+--------------+----------------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                               ;
+------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:insANDt|8bit_mul:inst3|74283:inst283 ;
+------------------------+--------------+-----------------------------------------------+
; Parameter Name         ; Value        ; Type                                          ;
+------------------------+--------------+-----------------------------------------------+
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                ;
+------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:inst34|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; date.mif             ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_dtj1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; ram:inst34|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; ram         ; 8     ; 256   ; Read/Write ; ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Nov 19 10:24:32 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test4 -c test4
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file test4.bdf
    Info (12023): Found entity 1: test4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN
    Info (12023): Found entity 1: ram
Info (12127): Elaborating entity "test4" for the top level hierarchy
Warning (275011): Block or symbol "jiepai" of instance "inst2" overlaps another block or symbol
Warning (275080): Converted elements in bus name "w" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "w[3..0]" to "w3..0"
Info (12128): Elaborating entity "74374" for hierarchy "74374:IR"
Info (12130): Elaborated megafunction instantiation "74374:IR"
Warning (12125): Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ALU
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:insANDt"
Info (12128): Elaborating entity "74181" for hierarchy "ALU:insANDt|74181:inst1"
Info (12130): Elaborated megafunction instantiation "ALU:insANDt|74181:inst1"
Warning (12125): Using design file 8bit_mul.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 8bit_mul
Info (12128): Elaborating entity "8bit_mul" for hierarchy "ALU:insANDt|8bit_mul:inst3"
Info (12128): Elaborating entity "74285" for hierarchy "ALU:insANDt|8bit_mul:inst3|74285:inst4"
Info (12130): Elaborated megafunction instantiation "ALU:insANDt|8bit_mul:inst3|74285:inst4"
Info (12128): Elaborating entity "74283" for hierarchy "ALU:insANDt|8bit_mul:inst3|74283:inst10"
Info (12130): Elaborated megafunction instantiation "ALU:insANDt|8bit_mul:inst3|74283:inst10"
Info (12128): Elaborating entity "f74283" for hierarchy "ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub"
Info (12131): Elaborated megafunction instantiation "ALU:insANDt|8bit_mul:inst3|74283:inst10|f74283:sub", which is child of megafunction instantiation "ALU:insANDt|8bit_mul:inst3|74283:inst10"
Info (12128): Elaborating entity "74283" for hierarchy "ALU:insANDt|8bit_mul:inst3|74283:inst283"
Info (12130): Elaborated megafunction instantiation "ALU:insANDt|8bit_mul:inst3|74283:inst283"
Info (12128): Elaborating entity "74284" for hierarchy "ALU:insANDt|8bit_mul:inst3|74284:inst"
Info (12130): Elaborated megafunction instantiation "ALU:insANDt|8bit_mul:inst3|74284:inst"
Warning (12125): Using design file shifter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: shifter
Info (12128): Elaborating entity "shifter" for hierarchy "ALU:insANDt|shifter:inst4"
Info (12128): Elaborating entity "74182" for hierarchy "ALU:insANDt|74182:inst2"
Info (12130): Elaborated megafunction instantiation "ALU:insANDt|74182:inst2"
Warning (12090): Entity "MUX" obtained from "mux.bdf" instead of from Quartus II megafunction library
Warning (12125): Using design file mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX
Info (12128): Elaborating entity "MUX" for hierarchy "MUX:MUX_A"
Warning (12125): Using design file ma.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MA
Info (12128): Elaborating entity "MA" for hierarchy "MA:inst4"
Warning (12125): Using design file jiepai.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: jiepai
Info (12128): Elaborating entity "jiepai" for hierarchy "jiepai:inst2"
Warning (12125): Using design file 2_4decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 2_4decoder
Info (12128): Elaborating entity "2_4decoder" for hierarchy "jiepai:inst2|2_4decoder:inst"
Warning (12125): Using design file mod4conter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mod4conter
Info (12128): Elaborating entity "mod4conter" for hierarchy "jiepai:inst2|mod4conter:inst1"
Warning (12125): Using design file start_end.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: start_end
Info (12128): Elaborating entity "start_end" for hierarchy "start_end:inst3"
Warning (12125): Using design file g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: G
Info (12128): Elaborating entity "G" for hierarchy "G:inst18"
Warning (12125): Using design file 4_16decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: 4_16decoder
Info (12128): Elaborating entity "4_16decoder" for hierarchy "4_16decoder:inst36"
Info (12128): Elaborating entity "ram" for hierarchy "ram:inst34"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:inst34|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:inst34|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:inst34|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "date.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtj1.tdf
    Info (12023): Found entity 1: altsyncram_dtj1
Info (12128): Elaborating entity "altsyncram_dtj1" for hierarchy "ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b6a2.tdf
    Info (12023): Found entity 1: altsyncram_b6a2
Info (12128): Elaborating entity "altsyncram_b6a2" for hierarchy "ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|altsyncram_b6a2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:inst34|altsyncram:altsyncram_component|altsyncram_dtj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Warning (12125): Using design file wr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: WR
Info (12128): Elaborating entity "WR" for hierarchy "WR:inst17"
Warning (12125): Using design file rd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RD
Info (12128): Elaborating entity "RD" for hierarchy "RD:inst16"
Info (12128): Elaborating entity "74273" for hierarchy "74273:MAR"
Info (12130): Elaborated megafunction instantiation "74273:MAR"
Warning (12125): Using design file cpmar.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CPMAR
Info (12128): Elaborating entity "CPMAR" for hierarchy "CPMAR:inst15"
Warning (12125): Using design file cpr0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CPR0
Info (12128): Elaborating entity "CPR0" for hierarchy "CPR0:inst11"
Warning (12125): Using design file ra.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RA
Info (12128): Elaborating entity "RA" for hierarchy "RA:inst6"
Warning (12125): Using design file pb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PB
Info (12128): Elaborating entity "PB" for hierarchy "PB:inst9"
Warning (12125): Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC
Info (12128): Elaborating entity "PC" for hierarchy "PC:insmct"
Warning (12125): Using design file cppc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CPPC
Info (12128): Elaborating entity "CPPC" for hierarchy "CPPC:inst13"
Warning (12125): Using design file cpr1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CPR1
Info (12128): Elaborating entity "CPR1" for hierarchy "CPR1:inst12"
Warning (12125): Using design file rb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: RB
Info (12128): Elaborating entity "RB" for hierarchy "RB:inst10"
Warning (12125): Using design file cn.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CN
Info (12128): Elaborating entity "CN" for hierarchy "CN:inst24"
Warning (12125): Using design file m.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: M
Info (12128): Elaborating entity "M" for hierarchy "M:inst19"
Warning (275011): Block or symbol "NOT" of instance "inst6" overlaps another block or symbol
Warning (12125): Using design file s0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S0
Info (12128): Elaborating entity "S0" for hierarchy "S0:inst23"
Warning (12125): Using design file s1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S1
Info (12128): Elaborating entity "S1" for hierarchy "S1:inst22"
Warning (12125): Using design file s2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S2
Info (12128): Elaborating entity "S2" for hierarchy "S2:inst21"
Warning (12125): Using design file s3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S3
Info (12128): Elaborating entity "S3" for hierarchy "S3:inst20"
Warning (12125): Using design file s4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S4
Info (12128): Elaborating entity "S4" for hierarchy "S4:inst28"
Warning (12125): Using design file s5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S5
Info (12128): Elaborating entity "S5" for hierarchy "S5:inst27"
Warning (12125): Using design file s6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S6
Info (12128): Elaborating entity "S6" for hierarchy "S6:inst29"
Warning (12125): Using design file s7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: S7
Info (12128): Elaborating entity "S7" for hierarchy "S7:inst25"
Warning (12125): Using design file cpir.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CPIR
Info (12128): Elaborating entity "CPIR" for hierarchy "CPIR:inst14"
Info (13014): Ignored 72 buffer(s)
    Info (13015): Ignored 8 CARRY buffer(s)
    Info (13019): Ignored 64 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "74374:R1|47" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R1|46" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R1|45" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R1|44" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R1|43" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R1|42" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R1|41" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R1|40" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|47" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|46" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|45" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|44" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|43" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|42" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|41" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74374:R0|40" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer CPMAR:inst15|inst~synth
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer RD:inst16|inst2~synth
    Warning (19017): Found clock multiplexer RA:inst6|inst4~synth
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|44" to the node "w0" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|44" to the node "op[0]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|45" to the node "w1" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|45" to the node "op[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|46" to the node "w2" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|46" to the node "op[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|47" to the node "w3" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "74374:IR|47" to the node "op[3]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "74374:IR|44" to the node "4_16decoder:inst36|inst" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74374:IR|45" to the node "4_16decoder:inst36|inst" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74374:IR|46" to the node "4_16decoder:inst36|inst" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74374:IR|47" to the node "RA:inst6|inst4" into an OR gate
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 520 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 450 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 501 megabytes
    Info: Processing ended: Sat Nov 19 10:24:35 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


