// Seed: 1163423809
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output reg id_1;
  tri1 id_3;
  generate
    for (id_4 = id_3; -1'b0; id_4 = id_4) begin : LABEL_0
      wire id_5;
    end
  endgenerate
  always @(posedge -1) begin : LABEL_1
    id_1 = -1;
    {-1, -1} <= 1;
  end
  assign id_3 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout reg id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  output wire id_2;
  output wire id_1;
  wire id_7;
  always @(1 or posedge id_7) begin : LABEL_0
    id_6 <= 1;
  end
endmodule
