

================================================================
== Vivado HLS Report for 'acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit'
================================================================
* Date:           Mon May 13 02:31:05 2019

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        soc_proj_hls_deneme_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  605|  605|  605|  605|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  584|  584|         2|          -|          -|   292|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    180|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    109|
|Register         |        -|      -|     162|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     162|    289|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |j_1_fu_466_p2          |     +    |      0|  0|   9|           9|           1|
    |tmp_1_i_fu_450_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_1_i_i_fu_438_p2    |    and   |      0|  0|   8|           8|           8|
    |tmp_1_i_i_i_fu_399_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp_2_i_fu_455_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_2_i_i_fu_444_p2    |    and   |      0|  0|   8|           8|           8|
    |tmp_2_i_i_i_fu_404_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp_5_i_i_i_fu_346_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp_i9_i_i_fu_337_p2   |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_460_p2     |   icmp   |      0|  0|   9|           9|           9|
    |grp_fu_272_p2          |    xor   |      0|  0|   8|           8|           8|
    |tmp10_fu_477_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp11_fu_486_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp12_fu_482_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp13_fu_492_p2        |    xor   |      0|  0|   1|           1|           1|
    |tmp14_fu_501_p2        |    xor   |      0|  0|   1|           1|           1|
    |tmp15_fu_496_p2        |    xor   |      0|  0|   2|           1|           2|
    |tmp2_fu_291_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp3_fu_311_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp4_fu_317_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp6_fu_373_p2         |    xor   |      0|  0|   8|           8|           8|
    |tmp7_fu_416_p2         |    xor   |      0|  0|   1|           1|           1|
    |tmp8_fu_410_p2         |    xor   |      0|  0|   1|           1|           1|
    |tmp9_fu_421_p2         |    xor   |      0|  0|   1|           1|           1|
    |tmp_3_fu_323_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_4_fu_511_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_4_i_i_i_fu_341_p2  |    xor   |      0|  0|   2|           1|           2|
    |tmp_5_fu_358_p2        |    xor   |      0|  0|   8|           8|           8|
    |tmp_fu_352_p2          |    xor   |      0|  0|   1|           1|           1|
    |tmp_i_i_2_fu_432_p2    |    xor   |      0|  0|   8|           8|           8|
    |tmp_i_i_fu_426_p2      |    xor   |      0|  0|   1|           1|           1|
    |tmp_i_i_i_fu_393_p2    |    xor   |      0|  0|   1|           1|           1|
    |tmp_s_fu_286_p2        |    xor   |      0|  0|   8|           8|           8|
    |x_assign_1_fu_297_p2   |    xor   |      0|  0|   8|           8|           8|
    |y_assign_fu_379_p2     |    xor   |      0|  0|   8|           8|           8|
    |z_assign_fu_364_p2     |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 180|         178|         172|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  21|         24|    1|         24|
    |j_reg_243       |   9|          2|    9|         18|
    |state_address0  |  63|         25|    9|        225|
    |state_d0        |  16|          9|    8|         72|
    +----------------+----+-----------+-----+-----------+
    |Total           | 109|         60|   27|        339|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  23|   0|   23|          0|
    |j_1_reg_703            |   9|   0|    9|          0|
    |j_reg_243              |   9|   0|    9|          0|
    |reg_256                |   8|   0|    8|          0|
    |reg_260                |   8|   0|    8|          0|
    |reg_264                |   8|   0|    8|          0|
    |reg_268                |   8|   0|    8|          0|
    |state_addr_11_reg_624  |   0|   0|    9|          9|
    |state_addr_2_reg_533   |   0|   0|    9|          9|
    |state_addr_3_reg_538   |   0|   0|    9|          9|
    |state_addr_5_reg_558   |   0|   0|    9|          9|
    |state_addr_7_reg_584   |   0|   0|    9|          9|
    |state_addr_9_reg_599   |   0|   0|    9|          9|
    |tmp1_reg_543           |   8|   0|    8|          0|
    |tmp3_reg_604           |   8|   0|    8|          0|
    |tmp_1_i_i_reg_675      |   8|   0|    8|          0|
    |tmp_1_i_reg_690        |   1|   0|    1|          0|
    |tmp_24_reg_528         |   1|   0|    1|          0|
    |tmp_25_reg_553         |   1|   0|    1|          0|
    |tmp_26_reg_573         |   1|   0|    1|          0|
    |tmp_28_reg_594         |   1|   0|    1|          0|
    |tmp_29_reg_614         |   1|   0|    1|          0|
    |tmp_2_i_i_reg_680      |   8|   0|    8|          0|
    |tmp_2_i_reg_695        |   1|   0|    1|          0|
    |tmp_3_reg_609          |   8|   0|    8|          0|
    |tmp_5_reg_634          |   8|   0|    8|          0|
    |tmp_i_i_reg_665        |   1|   0|    1|          0|
    |tmp_reg_629            |   1|   0|    1|          0|
    |tmp_s_reg_563          |   8|   0|    8|          0|
    |x_assign_1_reg_568     |   8|   0|    8|          0|
    |y_assign_reg_660       |   8|   0|    8|          0|
    |z_assign_reg_655       |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 162|   0|  216|         54|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit | return value |
|ap_start        |  in |    1| ap_ctrl_hs | acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit | return value |
|ap_done         | out |    1| ap_ctrl_hs | acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit | return value |
|ap_idle         | out |    1| ap_ctrl_hs | acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit | return value |
|ap_ready        | out |    1| ap_ctrl_hs | acorn128_enc_onebyte_Encrypt_StateUpdate128_1bit | return value |
|state_address0  | out |    9|  ap_memory |                       state                      |     array    |
|state_ce0       | out |    1|  ap_memory |                       state                      |     array    |
|state_we0       | out |    1|  ap_memory |                       state                      |     array    |
|state_d0        | out |    8|  ap_memory |                       state                      |     array    |
|state_q0        |  in |    8|  ap_memory |                       state                      |     array    |
|plaintextbit    |  in |    1|   ap_none  |                   plaintextbit                   |    scalar    |
|ca              |  in |    1|   ap_none  |                        ca                        |    scalar    |
|cb              |  in |    1|   ap_none  |                        cb                        |    scalar    |
+----------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / (!exitcond)
23 --> 
	22  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: state_addr_1 [1/1] 0.00ns
:5  %state_addr_1 = getelementptr [293 x i8]* %state, i64 0, i64 235

ST_1: state_load [2/2] 2.39ns
:6  %state_load = load i8* %state_addr_1, align 1


 <State 2>: 2.39ns
ST_2: state_load [1/2] 2.39ns
:6  %state_load = load i8* %state_addr_1, align 1

ST_2: tmp_24 [1/1] 0.00ns
:7  %tmp_24 = trunc i8 %state_load to i1

ST_2: state_addr_2 [1/1] 0.00ns
:8  %state_addr_2 = getelementptr [293 x i8]* %state, i64 0, i64 230

ST_2: state_load_1 [2/2] 2.39ns
:9  %state_load_1 = load i8* %state_addr_2, align 1


 <State 3>: 2.39ns
ST_3: state_load_1 [1/2] 2.39ns
:9  %state_load_1 = load i8* %state_addr_2, align 1

ST_3: state_addr_3 [1/1] 0.00ns
:10  %state_addr_3 = getelementptr [293 x i8]* %state, i64 0, i64 289

ST_3: state_load_2 [2/2] 2.39ns
:11  %state_load_2 = load i8* %state_addr_3, align 1


 <State 4>: 3.76ns
ST_4: state_load_2 [1/2] 2.39ns
:11  %state_load_2 = load i8* %state_addr_3, align 1

ST_4: tmp1 [1/1] 1.37ns
:12  %tmp1 = xor i8 %state_load, %state_load_2

ST_4: state_addr_4 [1/1] 0.00ns
:15  %state_addr_4 = getelementptr [293 x i8]* %state, i64 0, i64 196

ST_4: state_load_3 [2/2] 2.39ns
:16  %state_load_3 = load i8* %state_addr_4, align 1


 <State 5>: 2.39ns
ST_5: state_load_3 [1/2] 2.39ns
:16  %state_load_3 = load i8* %state_addr_4, align 1

ST_5: tmp_25 [1/1] 0.00ns
:17  %tmp_25 = trunc i8 %state_load_3 to i1

ST_5: state_addr_5 [1/1] 0.00ns
:18  %state_addr_5 = getelementptr [293 x i8]* %state, i64 0, i64 193

ST_5: state_load_4 [2/2] 2.39ns
:19  %state_load_4 = load i8* %state_addr_5, align 1


 <State 6>: 5.13ns
ST_6: tmp_s [1/1] 1.37ns
:13  %tmp_s = xor i8 %tmp1, %state_load_1

ST_6: state_load_4 [1/2] 2.39ns
:19  %state_load_4 = load i8* %state_addr_5, align 1

ST_6: tmp2 [1/1] 1.37ns
:20  %tmp2 = xor i8 %state_load_1, %state_load_4

ST_6: x_assign_1 [1/1] 1.37ns
:21  %x_assign_1 = xor i8 %tmp2, %state_load_3

ST_6: tmp_26 [1/1] 0.00ns
:22  %tmp_26 = trunc i8 %x_assign_1 to i1

ST_6: state_addr_6 [1/1] 0.00ns
:24  %state_addr_6 = getelementptr [293 x i8]* %state, i64 0, i64 160

ST_6: state_load_5 [2/2] 2.39ns
:25  %state_load_5 = load i8* %state_addr_6, align 1


 <State 7>: 2.39ns
ST_7: state_load_5 [1/2] 2.39ns
:25  %state_load_5 = load i8* %state_addr_6, align 1

ST_7: state_addr_7 [1/1] 0.00ns
:26  %state_addr_7 = getelementptr [293 x i8]* %state, i64 0, i64 154

ST_7: state_load_6 [2/2] 2.39ns
:27  %state_load_6 = load i8* %state_addr_7, align 1


 <State 8>: 2.39ns
ST_8: state_load_6 [1/2] 2.39ns
:27  %state_load_6 = load i8* %state_addr_7, align 1

ST_8: state_addr_8 [1/1] 0.00ns
:32  %state_addr_8 = getelementptr [293 x i8]* %state, i64 0, i64 111

ST_8: state_load_7 [2/2] 2.39ns
:33  %state_load_7 = load i8* %state_addr_8, align 1


 <State 9>: 2.39ns
ST_9: state_load_7 [1/2] 2.39ns
:33  %state_load_7 = load i8* %state_addr_8, align 1

ST_9: tmp_28 [1/1] 0.00ns
:34  %tmp_28 = trunc i8 %state_load_7 to i1

ST_9: state_addr_9 [1/1] 0.00ns
:35  %state_addr_9 = getelementptr [293 x i8]* %state, i64 0, i64 107

ST_9: state_load_8 [2/2] 2.39ns
:36  %state_load_8 = load i8* %state_addr_9, align 1


 <State 10>: 5.13ns
ST_10: tmp3 [1/1] 1.37ns
:28  %tmp3 = xor i8 %state_load_4, %state_load_6

ST_10: state_load_8 [1/2] 2.39ns
:36  %state_load_8 = load i8* %state_addr_9, align 1

ST_10: tmp4 [1/1] 1.37ns
:37  %tmp4 = xor i8 %state_load_6, %state_load_8

ST_10: tmp_3 [1/1] 1.37ns
:38  %tmp_3 = xor i8 %tmp4, %state_load_7

ST_10: tmp_29 [1/1] 0.00ns
:39  %tmp_29 = trunc i8 %tmp_3 to i1

ST_10: state_addr_10 [1/1] 0.00ns
:41  %state_addr_10 = getelementptr [293 x i8]* %state, i64 0, i64 66

ST_10: state_load_9 [2/2] 2.39ns
:42  %state_load_9 = load i8* %state_addr_10, align 1


 <State 11>: 5.13ns
ST_11: state_load_9 [1/2] 2.39ns
:42  %state_load_9 = load i8* %state_addr_10, align 1

ST_11: tmp_30 [1/1] 0.00ns
:43  %tmp_30 = trunc i8 %state_load_9 to i1

ST_11: state_addr_11 [1/1] 0.00ns
:44  %state_addr_11 = getelementptr [293 x i8]* %state, i64 0, i64 61

ST_11: state_load_10 [2/2] 2.39ns
:45  %state_load_10 = load i8* %state_addr_11, align 1

ST_11: tmp_i9_i_i [1/1] 1.37ns
:62  %tmp_i9_i_i = and i1 %tmp_28, %tmp_26

ST_11: tmp_4_i_i_i [1/1] 1.37ns
:63  %tmp_4_i_i_i = xor i1 %tmp_26, true

ST_11: tmp_5_i_i_i [1/1] 1.37ns
:64  %tmp_5_i_i_i = and i1 %tmp_30, %tmp_4_i_i_i

ST_11: tmp [1/1] 1.37ns
:67  %tmp = xor i1 %tmp_i9_i_i, %tmp_5_i_i_i


 <State 12>: 5.13ns
ST_12: state_load_10 [1/2] 2.39ns
:45  %state_load_10 = load i8* %state_addr_11, align 1

ST_12: tmp5 [1/1] 1.37ns
:46  %tmp5 = xor i8 %state_load_8, %state_load_10

ST_12: tmp_5 [1/1] 1.37ns
:47  %tmp_5 = xor i8 %tmp5, %state_load_9

ST_12: state_addr_12 [1/1] 0.00ns
:49  %state_addr_12 = getelementptr [293 x i8]* %state, i64 0, i64 23

ST_12: state_load_11 [2/2] 2.39ns
:50  %state_load_11 = load i8* %state_addr_12, align 1


 <State 13>: 2.39ns
ST_13: state_addr [1/1] 0.00ns
:4  %state_addr = getelementptr [293 x i8]* %state, i64 0, i64 0

ST_13: state_load_11 [1/2] 2.39ns
:50  %state_load_11 = load i8* %state_addr_12, align 1

ST_13: state_load_12 [2/2] 2.39ns
:51  %state_load_12 = load i8* %state_addr, align 1


 <State 14>: 2.39ns
ST_14: state_load_12 [1/2] 2.39ns
:51  %state_load_12 = load i8* %state_addr, align 1

ST_14: state_addr_16 [1/1] 0.00ns
:56  %state_addr_16 = getelementptr [293 x i8]* %state, i64 0, i64 12

ST_14: state_load_14 [2/2] 2.39ns
:57  %state_load_14 = load i8* %state_addr_16, align 1


 <State 15>: 8.22ns
ST_15: z_assign [1/1] 1.37ns
:29  %z_assign = xor i8 %tmp3, %state_load_5

ST_15: tmp_27 [1/1] 0.00ns
:30  %tmp_27 = trunc i8 %z_assign to i1

ST_15: tmp6 [1/1] 1.37ns
:52  %tmp6 = xor i8 %state_load_10, %state_load_12

ST_15: y_assign [1/1] 1.37ns
:53  %y_assign = xor i8 %tmp6, %state_load_11

ST_15: tmp_31 [1/1] 0.00ns
:54  %tmp_31 = trunc i8 %y_assign to i1

ST_15: state_load_14 [1/2] 2.39ns
:57  %state_load_14 = load i8* %state_addr_16, align 1

ST_15: tmp_32 [1/1] 0.00ns
:58  %tmp_32 = trunc i8 %state_load_14 to i1

ST_15: tmp_i_i_i [1/1] 1.37ns
:59  %tmp_i_i_i = xor i1 %tmp_27, %tmp_31

ST_15: tmp_1_i_i_i [1/1] 1.37ns
:60  %tmp_1_i_i_i = and i1 %tmp_i_i_i, %tmp_24

ST_15: tmp_2_i_i_i [1/1] 1.37ns
:61  %tmp_2_i_i_i = and i1 %tmp_27, %tmp_31

ST_15: tmp8 [1/1] 1.37ns
:65  %tmp8 = xor i1 %tmp_32, %tmp_2_i_i_i

ST_15: tmp7 [1/1] 1.37ns
:66  %tmp7 = xor i1 %tmp8, %tmp_29

ST_15: tmp9 [1/1] 1.37ns
:68  %tmp9 = xor i1 %tmp, %tmp_1_i_i_i

ST_15: tmp_i_i [1/1] 1.37ns
:69  %tmp_i_i = xor i1 %tmp9, %tmp7

ST_15: state_addr_17 [1/1] 0.00ns
:70  %state_addr_17 = getelementptr [293 x i8]* %state, i64 0, i64 244

ST_15: state_load_15 [2/2] 2.39ns
:71  %state_load_15 = load i8* %state_addr_17, align 1


 <State 16>: 3.76ns
ST_16: stg_100 [1/1] 2.39ns
:14  store i8 %tmp_s, i8* %state_addr_3, align 1

ST_16: state_load_15 [1/2] 2.39ns
:71  %state_load_15 = load i8* %state_addr_17, align 1

ST_16: tmp_i_i_2 [1/1] 1.37ns
:72  %tmp_i_i_2 = xor i8 %state_load_5, %state_load_11

ST_16: tmp_1_i_i [1/1] 1.37ns
:73  %tmp_1_i_i = and i8 %tmp_i_i_2, %state_load_15

ST_16: tmp_2_i_i [1/1] 1.37ns
:74  %tmp_2_i_i = and i8 %state_load_5, %state_load_11


 <State 17>: 2.39ns
ST_17: stg_105 [1/1] 2.39ns
:23  store i8 %x_assign_1, i8* %state_addr_2, align 1


 <State 18>: 2.39ns
ST_18: stg_106 [1/1] 2.39ns
:31  store i8 %z_assign, i8* %state_addr_5, align 1


 <State 19>: 2.39ns
ST_19: stg_107 [1/1] 2.39ns
:40  store i8 %tmp_3, i8* %state_addr_7, align 1


 <State 20>: 2.39ns
ST_20: stg_108 [1/1] 2.39ns
:48  store i8 %tmp_5, i8* %state_addr_9, align 1


 <State 21>: 2.65ns
ST_21: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([293 x i8]* %state, [1 x i8]* @str4, [7 x i8]* @str3, [1 x i8]* @str4, i32 -1, [1 x i8]* @str4, [1 x i8]* @str4, [1 x i8]* @str4)

ST_21: cb_read [1/1] 1.28ns
:1  %cb_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %cb)

ST_21: ca_read [1/1] 1.28ns
:2  %ca_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %ca)

ST_21: plaintextbit_read [1/1] 1.28ns
:3  %plaintextbit_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %plaintextbit)

ST_21: stg_113 [1/1] 2.39ns
:55  store i8 %y_assign, i8* %state_addr_11, align 1

ST_21: tmp_1_i [1/1] 1.37ns
:75  %tmp_1_i = and i1 %tmp_25, %ca_read

ST_21: tmp_2_i [1/1] 1.37ns
:76  %tmp_2_i = and i1 %tmp_i_i, %cb_read

ST_21: stg_116 [1/1] 1.57ns
:77  br label %1


 <State 22>: 6.50ns
ST_22: j [1/1] 0.00ns
:0  %j = phi i9 [ 0, %0 ], [ %j_1, %2 ]

ST_22: exitcond [1/1] 2.03ns
:1  %exitcond = icmp eq i9 %j, -220

ST_22: empty_3 [1/1] 0.00ns
:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 292, i64 292, i64 292)

ST_22: j_1 [1/1] 1.84ns
:3  %j_1 = add i9 %j, 1

ST_22: stg_121 [1/1] 0.00ns
:4  br i1 %exitcond, label %3, label %2

ST_22: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = zext i9 %j_1 to i64

ST_22: state_addr_14 [1/1] 0.00ns
:1  %state_addr_14 = getelementptr [293 x i8]* %state, i64 0, i64 %tmp_6

ST_22: state_load_13 [2/2] 2.39ns
:2  %state_load_13 = load i8* %state_addr_14, align 1

ST_22: tmp10 [1/1] 1.37ns
:0  %tmp10 = xor i8 %state_load_12, %tmp_5

ST_22: tmp12 [1/1] 1.37ns
:1  %tmp12 = xor i8 %tmp_2_i_i, %tmp_1_i_i

ST_22: tmp11 [1/1] 1.37ns
:2  %tmp11 = xor i8 %tmp12, %tmp10

ST_22: tmp13 [1/1] 1.37ns
:3  %tmp13 = xor i1 %tmp_1_i, %tmp_2_i

ST_22: tmp15 [1/1] 1.37ns
:4  %tmp15 = xor i1 %plaintextbit_read, true

ST_22: tmp14 [1/1] 1.37ns
:5  %tmp14 = xor i1 %tmp13, %tmp15

ST_22: tmp14_cast [1/1] 0.00ns
:6  %tmp14_cast = zext i1 %tmp14 to i8

ST_22: tmp_4 [1/1] 1.37ns
:7  %tmp_4 = xor i8 %tmp14_cast, %tmp11

ST_22: state_addr_13 [1/1] 0.00ns
:8  %state_addr_13 = getelementptr [293 x i8]* %state, i64 0, i64 292

ST_22: stg_134 [1/1] 2.39ns
:9  store i8 %tmp_4, i8* %state_addr_13, align 1

ST_22: stg_135 [1/1] 0.00ns
:10  ret void


 <State 23>: 4.78ns
ST_23: state_load_13 [1/2] 2.39ns
:2  %state_load_13 = load i8* %state_addr_14, align 1

ST_23: tmp_7 [1/1] 0.00ns
:3  %tmp_7 = zext i9 %j to i64

ST_23: state_addr_15 [1/1] 0.00ns
:4  %state_addr_15 = getelementptr [293 x i8]* %state, i64 0, i64 %tmp_7

ST_23: stg_139 [1/1] 2.39ns
:5  store i8 %state_load_13, i8* %state_addr_15, align 1

ST_23: stg_140 [1/1] 0.00ns
:6  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x1f022db70f0; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ plaintextbit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1f022db7960; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ca]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1f022db7840; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cb]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1f022db8ad0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_addr_1      (getelementptr    ) [ 001000000000000000000000]
state_load        (load             ) [ 000110000000000000000000]
tmp_24            (trunc            ) [ 000111111111111100000000]
state_addr_2      (getelementptr    ) [ 000111111111111111000000]
state_load_1      (load             ) [ 000011100000000000000000]
state_addr_3      (getelementptr    ) [ 000011111111111110000000]
state_load_2      (load             ) [ 000000000000000000000000]
tmp1              (xor              ) [ 000001100000000000000000]
state_addr_4      (getelementptr    ) [ 000001000000000000000000]
state_load_3      (load             ) [ 000000100000000000000000]
tmp_25            (trunc            ) [ 000000111111111111111100]
state_addr_5      (getelementptr    ) [ 000000111111111111100000]
tmp_s             (xor              ) [ 000000011111111110000000]
state_load_4      (load             ) [ 000000011110000000000000]
tmp2              (xor              ) [ 000000000000000000000000]
x_assign_1        (xor              ) [ 000000011111111111000000]
tmp_26            (trunc            ) [ 000000011111000000000000]
state_addr_6      (getelementptr    ) [ 000000010000000000000000]
state_load_5      (load             ) [ 000000001111111110000000]
state_addr_7      (getelementptr    ) [ 000000001111111111110000]
state_load_6      (load             ) [ 000000000110000000000000]
state_addr_8      (getelementptr    ) [ 000000000100000000000000]
state_load_7      (load             ) [ 000000000010000000000000]
tmp_28            (trunc            ) [ 000000000011000000000000]
state_addr_9      (getelementptr    ) [ 000000000011111111111000]
tmp3              (xor              ) [ 000000000001111100000000]
state_load_8      (load             ) [ 000000000001100000000000]
tmp4              (xor              ) [ 000000000000000000000000]
tmp_3             (xor              ) [ 000000000001111111110000]
tmp_29            (trunc            ) [ 000000000001111100000000]
state_addr_10     (getelementptr    ) [ 000000000001000000000000]
state_load_9      (load             ) [ 000000000000100000000000]
tmp_30            (trunc            ) [ 000000000000000000000000]
state_addr_11     (getelementptr    ) [ 000000000000111111111100]
tmp_i9_i_i        (and              ) [ 000000000000000000000000]
tmp_4_i_i_i       (xor              ) [ 000000000000000000000000]
tmp_5_i_i_i       (and              ) [ 000000000000000000000000]
tmp               (xor              ) [ 000000000000111100000000]
state_load_10     (load             ) [ 000000000000011100000000]
tmp5              (xor              ) [ 000000000000000000000000]
tmp_5             (xor              ) [ 000000000000011111111111]
state_addr_12     (getelementptr    ) [ 000000000000010000000000]
state_addr        (getelementptr    ) [ 000000000000001000000000]
state_load_11     (load             ) [ 000000000000001110000000]
state_load_12     (load             ) [ 000000000000000111111111]
state_addr_16     (getelementptr    ) [ 000000000000000100000000]
z_assign          (xor              ) [ 000000000000000011100000]
tmp_27            (trunc            ) [ 000000000000000000000000]
tmp6              (xor              ) [ 000000000000000000000000]
y_assign          (xor              ) [ 000000000000000011111100]
tmp_31            (trunc            ) [ 000000000000000000000000]
state_load_14     (load             ) [ 000000000000000000000000]
tmp_32            (trunc            ) [ 000000000000000000000000]
tmp_i_i_i         (xor              ) [ 000000000000000000000000]
tmp_1_i_i_i       (and              ) [ 000000000000000000000000]
tmp_2_i_i_i       (and              ) [ 000000000000000000000000]
tmp8              (xor              ) [ 000000000000000000000000]
tmp7              (xor              ) [ 000000000000000000000000]
tmp9              (xor              ) [ 000000000000000000000000]
tmp_i_i           (xor              ) [ 000000000000000011111100]
state_addr_17     (getelementptr    ) [ 000000000000000010000000]
stg_100           (store            ) [ 000000000000000000000000]
state_load_15     (load             ) [ 000000000000000000000000]
tmp_i_i_2         (xor              ) [ 000000000000000000000000]
tmp_1_i_i         (and              ) [ 000000000000000001111111]
tmp_2_i_i         (and              ) [ 000000000000000001111111]
stg_105           (store            ) [ 000000000000000000000000]
stg_106           (store            ) [ 000000000000000000000000]
stg_107           (store            ) [ 000000000000000000000000]
stg_108           (store            ) [ 000000000000000000000000]
empty             (specmemcore      ) [ 000000000000000000000000]
cb_read           (read             ) [ 000000000000000000000000]
ca_read           (read             ) [ 000000000000000000000000]
plaintextbit_read (read             ) [ 000000000000000000000011]
stg_113           (store            ) [ 000000000000000000000000]
tmp_1_i           (and              ) [ 000000000000000000000011]
tmp_2_i           (and              ) [ 000000000000000000000011]
stg_116           (br               ) [ 000000000000000000000111]
j                 (phi              ) [ 000000000000000000000011]
exitcond          (icmp             ) [ 000000000000000000000011]
empty_3           (speclooptripcount) [ 000000000000000000000000]
j_1               (add              ) [ 000000000000000000000111]
stg_121           (br               ) [ 000000000000000000000000]
tmp_6             (zext             ) [ 000000000000000000000000]
state_addr_14     (getelementptr    ) [ 000000000000000000000001]
tmp10             (xor              ) [ 000000000000000000000000]
tmp12             (xor              ) [ 000000000000000000000000]
tmp11             (xor              ) [ 000000000000000000000000]
tmp13             (xor              ) [ 000000000000000000000000]
tmp15             (xor              ) [ 000000000000000000000000]
tmp14             (xor              ) [ 000000000000000000000000]
tmp14_cast        (zext             ) [ 000000000000000000000000]
tmp_4             (xor              ) [ 000000000000000000000000]
state_addr_13     (getelementptr    ) [ 000000000000000000000000]
stg_134           (store            ) [ 000000000000000000000000]
stg_135           (ret              ) [ 000000000000000000000000]
state_load_13     (load             ) [ 000000000000000000000000]
tmp_7             (zext             ) [ 000000000000000000000000]
state_addr_15     (getelementptr    ) [ 000000000000000000000000]
stg_139           (store            ) [ 000000000000000000000000]
stg_140           (br               ) [ 000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="plaintextbit">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintextbit"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ca">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ca"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cb"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="cb_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cb_read/21 "/>
</bind>
</comp>

<comp id="66" class="1004" name="ca_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ca_read/21 "/>
</bind>
</comp>

<comp id="72" class="1004" name="plaintextbit_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintextbit_read/21 "/>
</bind>
</comp>

<comp id="78" class="1004" name="state_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="9" slack="0"/>
<pin id="82" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/1 state_load_1/2 state_load_2/3 state_load_3/4 state_load_4/5 state_load_5/6 state_load_6/7 state_load_7/8 state_load_8/9 state_load_9/10 state_load_10/11 state_load_11/12 state_load_12/13 state_load_14/14 state_load_15/15 stg_100/16 stg_105/17 stg_106/18 stg_107/19 stg_108/20 stg_113/21 state_load_13/22 stg_134/22 stg_139/23 "/>
</bind>
</comp>

<comp id="91" class="1004" name="state_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="9" slack="0"/>
<pin id="95" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="state_addr_3_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="state_addr_4_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_4/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="state_addr_5_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_5/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="state_addr_6_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="state_addr_7_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="state_addr_8_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="8" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="state_addr_9_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="8" slack="0"/>
<pin id="158" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_9/9 "/>
</bind>
</comp>

<comp id="163" class="1004" name="state_addr_10_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_10/10 "/>
</bind>
</comp>

<comp id="172" class="1004" name="state_addr_11_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_11/11 "/>
</bind>
</comp>

<comp id="181" class="1004" name="state_addr_12_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="6" slack="0"/>
<pin id="185" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_12/12 "/>
</bind>
</comp>

<comp id="190" class="1004" name="state_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/13 "/>
</bind>
</comp>

<comp id="199" class="1004" name="state_addr_16_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_16/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="state_addr_17_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_17/15 "/>
</bind>
</comp>

<comp id="217" class="1004" name="state_addr_14_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_14/22 "/>
</bind>
</comp>

<comp id="225" class="1004" name="state_addr_13_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="10" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_13/22 "/>
</bind>
</comp>

<comp id="234" class="1004" name="state_addr_15_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_15/23 "/>
</bind>
</comp>

<comp id="243" class="1005" name="j_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="1"/>
<pin id="245" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="j_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="9" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/22 "/>
</bind>
</comp>

<comp id="256" class="1005" name="reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load state_load_3 state_load_4 state_load_8 state_load_10 "/>
</bind>
</comp>

<comp id="260" class="1005" name="reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="3"/>
<pin id="262" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="state_load_1 state_load_5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="1"/>
<pin id="266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_6 state_load_9 state_load_11 "/>
</bind>
</comp>

<comp id="268" class="1005" name="reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_7 state_load_12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="2"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/4 tmp5/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_24_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_25_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="2"/>
<pin id="288" dir="0" index="1" bw="8" slack="3"/>
<pin id="289" dir="1" index="2" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="3"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="x_assign_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="1"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_assign_1/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_26_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_28_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="4"/>
<pin id="313" dir="0" index="1" bw="8" slack="2"/>
<pin id="314" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="2"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="1"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_29_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_30_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/11 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_i9_i_i_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="2"/>
<pin id="339" dir="0" index="1" bw="1" slack="5"/>
<pin id="340" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_i9_i_i/11 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_4_i_i_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="5"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4_i_i_i/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_5_i_i_i_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5_i_i_i/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_5_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="1"/>
<pin id="361" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="364" class="1004" name="z_assign_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="5"/>
<pin id="366" dir="0" index="1" bw="8" slack="8"/>
<pin id="367" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="z_assign/15 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_27_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/15 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="3"/>
<pin id="375" dir="0" index="1" bw="8" slack="1"/>
<pin id="376" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp6/15 "/>
</bind>
</comp>

<comp id="379" class="1004" name="y_assign_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="2"/>
<pin id="382" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_assign/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_31_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/15 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_32_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_i_i_i_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i_i/15 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_1_i_i_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="13"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1_i_i_i/15 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_2_i_i_i_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2_i_i_i/15 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp8/15 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="5"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp7/15 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp9_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="4"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp9/15 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_i_i_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i/15 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_i_i_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="9"/>
<pin id="434" dir="0" index="1" bw="8" slack="3"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i_2/16 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_1_i_i_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1_i_i/16 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_i_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="9"/>
<pin id="446" dir="0" index="1" bw="8" slack="3"/>
<pin id="447" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2_i_i/16 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_1_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="16"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_1_i/21 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_2_i_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="6"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_2_i/21 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="9" slack="0"/>
<pin id="462" dir="0" index="1" bw="9" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/22 "/>
</bind>
</comp>

<comp id="466" class="1004" name="j_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/22 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/22 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp10_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="8"/>
<pin id="479" dir="0" index="1" bw="8" slack="10"/>
<pin id="480" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp10/22 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp12_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="6"/>
<pin id="484" dir="0" index="1" bw="8" slack="6"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp12/22 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp11_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="0" index="1" bw="8" slack="0"/>
<pin id="489" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp11/22 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp13_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="0" index="1" bw="1" slack="1"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp13/22 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp15_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="1"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp15/22 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp14_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp14/22 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp14_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp14_cast/22 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4/22 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_7_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="523" class="1005" name="state_addr_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="1"/>
<pin id="525" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_24_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="13"/>
<pin id="530" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="533" class="1005" name="state_addr_2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="1"/>
<pin id="535" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="state_addr_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="9" slack="1"/>
<pin id="540" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="2"/>
<pin id="545" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="state_addr_4_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="1"/>
<pin id="550" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_4 "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_25_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="16"/>
<pin id="555" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="558" class="1005" name="state_addr_5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="1"/>
<pin id="560" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="tmp_s_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="10"/>
<pin id="565" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="568" class="1005" name="x_assign_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="11"/>
<pin id="570" dir="1" index="1" bw="8" slack="11"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="tmp_26_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="5"/>
<pin id="575" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="579" class="1005" name="state_addr_6_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="1"/>
<pin id="581" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="584" class="1005" name="state_addr_7_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="1"/>
<pin id="586" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="589" class="1005" name="state_addr_8_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="1"/>
<pin id="591" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_28_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="2"/>
<pin id="596" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="599" class="1005" name="state_addr_9_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="1"/>
<pin id="601" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_9 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp3_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="5"/>
<pin id="606" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_3_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="9"/>
<pin id="611" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_29_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="5"/>
<pin id="616" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="619" class="1005" name="state_addr_10_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="1"/>
<pin id="621" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_10 "/>
</bind>
</comp>

<comp id="624" class="1005" name="state_addr_11_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="1"/>
<pin id="626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_11 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="4"/>
<pin id="631" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_5_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="8"/>
<pin id="636" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="640" class="1005" name="state_addr_12_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="9" slack="1"/>
<pin id="642" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_12 "/>
</bind>
</comp>

<comp id="645" class="1005" name="state_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="1"/>
<pin id="647" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="state_addr_16_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="1"/>
<pin id="652" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_16 "/>
</bind>
</comp>

<comp id="655" class="1005" name="z_assign_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="3"/>
<pin id="657" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_assign "/>
</bind>
</comp>

<comp id="660" class="1005" name="y_assign_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="6"/>
<pin id="662" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="665" class="1005" name="tmp_i_i_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="6"/>
<pin id="667" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="670" class="1005" name="state_addr_17_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="9" slack="1"/>
<pin id="672" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_17 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_1_i_i_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="6"/>
<pin id="677" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_1_i_i "/>
</bind>
</comp>

<comp id="680" class="1005" name="tmp_2_i_i_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="6"/>
<pin id="682" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2_i_i "/>
</bind>
</comp>

<comp id="685" class="1005" name="plaintextbit_read_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="plaintextbit_read "/>
</bind>
</comp>

<comp id="690" class="1005" name="tmp_1_i_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_2_i_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="703" class="1005" name="j_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="9" slack="0"/>
<pin id="705" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="state_addr_14_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="1"/>
<pin id="710" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="48" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="91" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="144"><net_src comp="136" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="154" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="171"><net_src comp="163" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="189"><net_src comp="181" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="198"><net_src comp="190" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="216"><net_src comp="208" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="222"><net_src comp="0" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="230"><net_src comp="0" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="233"><net_src comp="225" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="86" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="242"><net_src comp="234" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="259"><net_src comp="86" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="86" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="86" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="86" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="256" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="86" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="86" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="86" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="260" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="260" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="86" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="256" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="86" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="256" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="264" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="264" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="86" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="268" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="86" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="32" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="333" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="337" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="272" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="264" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="260" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="256" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="268" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="264" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="86" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="369" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="385" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="369" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="385" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="389" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="410" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="399" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="416" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="260" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="264" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="86" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="260" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="264" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="66" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="60" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="247" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="247" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="58" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="481"><net_src comp="268" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="477" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="486" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="511" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="521"><net_src comp="243" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="526"><net_src comp="78" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="531"><net_src comp="278" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="536"><net_src comp="91" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="541"><net_src comp="100" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="546"><net_src comp="272" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="551"><net_src comp="109" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="556"><net_src comp="282" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="561"><net_src comp="118" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="566"><net_src comp="286" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="571"><net_src comp="297" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="576"><net_src comp="303" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="582"><net_src comp="127" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="587"><net_src comp="136" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="592"><net_src comp="145" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="597"><net_src comp="307" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="602"><net_src comp="154" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="607"><net_src comp="311" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="612"><net_src comp="323" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="617"><net_src comp="329" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="622"><net_src comp="163" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="627"><net_src comp="172" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="632"><net_src comp="352" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="637"><net_src comp="358" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="643"><net_src comp="181" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="648"><net_src comp="190" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="653"><net_src comp="199" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="658"><net_src comp="364" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="663"><net_src comp="379" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="668"><net_src comp="426" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="673"><net_src comp="208" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="678"><net_src comp="438" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="683"><net_src comp="444" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="688"><net_src comp="72" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="693"><net_src comp="450" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="698"><net_src comp="455" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="706"><net_src comp="466" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="711"><net_src comp="217" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="86" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {}
  - Chain level:
	State 1
		state_load : 1
	State 2
		tmp_24 : 1
		state_load_1 : 1
	State 3
		state_load_2 : 1
	State 4
		tmp1 : 1
		state_load_3 : 1
	State 5
		tmp_25 : 1
		state_load_4 : 1
	State 6
		tmp2 : 1
		x_assign_1 : 1
		tmp_26 : 1
		state_load_5 : 1
	State 7
		state_load_6 : 1
	State 8
		state_load_7 : 1
	State 9
		tmp_28 : 1
		state_load_8 : 1
	State 10
		tmp4 : 1
		tmp_3 : 1
		tmp_29 : 1
		state_load_9 : 1
	State 11
		tmp_30 : 1
		state_load_10 : 1
		tmp_5_i_i_i : 2
		tmp : 2
	State 12
		tmp5 : 1
		tmp_5 : 1
		state_load_11 : 1
	State 13
		state_load_12 : 1
	State 14
		state_load_14 : 1
	State 15
		tmp_32 : 1
		tmp_i_i_i : 1
		tmp_1_i_i_i : 1
		tmp_2_i_i_i : 1
		tmp8 : 1
		tmp7 : 1
		tmp9 : 1
		tmp_i_i : 1
		state_load_15 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		exitcond : 1
		j_1 : 1
		stg_121 : 2
		tmp_6 : 2
		state_addr_14 : 3
		state_load_13 : 4
		tmp_4 : 1
		stg_134 : 1
	State 23
		state_addr_15 : 1
		stg_139 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          grp_fu_272          |    0    |    8    |
|          |         tmp_s_fu_286         |    0    |    8    |
|          |          tmp2_fu_291         |    0    |    8    |
|          |       x_assign_1_fu_297      |    0    |    8    |
|          |          tmp3_fu_311         |    0    |    8    |
|          |          tmp4_fu_317         |    0    |    8    |
|          |         tmp_3_fu_323         |    0    |    8    |
|          |      tmp_4_i_i_i_fu_341      |    0    |    1    |
|          |          tmp_fu_352          |    0    |    1    |
|          |         tmp_5_fu_358         |    0    |    8    |
|          |        z_assign_fu_364       |    0    |    8    |
|          |          tmp6_fu_373         |    0    |    8    |
|    xor   |        y_assign_fu_379       |    0    |    8    |
|          |       tmp_i_i_i_fu_393       |    0    |    1    |
|          |          tmp8_fu_410         |    0    |    1    |
|          |          tmp7_fu_416         |    0    |    1    |
|          |          tmp9_fu_421         |    0    |    1    |
|          |        tmp_i_i_fu_426        |    0    |    1    |
|          |       tmp_i_i_2_fu_432       |    0    |    8    |
|          |         tmp10_fu_477         |    0    |    8    |
|          |         tmp12_fu_482         |    0    |    8    |
|          |         tmp11_fu_486         |    0    |    8    |
|          |         tmp13_fu_492         |    0    |    1    |
|          |         tmp15_fu_496         |    0    |    1    |
|          |         tmp14_fu_501         |    0    |    1    |
|          |         tmp_4_fu_511         |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |       tmp_i9_i_i_fu_337      |    0    |    1    |
|          |      tmp_5_i_i_i_fu_346      |    0    |    1    |
|          |      tmp_1_i_i_i_fu_399      |    0    |    1    |
|    and   |      tmp_2_i_i_i_fu_404      |    0    |    1    |
|          |       tmp_1_i_i_fu_438       |    0    |    8    |
|          |       tmp_2_i_i_fu_444       |    0    |    8    |
|          |        tmp_1_i_fu_450        |    0    |    1    |
|          |        tmp_2_i_fu_455        |    0    |    1    |
|----------|------------------------------|---------|---------|
|   icmp   |        exitcond_fu_460       |    0    |    9    |
|----------|------------------------------|---------|---------|
|    add   |          j_1_fu_466          |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |      cb_read_read_fu_60      |    0    |    0    |
|   read   |      ca_read_read_fu_66      |    0    |    0    |
|          | plaintextbit_read_read_fu_72 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_24_fu_278        |    0    |    0    |
|          |         tmp_25_fu_282        |    0    |    0    |
|          |         tmp_26_fu_303        |    0    |    0    |
|          |         tmp_28_fu_307        |    0    |    0    |
|   trunc  |         tmp_29_fu_329        |    0    |    0    |
|          |         tmp_30_fu_333        |    0    |    0    |
|          |         tmp_27_fu_369        |    0    |    0    |
|          |         tmp_31_fu_385        |    0    |    0    |
|          |         tmp_32_fu_389        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_6_fu_472         |    0    |    0    |
|   zext   |       tmp14_cast_fu_507      |    0    |    0    |
|          |         tmp_7_fu_518         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   178   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       j_1_reg_703       |    9   |
|        j_reg_243        |    9   |
|plaintextbit_read_reg_685|    1   |
|         reg_256         |    8   |
|         reg_260         |    8   |
|         reg_264         |    8   |
|         reg_268         |    8   |
|  state_addr_10_reg_619  |    9   |
|  state_addr_11_reg_624  |    9   |
|  state_addr_12_reg_640  |    9   |
|  state_addr_14_reg_708  |    9   |
|  state_addr_16_reg_650  |    9   |
|  state_addr_17_reg_670  |    9   |
|   state_addr_1_reg_523  |    9   |
|   state_addr_2_reg_533  |    9   |
|   state_addr_3_reg_538  |    9   |
|   state_addr_4_reg_548  |    9   |
|   state_addr_5_reg_558  |    9   |
|   state_addr_6_reg_579  |    9   |
|   state_addr_7_reg_584  |    9   |
|   state_addr_8_reg_589  |    9   |
|   state_addr_9_reg_599  |    9   |
|    state_addr_reg_645   |    9   |
|       tmp1_reg_543      |    8   |
|       tmp3_reg_604      |    8   |
|    tmp_1_i_i_reg_675    |    8   |
|     tmp_1_i_reg_690     |    1   |
|      tmp_24_reg_528     |    1   |
|      tmp_25_reg_553     |    1   |
|      tmp_26_reg_573     |    1   |
|      tmp_28_reg_594     |    1   |
|      tmp_29_reg_614     |    1   |
|    tmp_2_i_i_reg_680    |    8   |
|     tmp_2_i_reg_695     |    1   |
|      tmp_3_reg_609      |    8   |
|      tmp_5_reg_634      |    8   |
|     tmp_i_i_reg_665     |    1   |
|       tmp_reg_629       |    1   |
|      tmp_s_reg_563      |    8   |
|    x_assign_1_reg_568   |    8   |
|     y_assign_reg_660    |    8   |
|     z_assign_reg_655    |    8   |
+-------------------------+--------+
|          Total          |   284  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |  34  |   9  |   306  ||    90   |
| grp_access_fu_86 |  p1  |   8  |   8  |   64   ||    16   |
|     j_reg_243    |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   388  ||  6.881  ||   115   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   115  |
|  Register |    -   |   284  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   284  |   293  |
+-----------+--------+--------+--------+
