
AVRASM ver. 2.1.30  C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm Sun Nov 27 21:59:58 2016

C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm(1089): warning: Register r4 already defined by the .DEF directive
C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm(1090): warning: Register r5 already defined by the .DEF directive
C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm(1092): warning: Register r7 already defined by the .DEF directive
C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm(1093): warning: Register r9 already defined by the .DEF directive
C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm(1094): warning: Register r8 already defined by the .DEF directive
C:\Users\fdmx\Desktop\i2c tests\Debug\List\t3.asm(1095): warning: Register r11 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega64A
                 ;Program type           : Application
                 ;Clock frequency        : 1.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega64A
                 	#pragma AVRPART MEMORY PROG_FLASH 65536
                 	#pragma AVRPART MEMORY EEPROM 2048
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _cmp=R4
                 	.DEF _cmp_msb=R5
                 	.DEF _c=R6
                 	.DEF _c_msb=R7
                 	.DEF __lcd_x=R9
                 	.DEF __lcd_y=R8
                 	.DEF __lcd_maxx=R11
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 004f 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000046 0000      	.DB  0x0,0x0
                 
                 _0x2000003:
000047 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000048 0002      	.DW  0x02
000049 0006      	.DW  0x06
00004a 008c      	.DW  __REG_VARS*2
                 
00004b 0002      	.DW  0x02
00004c 0500      	.DW  __base_y_G100
00004d 008e      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00004e 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00004f 94f8      	CLI
000050 27ee      	CLR  R30
000051 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000052 e0f1      	LDI  R31,1
000053 bff5      	OUT  MCUCR,R31
000054 bfe5      	OUT  MCUCR,R30
000055 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000057 e08d      	LDI  R24,(14-2)+1
000058 e0a2      	LDI  R26,2
000059 27bb      	CLR  R27
                 __CLEAR_REG:
00005a 93ed      	ST   X+,R30
00005b 958a      	DEC  R24
00005c f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00005d e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00005e e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00005f e0a0      	LDI  R26,LOW(__SRAM_START)
000060 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000061 93ed      	ST   X+,R30
000062 9701      	SBIW R24,1
000063 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000064 e9e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000065 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000066 9185      	LPM  R24,Z+
000067 9195      	LPM  R25,Z+
000068 9700      	SBIW R24,0
000069 f061      	BREQ __GLOBAL_INI_END
00006a 91a5      	LPM  R26,Z+
00006b 91b5      	LPM  R27,Z+
00006c 9005      	LPM  R0,Z+
00006d 9015      	LPM  R1,Z+
00006e 01bf      	MOVW R22,R30
00006f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000070 9005      	LPM  R0,Z+
000071 920d      	ST   X+,R0
000072 9701      	SBIW R24,1
000073 f7e1      	BRNE __GLOBAL_INI_LOOP
000074 01fb      	MOVW R30,R22
000075 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000076 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000077 bfed      	OUT  SPL,R30
000078 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000079 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00007a e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00007b e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00007c 940c 0097 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 11/26/2016
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega64A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega64a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// I2C Bus functions
                 ;#include <i2c.h>
                 ;#define EEPROM_BUS_ADDRESS 0xc0
                 ;int cmp,c=0;
                 ;/* read/ a byte from the EEPROM */
                 ;unsigned char compass_read(unsigned char address) {
                 ; 0000 0020 unsigned char compass_read(unsigned char address) {
                 
                 	.CSEG
                 _compass_read:
                 ; .FSTART _compass_read
                 ; 0000 0021 unsigned char data;
                 ; 0000 0022 i2c_start();
00007e 93aa      	ST   -Y,R26
00007f 931a      	ST   -Y,R17
                 ;	address -> Y+1
                 ;	data -> R17
000080 940e 0245 	CALL _i2c_start
                 ; 0000 0023 i2c_write(EEPROM_BUS_ADDRESS);
000082 eca0      	LDI  R26,LOW(192)
000083 940e 0279 	CALL _i2c_write
                 ; 0000 0024 i2c_write(address);
000085 81a9      	LDD  R26,Y+1
000086 940e 0279 	CALL _i2c_write
                 ; 0000 0025 i2c_start();
000088 940e 0245 	CALL _i2c_start
                 ; 0000 0026 i2c_write(EEPROM_BUS_ADDRESS | 1);
00008a eca1      	LDI  R26,LOW(193)
00008b 940e 0279 	CALL _i2c_write
                 ; 0000 0027 data=i2c_read(0);
00008d e0a0      	LDI  R26,LOW(0)
00008e 940e 025e 	CALL _i2c_read
000090 2f1e      	MOV  R17,R30
                 ; 0000 0028 i2c_stop();
000091 940e 0254 	CALL _i2c_stop
                 ; 0000 0029 return data;
000093 2fe1      	MOV  R30,R17
000094 8118      	LDD  R17,Y+0
000095 940c 01ac 	JMP  _0x2020002
                 ; 0000 002A }
                 ; .FEND
                 ;// Alphanumeric LCD functions
                 ;#asm
                 .equ __lcd_port=0x15;PORTC
                 ; 0000 002E #endasm
                 ;
                 ;#include <lcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0035 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0036 // Declare your local variables here
                 ; 0000 0037 
                 ; 0000 0038 // Input/Output Ports initialization
                 ; 0000 0039 // Port A initialization
                 ; 0000 003A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 003B DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000097 e0e0      	LDI  R30,LOW(0)
000098 bbea      	OUT  0x1A,R30
                 ; 0000 003C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 003D PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000099 bbeb      	OUT  0x1B,R30
                 ; 0000 003E 
                 ; 0000 003F // Port B initialization
                 ; 0000 0040 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0041 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
00009a bbe7      	OUT  0x17,R30
                 ; 0000 0042 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0043 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00009b bbe8      	OUT  0x18,R30
                 ; 0000 0044 
                 ; 0000 0045 // Port C initialization
                 ; 0000 0046 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0047 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00009c bbe4      	OUT  0x14,R30
                 ; 0000 0048 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0049 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00009d bbe5      	OUT  0x15,R30
                 ; 0000 004A 
                 ; 0000 004B // Port D initialization
                 ; 0000 004C // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 004D DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00009e bbe1      	OUT  0x11,R30
                 ; 0000 004E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 004F PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00009f bbe2      	OUT  0x12,R30
                 ; 0000 0050 
                 ; 0000 0051 // Port E initialization
                 ; 0000 0052 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0053 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
0000a0 b9e2      	OUT  0x2,R30
                 ; 0000 0054 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0055 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
0000a1 b9e3      	OUT  0x3,R30
                 ; 0000 0056 
                 ; 0000 0057 // Port F initialization
                 ; 0000 0058 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0059 DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
0000a2 93e0 0061 	STS  97,R30
                 ; 0000 005A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 005B PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
0000a4 93e0 0062 	STS  98,R30
                 ; 0000 005C 
                 ; 0000 005D // Port G initialization
                 ; 0000 005E // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 005F DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
0000a6 93e0 0064 	STS  100,R30
                 ; 0000 0060 // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0061 PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
0000a8 93e0 0065 	STS  101,R30
                 ; 0000 0062 
                 ; 0000 0063 // Timer/Counter 0 initialization
                 ; 0000 0064 // Clock source: System Clock
                 ; 0000 0065 // Clock value: Timer 0 Stopped
                 ; 0000 0066 // Mode: Normal top=0xFF
                 ; 0000 0067 // OC0 output: Disconnected
                 ; 0000 0068 ASSR=0<<AS0;
0000aa bfe0      	OUT  0x30,R30
                 ; 0000 0069 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000ab bfe3      	OUT  0x33,R30
                 ; 0000 006A TCNT0=0x00;
0000ac bfe2      	OUT  0x32,R30
                 ; 0000 006B OCR0=0x00;
0000ad bfe1      	OUT  0x31,R30
                 ; 0000 006C 
                 ; 0000 006D // Timer/Counter 1 initialization
                 ; 0000 006E // Clock source: System Clock
                 ; 0000 006F // Clock value: Timer1 Stopped
                 ; 0000 0070 // Mode: Normal top=0xFFFF
                 ; 0000 0071 // OC1A output: Disconnected
                 ; 0000 0072 // OC1B output: Disconnected
                 ; 0000 0073 // OC1C output: Disconnected
                 ; 0000 0074 // Noise Canceler: Off
                 ; 0000 0075 // Input Capture on Falling Edge
                 ; 0000 0076 // Timer1 Overflow Interrupt: Off
                 ; 0000 0077 // Input Capture Interrupt: Off
                 ; 0000 0078 // Compare A Match Interrupt: Off
                 ; 0000 0079 // Compare B Match Interrupt: Off
                 ; 0000 007A // Compare C Match Interrupt: Off
                 ; 0000 007B TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
0000ae bdef      	OUT  0x2F,R30
                 ; 0000 007C TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000af bdee      	OUT  0x2E,R30
                 ; 0000 007D TCNT1H=0x00;
0000b0 bded      	OUT  0x2D,R30
                 ; 0000 007E TCNT1L=0x00;
0000b1 bdec      	OUT  0x2C,R30
                 ; 0000 007F ICR1H=0x00;
0000b2 bde7      	OUT  0x27,R30
                 ; 0000 0080 ICR1L=0x00;
0000b3 bde6      	OUT  0x26,R30
                 ; 0000 0081 OCR1AH=0x00;
0000b4 bdeb      	OUT  0x2B,R30
                 ; 0000 0082 OCR1AL=0x00;
0000b5 bdea      	OUT  0x2A,R30
                 ; 0000 0083 OCR1BH=0x00;
0000b6 bde9      	OUT  0x29,R30
                 ; 0000 0084 OCR1BL=0x00;
0000b7 bde8      	OUT  0x28,R30
                 ; 0000 0085 OCR1CH=0x00;
0000b8 93e0 0079 	STS  121,R30
                 ; 0000 0086 OCR1CL=0x00;
0000ba 93e0 0078 	STS  120,R30
                 ; 0000 0087 
                 ; 0000 0088 // Timer/Counter 2 initialization
                 ; 0000 0089 // Clock source: System Clock
                 ; 0000 008A // Clock value: Timer2 Stopped
                 ; 0000 008B // Mode: Normal top=0xFF
                 ; 0000 008C // OC2 output: Disconnected
                 ; 0000 008D TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000bc bde5      	OUT  0x25,R30
                 ; 0000 008E TCNT2=0x00;
0000bd bde4      	OUT  0x24,R30
                 ; 0000 008F OCR2=0x00;
0000be bde3      	OUT  0x23,R30
                 ; 0000 0090 
                 ; 0000 0091 // Timer/Counter 3 initialization
                 ; 0000 0092 // Clock source: System Clock
                 ; 0000 0093 // Clock value: Timer3 Stopped
                 ; 0000 0094 // Mode: Normal top=0xFFFF
                 ; 0000 0095 // OC3A output: Disconnected
                 ; 0000 0096 // OC3B output: Disconnected
                 ; 0000 0097 // OC3C output: Disconnected
                 ; 0000 0098 // Noise Canceler: Off
                 ; 0000 0099 // Input Capture on Falling Edge
                 ; 0000 009A // Timer3 Overflow Interrupt: Off
                 ; 0000 009B // Input Capture Interrupt: Off
                 ; 0000 009C // Compare A Match Interrupt: Off
                 ; 0000 009D // Compare B Match Interrupt: Off
                 ; 0000 009E // Compare C Match Interrupt: Off
                 ; 0000 009F TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
0000bf 93e0 008b 	STS  139,R30
                 ; 0000 00A0 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
0000c1 93e0 008a 	STS  138,R30
                 ; 0000 00A1 TCNT3H=0x00;
0000c3 93e0 0089 	STS  137,R30
                 ; 0000 00A2 TCNT3L=0x00;
0000c5 93e0 0088 	STS  136,R30
                 ; 0000 00A3 ICR3H=0x00;
0000c7 93e0 0081 	STS  129,R30
                 ; 0000 00A4 ICR3L=0x00;
0000c9 93e0 0080 	STS  128,R30
                 ; 0000 00A5 OCR3AH=0x00;
0000cb 93e0 0087 	STS  135,R30
                 ; 0000 00A6 OCR3AL=0x00;
0000cd 93e0 0086 	STS  134,R30
                 ; 0000 00A7 OCR3BH=0x00;
0000cf 93e0 0085 	STS  133,R30
                 ; 0000 00A8 OCR3BL=0x00;
0000d1 93e0 0084 	STS  132,R30
                 ; 0000 00A9 OCR3CH=0x00;
0000d3 93e0 0083 	STS  131,R30
                 ; 0000 00AA OCR3CL=0x00;
0000d5 93e0 0082 	STS  130,R30
                 ; 0000 00AB 
                 ; 0000 00AC // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00AD TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000d7 bfe7      	OUT  0x37,R30
                 ; 0000 00AE ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
0000d8 93e0 007d 	STS  125,R30
                 ; 0000 00AF 
                 ; 0000 00B0 // External Interrupt(s) initialization
                 ; 0000 00B1 // INT0: Off
                 ; 0000 00B2 // INT1: Off
                 ; 0000 00B3 // INT2: Off
                 ; 0000 00B4 // INT3: Off
                 ; 0000 00B5 // INT4: Off
                 ; 0000 00B6 // INT5: Off
                 ; 0000 00B7 // INT6: Off
                 ; 0000 00B8 // INT7: Off
                 ; 0000 00B9 EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000da 93e0 006a 	STS  106,R30
                 ; 0000 00BA EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
0000dc bfea      	OUT  0x3A,R30
                 ; 0000 00BB EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
0000dd bfe9      	OUT  0x39,R30
                 ; 0000 00BC 
                 ; 0000 00BD // USART0 initialization
                 ; 0000 00BE // USART0 disabled
                 ; 0000 00BF UCSR0B=(0<<RXCIE0) | (0<<TXCIE0) | (0<<UDRIE0) | (0<<RXEN0) | (0<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0000de b9ea      	OUT  0xA,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // USART1 initialization
                 ; 0000 00C2 // USART1 disabled
                 ; 0000 00C3 UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
0000df 93e0 009a 	STS  154,R30
                 ; 0000 00C4 
                 ; 0000 00C5 // Analog Comparator initialization
                 ; 0000 00C6 // Analog Comparator: Off
                 ; 0000 00C7 // The Analog Comparator's positive input is
                 ; 0000 00C8 // connected to the AIN0 pin
                 ; 0000 00C9 // The Analog Comparator's negative input is
                 ; 0000 00CA // connected to the AIN1 pin
                 ; 0000 00CB ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000e1 e8e0      	LDI  R30,LOW(128)
0000e2 b9e8      	OUT  0x8,R30
                 ; 0000 00CC SFIOR=(0<<ACME);
0000e3 e0e0      	LDI  R30,LOW(0)
0000e4 bde0      	OUT  0x20,R30
                 ; 0000 00CD 
                 ; 0000 00CE // ADC initialization
                 ; 0000 00CF // ADC disabled
                 ; 0000 00D0 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000e5 b9e6      	OUT  0x6,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // SPI initialization
                 ; 0000 00D3 // SPI disabled
                 ; 0000 00D4 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000e6 b9ed      	OUT  0xD,R30
                 ; 0000 00D5 
                 ; 0000 00D6 // TWI initialization
                 ; 0000 00D7 // TWI disabled
                 ; 0000 00D8 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000e7 93e0 0074 	STS  116,R30
                 ; 0000 00D9 
                 ; 0000 00DA // Bit-Banged I2C Bus initialization
                 ; 0000 00DB // I2C Port: PORTB
                 ; 0000 00DC // I2C SDA bit: 1
                 ; 0000 00DD // I2C SCL bit: 0
                 ; 0000 00DE // Bit Rate: 100 kHz
                 ; 0000 00DF // Note: I2C settings are specified in the
                 ; 0000 00E0 // Project|Configure|C Compiler|Libraries|I2C menu.
                 ; 0000 00E1 i2c_init();
0000e9 940e 0240 	CALL _i2c_init
                 ; 0000 00E2 
                 ; 0000 00E3 // Alphanumeric LCD initialization
                 ; 0000 00E4 // Connections are specified in the
                 ; 0000 00E5 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00E6 // RS - PORTC Bit 0
                 ; 0000 00E7 // RD - PORTC Bit 1
                 ; 0000 00E8 // EN - PORTC Bit 2
                 ; 0000 00E9 // D4 - PORTC Bit 4
                 ; 0000 00EA // D5 - PORTC Bit 5
                 ; 0000 00EB // D6 - PORTC Bit 6
                 ; 0000 00EC // D7 - PORTC Bit 7
                 ; 0000 00ED // Characters/line: 16
                 ; 0000 00EE lcd_init(16);
0000eb e1a0      	LDI  R26,LOW(16)
0000ec 940e 01ec 	CALL _lcd_init
                 ; 0000 00EF 
                 ; 0000 00F0 while (1)
                 _0x3:
                 ; 0000 00F1       {
                 ; 0000 00F2       // Place your code here
                 ; 0000 00F3       ///////////////////////////////////////COMPASS
                 ; 0000 00F4       cmp=compass_read(1)-c;
0000ee e0a1      	LDI  R26,LOW(1)
0000ef df8e      	RCALL _compass_read
0000f0 e0f0      	LDI  R31,0
0000f1 19e6      	SUB  R30,R6
0000f2 09f7      	SBC  R31,R7
0000f3 012f      	MOVW R4,R30
                 ; 0000 00F5       if(cmp<0)    cmp=cmp;
0000f4 2400      	CLR  R0
0000f5 1440      	CP   R4,R0
0000f6 0450      	CPC  R5,R0
0000f7 f40c      	BRGE _0x6
0000f8 0122      	MOVW R4,R4
                 ; 0000 00F6       if(cmp>128)  cmp=cmp-255;
                 _0x6:
0000f9 e8e0      	LDI  R30,LOW(128)
0000fa e0f0      	LDI  R31,HIGH(128)
0000fb 15e4      	CP   R30,R4
0000fc 05f5      	CPC  R31,R5
0000fd f424      	BRGE _0x7
0000fe efef      	LDI  R30,LOW(255)
0000ff e0f0      	LDI  R31,HIGH(255)
                +
000100 1a4e     +SUB R4 , R30
000101 0a5f     +SBC R5 , R31
                 	__SUBWRR 4,5,30,31
                 ; 0000 00F7       if(cmp<-128) cmp=cmp+255;
                 _0x7:
000102 e8e0      	LDI  R30,LOW(65408)
000103 efff      	LDI  R31,HIGH(65408)
000104 164e      	CP   R4,R30
000105 065f      	CPC  R5,R31
000106 f424      	BRGE _0x8
000107 01f2      	MOVW R30,R4
000108 50e1      	SUBI R30,LOW(-255)
000109 4fff      	SBCI R31,HIGH(-255)
00010a 012f      	MOVW R4,R30
                 ; 0000 00F8       if(cmp>=0)
                 _0x8:
00010b 2400      	CLR  R0
00010c 1440      	CP   R4,R0
00010d 0450      	CPC  R5,R0
00010e f084      	BRLT _0x9
                 ; 0000 00F9       {
                 ; 0000 00FA       lcd_gotoxy(8,0);
00010f e0e8      	LDI  R30,LOW(8)
000110 93ea      	ST   -Y,R30
000111 e0a0      	LDI  R26,LOW(0)
000112 940e 019e 	CALL _lcd_gotoxy
                 ; 0000 00FB       lcd_putchar('+');
000114 e2ab      	LDI  R26,LOW(43)
000115 940e 01c1 	CALL _lcd_putchar
                 ; 0000 00FC       lcd_putchar((cmp/100)%10+'0');
000117 01d2      	MOVW R26,R4
000118 940e 0219 	CALL SUBOPT_0x0
                 ; 0000 00FD       lcd_putchar((cmp/10)%10+'0');
00011a 01d2      	MOVW R26,R4
00011b 940e 0226 	CALL SUBOPT_0x1
                 ; 0000 00FE       lcd_putchar((cmp/1)%10+'0');
00011d 01d2      	MOVW R26,R4
00011e c016      	RJMP _0x10
                 ; 0000 00FF       }
                 ; 0000 0100       else if(cmp<0)
                 _0x9:
00011f 2400      	CLR  R0
000120 1440      	CP   R4,R0
000121 0450      	CPC  R5,R0
000122 f4d4      	BRGE _0xB
                 ; 0000 0101       {
                 ; 0000 0102       lcd_gotoxy(8,0);
000123 e0e8      	LDI  R30,LOW(8)
000124 93ea      	ST   -Y,R30
000125 e0a0      	LDI  R26,LOW(0)
000126 940e 019e 	CALL _lcd_gotoxy
                 ; 0000 0103       lcd_putchar('-');
000128 e2ad      	LDI  R26,LOW(45)
000129 940e 01c1 	CALL _lcd_putchar
                 ; 0000 0104       lcd_putchar((-cmp/100)%10+'0');
00012b 940e 0233 	CALL SUBOPT_0x2
00012d 940e 0219 	CALL SUBOPT_0x0
                 ; 0000 0105       lcd_putchar((-cmp/10)%10+'0');
00012f 940e 0233 	CALL SUBOPT_0x2
000131 940e 0226 	CALL SUBOPT_0x1
                 ; 0000 0106       lcd_putchar((-cmp/1)%10+'0');
000133 940e 0233 	CALL SUBOPT_0x2
                 _0x10:
000135 e0ea      	LDI  R30,LOW(10)
000136 e0f0      	LDI  R31,HIGH(10)
000137 940e 03a9 	CALL __MODW21
000139 5de0      	SUBI R30,-LOW(48)
00013a 2fae      	MOV  R26,R30
00013b 940e 01c1 	CALL _lcd_putchar
                 ; 0000 0107       }
                 ; 0000 0108       cmp=-1.5*cmp;
                 _0xB:
00013d 01f2      	MOVW R30,R4
00013e 940e 037f 	CALL __CWD1
000140 940e 02f7 	CALL __CDF1
                +
000142 e0a0     +LDI R26 , LOW ( 0xBFC00000 )
000143 e0b0     +LDI R27 , HIGH ( 0xBFC00000 )
000144 ec80     +LDI R24 , BYTE3 ( 0xBFC00000 )
000145 eb9f     +LDI R25 , BYTE4 ( 0xBFC00000 )
                 	__GETD2N 0xBFC00000
000146 940e 0325 	CALL __MULF12
000148 940e 02c0 	CALL __CFD1
00014a 012f      	MOVW R4,R30
                 ; 0000 0109       if(cmp<=25 && cmp>=-25) cmp*=3;
00014b e1e9      	LDI  R30,LOW(25)
00014c e0f0      	LDI  R31,HIGH(25)
00014d 15e4      	CP   R30,R4
00014e 05f5      	CPC  R31,R5
00014f f02c      	BRLT _0xD
000150 eee7      	LDI  R30,LOW(65511)
000151 efff      	LDI  R31,HIGH(65511)
000152 164e      	CP   R4,R30
000153 065f      	CPC  R5,R31
000154 f40c      	BRGE _0xE
                 _0xD:
000155 c006      	RJMP _0xC
                 _0xE:
000156 01f2      	MOVW R30,R4
000157 e0a3      	LDI  R26,LOW(3)
000158 e0b0      	LDI  R27,HIGH(3)
000159 940e 038c 	CALL __MULW12
00015b 012f      	MOVW R4,R30
                 ; 0000 010A       }
                 _0xC:
00015c cf91      	RJMP _0x3
                 ; 0000 010B }
                 _0xF:
00015d cfff      	RJMP _0xF
                 ; .FEND
                     .equ __lcd_direction=__lcd_port-1
                     .equ __lcd_pin=__lcd_port-2
                     .equ __lcd_rs=0
                     .equ __lcd_rd=1
                     .equ __lcd_enable=2
                     .equ __lcd_busy_flag=7
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_delay_G100:
                 ; .FSTART __lcd_delay_G100
00015e e0ff          ldi   r31,15
                 __lcd_delay0:
00015f 95fa          dec   r31
000160 f7f1          brne  __lcd_delay0
000161 9508      	RET
                 ; .FEND
                 __lcd_ready:
                 ; .FSTART __lcd_ready
000162 b3a4          in    r26,__lcd_direction
000163 70af          andi  r26,0xf                 ;set as input
000164 bba4          out   __lcd_direction,r26
000165 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000166 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
                 __lcd_busy:
000167 dff6      	RCALL __lcd_delay_G100
000168 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000169 dff4      	RCALL __lcd_delay_G100
00016a b3a3          in    r26,__lcd_pin
00016b 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
00016c dff1      	RCALL __lcd_delay_G100
00016d 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
00016e dfef      	RCALL __lcd_delay_G100
00016f 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000170 fda7          sbrc  r26,__lcd_busy_flag
000171 cff5          rjmp  __lcd_busy
000172 9508      	RET
                 ; .FEND
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000173 7fa0          andi  r26,0xf0
000174 2bab          or    r26,r27
000175 bba5          out   __lcd_port,r26          ;write
000176 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
000177 940e 015e 	CALL __lcd_delay_G100
000179 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
00017a 940e 015e 	CALL __lcd_delay_G100
00017c 9508      	RET
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
00017d 93aa      	ST   -Y,R26
00017e 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
00017f b3a4          in    r26,__lcd_direction
000180 6fa7          ori   r26,0xf0 | (1<<__lcd_rs) | (1<<__lcd_rd) | (1<<__lcd_enable) ;set as output
000181 bba4          out   __lcd_direction,r26
000182 b3b5          in    r27,__lcd_port
000183 70bf          andi  r27,0xf
000184 81a8          ld    r26,y
000185 dfed      	RCALL __lcd_write_nibble_G100
000186 81a8          ld    r26,y
000187 95a2          swap  r26
000188 dfea      	RCALL __lcd_write_nibble_G100
000189 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
00018a 940c 0217 	JMP  _0x2020001
                 ; .FEND
                 __lcd_read_nibble_G100:
                 ; .FSTART __lcd_read_nibble_G100
00018c 9aaa          sbi   __lcd_port,__lcd_enable ;EN=1
00018d 940e 015e 	CALL __lcd_delay_G100
00018f b3e3          in    r30,__lcd_pin           ;read
000190 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
000191 940e 015e 	CALL __lcd_delay_G100
000193 7fe0          andi  r30,0xf0
000194 9508      	RET
                 ; .FEND
                 _lcd_read_byte0_G100:
                 ; .FSTART _lcd_read_byte0_G100
000195 940e 015e 	CALL __lcd_delay_G100
000197 dff4      	RCALL __lcd_read_nibble_G100
000198 2fae          mov   r26,r30
000199 dff2      	RCALL __lcd_read_nibble_G100
00019a 98a9          cbi   __lcd_port,__lcd_rd     ;RD=0
00019b 95e2          swap  r30
00019c 2bea          or    r30,r26
00019d 9508      	RET
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00019e 93aa      	ST   -Y,R26
00019f 940e 0162 	CALL __lcd_ready
0001a1 81e8      	LD   R30,Y
0001a2 e0f0      	LDI  R31,0
0001a3 50e0      	SUBI R30,LOW(-__base_y_G100)
0001a4 4ffb      	SBCI R31,HIGH(-__base_y_G100)
0001a5 81e0      	LD   R30,Z
0001a6 81a9      	LDD  R26,Y+1
0001a7 0fae      	ADD  R26,R30
0001a8 940e 017d 	CALL __lcd_write_data
0001aa 8099      	LDD  R9,Y+1
0001ab 8088      	LDD  R8,Y+0
                 _0x2020002:
0001ac 9622      	ADIW R28,2
0001ad 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
0001ae 940e 0162 	CALL __lcd_ready
0001b0 e0a2      	LDI  R26,LOW(2)
0001b1 940e 017d 	CALL __lcd_write_data
0001b3 940e 0162 	CALL __lcd_ready
0001b5 e0ac      	LDI  R26,LOW(12)
0001b6 940e 017d 	CALL __lcd_write_data
0001b8 940e 0162 	CALL __lcd_ready
0001ba e0a1      	LDI  R26,LOW(1)
0001bb 940e 017d 	CALL __lcd_write_data
0001bd e0e0      	LDI  R30,LOW(0)
0001be 2e8e      	MOV  R8,R30
0001bf 2e9e      	MOV  R9,R30
0001c0 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0001c1 93aa      	ST   -Y,R26
0001c2 93ef          push r30
0001c3 93ff          push r31
0001c4 81a8          ld   r26,y
0001c5 9468          set
0001c6 30aa          cpi  r26,10
0001c7 f019          breq __lcd_putchar1
0001c8 94e8          clt
0001c9 149b      	CP   R9,R11
0001ca f030      	BRLO _0x2000004
                 	__lcd_putchar1:
0001cb 9483      	INC  R8
0001cc e0e0      	LDI  R30,LOW(0)
0001cd 93ea      	ST   -Y,R30
0001ce 2da8      	MOV  R26,R8
0001cf dfce      	RCALL _lcd_gotoxy
0001d0 f036      	brts __lcd_putchar0
                 _0x2000004:
0001d1 9493      	INC  R9
0001d2 df8f          rcall __lcd_ready
0001d3 9aa8          sbi  __lcd_port,__lcd_rs ;RS=1
0001d4 81a8      	LD   R26,Y
0001d5 940e 017d 	CALL __lcd_write_data
                 __lcd_putchar0:
0001d7 91ff          pop  r31
0001d8 91ef          pop  r30
0001d9 940c 0217 	JMP  _0x2020001
                 ; .FEND
                 __long_delay_G100:
                 ; .FSTART __long_delay_G100
0001db 27aa          clr   r26
0001dc 27bb          clr   r27
                 __long_delay0:
0001dd 9711          sbiw  r26,1         ;2 cycles
0001de f7f1          brne  __long_delay0 ;2 cycles
0001df 9508      	RET
                 ; .FEND
                 __lcd_init_write_G100:
                 ; .FSTART __lcd_init_write_G100
0001e0 93aa      	ST   -Y,R26
0001e1 98a9          cbi  __lcd_port,__lcd_rd 	  ;RD=0
0001e2 b3a4          in    r26,__lcd_direction
0001e3 6fa7          ori   r26,0xf7                ;set as output
0001e4 bba4          out   __lcd_direction,r26
0001e5 b3b5          in    r27,__lcd_port
0001e6 70bf          andi  r27,0xf
0001e7 81a8          ld    r26,y
0001e8 940e 0173 	CALL __lcd_write_nibble_G100
0001ea 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
0001eb c02b      	RJMP _0x2020001
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001ec 93aa      	ST   -Y,R26
0001ed 98aa          cbi   __lcd_port,__lcd_enable ;EN=0
0001ee 98a8          cbi   __lcd_port,__lcd_rs     ;RS=0
0001ef 80b8      	LDD  R11,Y+0
0001f0 81e8      	LD   R30,Y
0001f1 58e0      	SUBI R30,-LOW(128)
                +
0001f2 93e0 0502+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0001f4 81e8      	LD   R30,Y
0001f5 54e0      	SUBI R30,-LOW(192)
                +
0001f6 93e0 0503+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0001f8 d03f      	RCALL SUBOPT_0x3
0001f9 d03e      	RCALL SUBOPT_0x3
0001fa d03d      	RCALL SUBOPT_0x3
0001fb dfdf      	RCALL __long_delay_G100
0001fc e2a0      	LDI  R26,LOW(32)
0001fd dfe2      	RCALL __lcd_init_write_G100
0001fe dfdc      	RCALL __long_delay_G100
0001ff e2a8      	LDI  R26,LOW(40)
000200 d03b      	RCALL SUBOPT_0x4
000201 e0a4      	LDI  R26,LOW(4)
000202 d039      	RCALL SUBOPT_0x4
000203 e8a5      	LDI  R26,LOW(133)
000204 d037      	RCALL SUBOPT_0x4
000205 b3a4          in    r26,__lcd_direction
000206 70af          andi  r26,0xf                 ;set as input
000207 bba4          out   __lcd_direction,r26
000208 9aa9          sbi   __lcd_port,__lcd_rd     ;RD=1
000209 940e 0195 	CALL _lcd_read_byte0_G100
00020b 30e5      	CPI  R30,LOW(0x5)
00020c f011      	BREQ _0x200000B
00020d e0e0      	LDI  R30,LOW(0)
00020e c008      	RJMP _0x2020001
                 _0x200000B:
00020f 940e 0162 	CALL __lcd_ready
000211 e0a6      	LDI  R26,LOW(6)
000212 940e 017d 	CALL __lcd_write_data
000214 940e 01ae 	CALL _lcd_clear
000216 e0e1      	LDI  R30,LOW(1)
                 _0x2020001:
000217 9621      	ADIW R28,1
000218 9508      	RET
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000500           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x0:
000219 e6e4      	LDI  R30,LOW(100)
00021a e0f0      	LDI  R31,HIGH(100)
00021b 940e 03a4 	CALL __DIVW21
00021d 01df      	MOVW R26,R30
00021e e0ea      	LDI  R30,LOW(10)
00021f e0f0      	LDI  R31,HIGH(10)
000220 940e 03a9 	CALL __MODW21
000222 5de0      	SUBI R30,-LOW(48)
000223 2fae      	MOV  R26,R30
000224 940c 01c1 	JMP  _lcd_putchar
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x1:
000226 e0ea      	LDI  R30,LOW(10)
000227 e0f0      	LDI  R31,HIGH(10)
000228 940e 03a4 	CALL __DIVW21
00022a 01df      	MOVW R26,R30
00022b e0ea      	LDI  R30,LOW(10)
00022c e0f0      	LDI  R31,HIGH(10)
00022d 940e 03a9 	CALL __MODW21
00022f 5de0      	SUBI R30,-LOW(48)
000230 2fae      	MOV  R26,R30
000231 940c 01c1 	JMP  _lcd_putchar
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x2:
000233 01f2      	MOVW R30,R4
000234 940e 0373 	CALL __ANEGW1
000236 01df      	MOVW R26,R30
000237 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
000238 940e 01db 	CALL __long_delay_G100
00023a e3a0      	LDI  R26,LOW(48)
00023b cfa4      	RJMP __lcd_init_write_G100
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x4:
00023c 940e 017d 	CALL __lcd_write_data
00023e 940c 01db 	JMP  __long_delay_G100
                 
                 
                 	.CSEG
                 	.equ __sda_bit=1
                 	.equ __scl_bit=0
                 	.equ __i2c_port=0x18 ;PORTB
                 	.equ __i2c_dir=__i2c_port-1
                 	.equ __i2c_pin=__i2c_port-2
                 
                 _i2c_init:
000240 98c0      	cbi  __i2c_port,__scl_bit
000241 98c1      	cbi  __i2c_port,__sda_bit
000242 9ab8      	sbi  __i2c_dir,__scl_bit
000243 98b9      	cbi  __i2c_dir,__sda_bit
000244 c015      	rjmp __i2c_delay2
                 _i2c_start:
000245 98b9      	cbi  __i2c_dir,__sda_bit
000246 98b8      	cbi  __i2c_dir,__scl_bit
000247 27ee      	clr  r30
000248 0000      	nop
000249 9bb1      	sbis __i2c_pin,__sda_bit
00024a 9508      	ret
00024b 9bb0      	sbis __i2c_pin,__scl_bit
00024c 9508      	ret
00024d d004      	rcall __i2c_delay1
00024e 9ab9      	sbi  __i2c_dir,__sda_bit
00024f d002      	rcall __i2c_delay1
000250 9ab8      	sbi  __i2c_dir,__scl_bit
000251 e0e1      	ldi  r30,1
                 __i2c_delay1:
000252 e062      	ldi  r22,2
000253 c007      	rjmp __i2c_delay2l
                 _i2c_stop:
000254 9ab9      	sbi  __i2c_dir,__sda_bit
000255 9ab8      	sbi  __i2c_dir,__scl_bit
000256 d003      	rcall __i2c_delay2
000257 98b8      	cbi  __i2c_dir,__scl_bit
000258 dff9      	rcall __i2c_delay1
000259 98b9      	cbi  __i2c_dir,__sda_bit
                 __i2c_delay2:
00025a e063      	ldi  r22,3
                 __i2c_delay2l:
00025b 956a      	dec  r22
00025c f7f1      	brne __i2c_delay2l
00025d 9508      	ret
                 _i2c_read:
00025e e078      	ldi  r23,8
                 __i2c_read0:
00025f 98b8      	cbi  __i2c_dir,__scl_bit
000260 dff1      	rcall __i2c_delay1
                 __i2c_read3:
000261 9bb0      	sbis __i2c_pin,__scl_bit
000262 cffe      	rjmp __i2c_read3
000263 dfee      	rcall __i2c_delay1
000264 9488      	clc
000265 99b1      	sbic __i2c_pin,__sda_bit
000266 9408      	sec
000267 9ab8      	sbi  __i2c_dir,__scl_bit
000268 dff1      	rcall __i2c_delay2
000269 1fee      	rol  r30
00026a 957a      	dec  r23
00026b f799      	brne __i2c_read0
00026c 2f7a      	mov  r23,r26
00026d 2377      	tst  r23
00026e f411      	brne __i2c_read1
00026f 98b9      	cbi  __i2c_dir,__sda_bit
000270 c001      	rjmp __i2c_read2
                 __i2c_read1:
000271 9ab9      	sbi  __i2c_dir,__sda_bit
                 __i2c_read2:
000272 dfdf      	rcall __i2c_delay1
000273 98b8      	cbi  __i2c_dir,__scl_bit
000274 dfe5      	rcall __i2c_delay2
000275 9ab8      	sbi  __i2c_dir,__scl_bit
000276 dfdb      	rcall __i2c_delay1
000277 98b9      	cbi  __i2c_dir,__sda_bit
000278 cfd9      	rjmp __i2c_delay1
                 
                 _i2c_write:
000279 e078      	ldi  r23,8
                 __i2c_write0:
00027a 0faa      	lsl  r26
00027b f410      	brcc __i2c_write1
00027c 98b9      	cbi  __i2c_dir,__sda_bit
00027d c001      	rjmp __i2c_write2
                 __i2c_write1:
00027e 9ab9      	sbi  __i2c_dir,__sda_bit
                 __i2c_write2:
00027f dfda      	rcall __i2c_delay2
000280 98b8      	cbi  __i2c_dir,__scl_bit
000281 dfd0      	rcall __i2c_delay1
                 __i2c_write3:
000282 9bb0      	sbis __i2c_pin,__scl_bit
000283 cffe      	rjmp __i2c_write3
000284 dfcd      	rcall __i2c_delay1
000285 9ab8      	sbi  __i2c_dir,__scl_bit
000286 957a      	dec  r23
000287 f791      	brne __i2c_write0
000288 98b9      	cbi  __i2c_dir,__sda_bit
000289 dfc8      	rcall __i2c_delay1
00028a 98b8      	cbi  __i2c_dir,__scl_bit
00028b dfce      	rcall __i2c_delay2
00028c e0e1      	ldi  r30,1
00028d 99b1      	sbic __i2c_pin,__sda_bit
00028e 27ee      	clr  r30
00028f 9ab8      	sbi  __i2c_dir,__scl_bit
000290 cfc1      	rjmp __i2c_delay1
                 
                 __ROUND_REPACK:
000291 2355      	TST  R21
000292 f442      	BRPL __REPACK
000293 3850      	CPI  R21,0x80
000294 f411      	BRNE __ROUND_REPACK0
000295 ffe0      	SBRS R30,0
000296 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000297 9631      	ADIW R30,1
000298 1f69      	ADC  R22,R25
000299 1f79      	ADC  R23,R25
00029a f06b      	BRVS __REPACK1
                 
                 __REPACK:
00029b e850      	LDI  R21,0x80
00029c 2757      	EOR  R21,R23
00029d f411      	BRNE __REPACK0
00029e 935f      	PUSH R21
00029f c073      	RJMP __ZERORES
                 __REPACK0:
0002a0 3f5f      	CPI  R21,0xFF
0002a1 f031      	BREQ __REPACK1
0002a2 0f66      	LSL  R22
0002a3 0c00      	LSL  R0
0002a4 9557      	ROR  R21
0002a5 9567      	ROR  R22
0002a6 2f75      	MOV  R23,R21
0002a7 9508      	RET
                 __REPACK1:
0002a8 935f      	PUSH R21
0002a9 2000      	TST  R0
0002aa f00a      	BRMI __REPACK2
0002ab c073      	RJMP __MAXRES
                 __REPACK2:
0002ac c06c      	RJMP __MINRES
                 
                 __UNPACK:
0002ad e850      	LDI  R21,0x80
0002ae 2e19      	MOV  R1,R25
0002af 2215      	AND  R1,R21
0002b0 0f88      	LSL  R24
0002b1 1f99      	ROL  R25
0002b2 2795      	EOR  R25,R21
0002b3 0f55      	LSL  R21
0002b4 9587      	ROR  R24
                 
                 __UNPACK1:
0002b5 e850      	LDI  R21,0x80
0002b6 2e07      	MOV  R0,R23
0002b7 2205      	AND  R0,R21
0002b8 0f66      	LSL  R22
0002b9 1f77      	ROL  R23
0002ba 2775      	EOR  R23,R21
0002bb 0f55      	LSL  R21
0002bc 9567      	ROR  R22
0002bd 9508      	RET
                 
                 __CFD1U:
0002be 9468      	SET
0002bf c001      	RJMP __CFD1U0
                 __CFD1:
0002c0 94e8      	CLT
                 __CFD1U0:
0002c1 935f      	PUSH R21
0002c2 dff2      	RCALL __UNPACK1
0002c3 3870      	CPI  R23,0x80
0002c4 f018      	BRLO __CFD10
0002c5 3f7f      	CPI  R23,0xFF
0002c6 f408      	BRCC __CFD10
0002c7 c04b      	RJMP __ZERORES
                 __CFD10:
0002c8 e156      	LDI  R21,22
0002c9 1b57      	SUB  R21,R23
0002ca f4aa      	BRPL __CFD11
0002cb 9551      	NEG  R21
0002cc 3058      	CPI  R21,8
0002cd f40e      	BRTC __CFD19
0002ce 3059      	CPI  R21,9
                 __CFD19:
0002cf f030      	BRLO __CFD17
0002d0 efef      	SER  R30
0002d1 efff      	SER  R31
0002d2 ef6f      	SER  R22
0002d3 e77f      	LDI  R23,0x7F
0002d4 f977      	BLD  R23,7
0002d5 c01a      	RJMP __CFD15
                 __CFD17:
0002d6 2777      	CLR  R23
0002d7 2355      	TST  R21
0002d8 f0b9      	BREQ __CFD15
                 __CFD18:
0002d9 0fee      	LSL  R30
0002da 1fff      	ROL  R31
0002db 1f66      	ROL  R22
0002dc 1f77      	ROL  R23
0002dd 955a      	DEC  R21
0002de f7d1      	BRNE __CFD18
0002df c010      	RJMP __CFD15
                 __CFD11:
0002e0 2777      	CLR  R23
                 __CFD12:
0002e1 3058      	CPI  R21,8
0002e2 f028      	BRLO __CFD13
0002e3 2fef      	MOV  R30,R31
0002e4 2ff6      	MOV  R31,R22
0002e5 2f67      	MOV  R22,R23
0002e6 5058      	SUBI R21,8
0002e7 cff9      	RJMP __CFD12
                 __CFD13:
0002e8 2355      	TST  R21
0002e9 f031      	BREQ __CFD15
                 __CFD14:
0002ea 9576      	LSR  R23
0002eb 9567      	ROR  R22
0002ec 95f7      	ROR  R31
0002ed 95e7      	ROR  R30
0002ee 955a      	DEC  R21
0002ef f7d1      	BRNE __CFD14
                 __CFD15:
0002f0 2000      	TST  R0
0002f1 f40a      	BRPL __CFD16
0002f2 d084      	RCALL __ANEGD1
                 __CFD16:
0002f3 915f      	POP  R21
0002f4 9508      	RET
                 
                 __CDF1U:
0002f5 9468      	SET
0002f6 c001      	RJMP __CDF1U0
                 __CDF1:
0002f7 94e8      	CLT
                 __CDF1U0:
0002f8 9730      	SBIW R30,0
0002f9 4060      	SBCI R22,0
0002fa 4070      	SBCI R23,0
0002fb f0b1      	BREQ __CDF10
0002fc 2400      	CLR  R0
0002fd f026      	BRTS __CDF11
0002fe 2377      	TST  R23
0002ff f412      	BRPL __CDF11
000300 9400      	COM  R0
000301 d075      	RCALL __ANEGD1
                 __CDF11:
000302 2e17      	MOV  R1,R23
000303 e17e      	LDI  R23,30
000304 2011      	TST  R1
                 __CDF12:
000305 f032      	BRMI __CDF13
000306 957a      	DEC  R23
000307 0fee      	LSL  R30
000308 1fff      	ROL  R31
000309 1f66      	ROL  R22
00030a 1c11      	ROL  R1
00030b cff9      	RJMP __CDF12
                 __CDF13:
00030c 2fef      	MOV  R30,R31
00030d 2ff6      	MOV  R31,R22
00030e 2d61      	MOV  R22,R1
00030f 935f      	PUSH R21
000310 df8a      	RCALL __REPACK
000311 915f      	POP  R21
                 __CDF10:
000312 9508      	RET
                 
                 __ZERORES:
000313 27ee      	CLR  R30
000314 27ff      	CLR  R31
000315 2766      	CLR  R22
000316 2777      	CLR  R23
000317 915f      	POP  R21
000318 9508      	RET
                 
                 __MINRES:
000319 efef      	SER  R30
00031a efff      	SER  R31
00031b e76f      	LDI  R22,0x7F
00031c ef7f      	SER  R23
00031d 915f      	POP  R21
00031e 9508      	RET
                 
                 __MAXRES:
00031f efef      	SER  R30
000320 efff      	SER  R31
000321 e76f      	LDI  R22,0x7F
000322 e77f      	LDI  R23,0x7F
000323 915f      	POP  R21
000324 9508      	RET
                 
                 __MULF12:
000325 935f      	PUSH R21
000326 df86      	RCALL __UNPACK
000327 3870      	CPI  R23,0x80
000328 f351      	BREQ __ZERORES
000329 3890      	CPI  R25,0x80
00032a f341      	BREQ __ZERORES
00032b 2401      	EOR  R0,R1
00032c 9408      	SEC
00032d 1f79      	ADC  R23,R25
00032e f423      	BRVC __MULF124
00032f f31c      	BRLT __ZERORES
                 __MULF125:
000330 2000      	TST  R0
000331 f33a      	BRMI __MINRES
000332 cfec      	RJMP __MAXRES
                 __MULF124:
000333 920f      	PUSH R0
000334 931f      	PUSH R17
000335 932f      	PUSH R18
000336 933f      	PUSH R19
000337 934f      	PUSH R20
000338 2711      	CLR  R17
000339 2722      	CLR  R18
00033a 2799      	CLR  R25
00033b 9f68      	MUL  R22,R24
00033c 01a0      	MOVW R20,R0
00033d 9f8f      	MUL  R24,R31
00033e 2d30      	MOV  R19,R0
00033f 0d41      	ADD  R20,R1
000340 1f59      	ADC  R21,R25
000341 9f6b      	MUL  R22,R27
000342 0d30      	ADD  R19,R0
000343 1d41      	ADC  R20,R1
000344 1f59      	ADC  R21,R25
000345 9f8e      	MUL  R24,R30
000346 d027      	RCALL __MULF126
000347 9fbf      	MUL  R27,R31
000348 d025      	RCALL __MULF126
000349 9f6a      	MUL  R22,R26
00034a d023      	RCALL __MULF126
00034b 9fbe      	MUL  R27,R30
00034c d01d      	RCALL __MULF127
00034d 9faf      	MUL  R26,R31
00034e d01b      	RCALL __MULF127
00034f 9fae      	MUL  R26,R30
000350 0d11      	ADD  R17,R1
000351 1f29      	ADC  R18,R25
000352 1f39      	ADC  R19,R25
000353 1f49      	ADC  R20,R25
000354 1f59      	ADC  R21,R25
000355 2fe3      	MOV  R30,R19
000356 2ff4      	MOV  R31,R20
000357 2f65      	MOV  R22,R21
000358 2f52      	MOV  R21,R18
000359 914f      	POP  R20
00035a 913f      	POP  R19
00035b 912f      	POP  R18
00035c 911f      	POP  R17
00035d 900f      	POP  R0
00035e 2366      	TST  R22
00035f f02a      	BRMI __MULF122
000360 0f55      	LSL  R21
000361 1fee      	ROL  R30
000362 1fff      	ROL  R31
000363 1f66      	ROL  R22
000364 c002      	RJMP __MULF123
                 __MULF122:
000365 9573      	INC  R23
000366 f24b      	BRVS __MULF125
                 __MULF123:
000367 df29      	RCALL __ROUND_REPACK
000368 915f      	POP  R21
000369 9508      	RET
                 
                 __MULF127:
00036a 0d10      	ADD  R17,R0
00036b 1d21      	ADC  R18,R1
00036c 1f39      	ADC  R19,R25
00036d c002      	RJMP __MULF128
                 __MULF126:
00036e 0d20      	ADD  R18,R0
00036f 1d31      	ADC  R19,R1
                 __MULF128:
000370 1f49      	ADC  R20,R25
000371 1f59      	ADC  R21,R25
000372 9508      	RET
                 
                 __ANEGW1:
000373 95f1      	NEG  R31
000374 95e1      	NEG  R30
000375 40f0      	SBCI R31,0
000376 9508      	RET
                 
                 __ANEGD1:
000377 95f0      	COM  R31
000378 9560      	COM  R22
000379 9570      	COM  R23
00037a 95e1      	NEG  R30
00037b 4fff      	SBCI R31,-1
00037c 4f6f      	SBCI R22,-1
00037d 4f7f      	SBCI R23,-1
00037e 9508      	RET
                 
                 __CWD1:
00037f 2f6f      	MOV  R22,R31
000380 0f66      	ADD  R22,R22
000381 0b66      	SBC  R22,R22
000382 2f76      	MOV  R23,R22
000383 9508      	RET
                 
                 __MULW12U:
000384 9ffa      	MUL  R31,R26
000385 2df0      	MOV  R31,R0
000386 9feb      	MUL  R30,R27
000387 0df0      	ADD  R31,R0
000388 9fea      	MUL  R30,R26
000389 2de0      	MOV  R30,R0
00038a 0df1      	ADD  R31,R1
00038b 9508      	RET
                 
                 __MULW12:
00038c d02a      	RCALL __CHKSIGNW
00038d dff6      	RCALL __MULW12U
00038e f40e      	BRTC __MULW121
00038f dfe3      	RCALL __ANEGW1
                 __MULW121:
000390 9508      	RET
                 
                 __DIVW21U:
000391 2400      	CLR  R0
000392 2411      	CLR  R1
000393 e190      	LDI  R25,16
                 __DIVW21U1:
000394 0faa      	LSL  R26
000395 1fbb      	ROL  R27
000396 1c00      	ROL  R0
000397 1c11      	ROL  R1
000398 1a0e      	SUB  R0,R30
000399 0a1f      	SBC  R1,R31
00039a f418      	BRCC __DIVW21U2
00039b 0e0e      	ADD  R0,R30
00039c 1e1f      	ADC  R1,R31
00039d c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00039e 60a1      	SBR  R26,1
                 __DIVW21U3:
00039f 959a      	DEC  R25
0003a0 f799      	BRNE __DIVW21U1
0003a1 01fd      	MOVW R30,R26
0003a2 01d0      	MOVW R26,R0
0003a3 9508      	RET
                 
                 __DIVW21:
0003a4 d012      	RCALL __CHKSIGNW
0003a5 dfeb      	RCALL __DIVW21U
0003a6 f40e      	BRTC __DIVW211
0003a7 dfcb      	RCALL __ANEGW1
                 __DIVW211:
0003a8 9508      	RET
                 
                 __MODW21:
0003a9 94e8      	CLT
0003aa ffb7      	SBRS R27,7
0003ab c004      	RJMP __MODW211
0003ac 95a0      	COM  R26
0003ad 95b0      	COM  R27
0003ae 9611      	ADIW R26,1
0003af 9468      	SET
                 __MODW211:
0003b0 fdf7      	SBRC R31,7
0003b1 dfc1      	RCALL __ANEGW1
0003b2 dfde      	RCALL __DIVW21U
0003b3 01fd      	MOVW R30,R26
0003b4 f40e      	BRTC __MODW212
0003b5 dfbd      	RCALL __ANEGW1
                 __MODW212:
0003b6 9508      	RET
                 
                 __CHKSIGNW:
0003b7 94e8      	CLT
0003b8 fff7      	SBRS R31,7
0003b9 c002      	RJMP __CHKSW1
0003ba dfb8      	RCALL __ANEGW1
0003bb 9468      	SET
                 __CHKSW1:
0003bc ffb7      	SBRS R27,7
0003bd c006      	RJMP __CHKSW2
0003be 95a0      	COM  R26
0003bf 95b0      	COM  R27
0003c0 9611      	ADIW R26,1
0003c1 f800      	BLD  R0,0
0003c2 9403      	INC  R0
0003c3 fa00      	BST  R0,0
                 __CHKSW2:
0003c4 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega64A register use summary:
r0 :  40 r1 :  18 r2 :   0 r3 :   0 r4 :  21 r5 :   8 r6 :   1 r7 :   1 
r8 :   4 r9 :   4 r10:   0 r11:   2 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   9 r18:   7 r19:   8 r20:   8 r21:  44 r22:  36 r23:  36 
r24:  13 r25:  22 r26:  86 r27:  20 r28:   3 r29:   1 r30: 170 r31:  56 
x  :   3 y  :  24 z  :   8 
Registers used: 27 out of 35 (77.1%)

ATmega64A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  16 add   :  10 
adiw  :   5 and   :   2 andi  :   6 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   3 brcs  :   0 break :   0 breq  :   9 
brge  :   5 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   4 
brlt  :   3 brmi  :   4 brne  :  14 brpl  :   4 brsh  :   0 brtc  :   4 
brts  :   2 brvc  :   1 brvs  :   2 bset  :   0 bst   :   1 call  :  53 
cbi   :  25 cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 
clr   :  21 cls   :   0 clt   :   5 clv   :   0 clz   :   0 com   :   8 
cp    :   8 cpc   :   7 cpi   :  11 cpse  :   0 dec   :   9 des   :   0 
eor   :   4 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   8 inc   :   4 jmp   :  42 ld    :   9 ldd   :   6 ldi   :  85 
lds   :   0 lpm   :   7 lsl   :  11 lsr   :   1 mov   :  29 movw  :  22 
mul   :  12 muls  :   0 mulsu :   0 neg   :   4 nop   :   1 or    :   2 
ori   :   2 out   :  45 pop   :  13 push  :  12 rcall :  56 ret   :  31 
reti  :   0 rjmp  :  35 rol   :  15 ror   :   7 sbc   :   4 sbci  :   8 
sbi   :  20 sbic  :   2 sbis  :   4 sbiw  :   5 sbr   :   1 sbrc  :   2 
sbrs  :   4 sec   :   2 seh   :   0 sei   :   0 sen   :   0 ser   :   8 
ses   :   0 set   :   5 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  13 std   :   0 sts   :  25 sub   :   4 subi  :   8 swap  :   2 
tst   :  10 wdr   :   0 
Instructions used: 73 out of 116 (62.9%)

ATmega64A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00078a   1912     18   1930   65536   2.9%
[.dseg] 0x000100 0x000504      0      4      4    4096   0.1%
[.eseg] 0x000000 0x000000      0      0      0    2048   0.0%

Assembly complete, 0 errors, 7 warnings
