Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "G:/GitRepositories/8th Semester/Architecture Lab 2020/HW 1/HW1_9532250/SRR_test6_isim_beh.exe" -prj "G:/GitRepositories/8th Semester/Architecture Lab 2020/HW 1/HW1_9532250/SRR_test6_beh.prj" "work.SRR_test6" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "G:/GitRepositories/8th Semester/Architecture Lab 2020/HW 1/HW1_9532250/DFF.v" into library work
Analyzing Verilog file "G:/GitRepositories/8th Semester/Architecture Lab 2020/HW 1/HW1_9532250/SRR_8_bit.v" into library work
Analyzing Verilog file "G:/GitRepositories/8th Semester/Architecture Lab 2020/HW 1/HW1_9532250/SRR_test6.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module DFF
Compiling module SRR_8_bit
Compiling module SRR_test6
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable G:/GitRepositories/8th Semester/Architecture Lab 2020/HW 1/HW1_9532250/SRR_test6_isim_beh.exe
Fuse Memory Usage: 27584 KB
Fuse CPU Usage: 374 ms
