// Seed: 1501565390
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output supply1 id_2
    , id_4
);
  reg id_5;
  module_0(
      id_4, id_4, id_4, id_4
  );
  always #(id_5) begin
    id_5 <= 1'b0;
  end
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1
);
  wire id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3
  );
endmodule
