// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv2D_HW_Conv2D_HW_Pipeline_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        acc_3_25,
        acc_2_24,
        acc_1_23,
        acc_0_21,
        acc_3_3_out,
        acc_3_3_out_ap_vld,
        acc_2_3_out,
        acc_2_3_out_ap_vld,
        acc_1_3_out,
        acc_1_3_out_ap_vld,
        acc_0_32_out,
        acc_0_32_out_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] acc_3_25;
input  [31:0] acc_2_24;
input  [31:0] acc_1_23;
input  [31:0] acc_0_21;
output  [31:0] acc_3_3_out;
output   acc_3_3_out_ap_vld;
output  [31:0] acc_2_3_out;
output   acc_2_3_out_ap_vld;
output  [31:0] acc_1_3_out;
output   acc_1_3_out_ap_vld;
output  [31:0] acc_0_32_out;
output   acc_0_32_out_ap_vld;

reg ap_idle;
reg acc_3_3_out_ap_vld;
reg acc_2_3_out_ap_vld;
reg acc_1_3_out_ap_vld;
reg acc_0_32_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] exitcond6811_fu_146_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [2:0] empty_fu_46;
wire   [2:0] empty_78_fu_152_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_p_load;
reg   [31:0] acc_0_32_fu_50;
wire   [1:0] empty_79_fu_158_p1;
reg   [31:0] acc_1_3_fu_54;
reg   [31:0] acc_2_3_fu_58;
reg   [31:0] acc_3_3_fu_62;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_done_reg = 1'b0;
end

Conv2D_HW_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if (((empty_79_fu_158_p1 == 2'd0) & (exitcond6811_fu_146_p2 == 1'd0))) begin
            acc_0_32_fu_50 <= 32'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            acc_0_32_fu_50 <= acc_0_21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if (((empty_79_fu_158_p1 == 2'd1) & (exitcond6811_fu_146_p2 == 1'd0))) begin
            acc_1_3_fu_54 <= 32'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            acc_1_3_fu_54 <= acc_1_23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if (((empty_79_fu_158_p1 == 2'd2) & (exitcond6811_fu_146_p2 == 1'd0))) begin
            acc_2_3_fu_58 <= 32'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            acc_2_3_fu_58 <= acc_2_24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if (((empty_79_fu_158_p1 == 2'd3) & (exitcond6811_fu_146_p2 == 1'd0))) begin
            acc_3_3_fu_62 <= 32'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            acc_3_3_fu_62 <= acc_3_25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        if ((exitcond6811_fu_146_p2 == 1'd0)) begin
            empty_fu_46 <= empty_78_fu_152_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            empty_fu_46 <= 3'd0;
        end
    end
end

always @ (*) begin
    if (((exitcond6811_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        acc_0_32_out_ap_vld = 1'b1;
    end else begin
        acc_0_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond6811_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        acc_1_3_out_ap_vld = 1'b1;
    end else begin
        acc_1_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond6811_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        acc_2_3_out_ap_vld = 1'b1;
    end else begin
        acc_2_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond6811_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        acc_3_3_out_ap_vld = 1'b1;
    end else begin
        acc_3_3_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start_int == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond6811_fu_146_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_p_load = 3'd0;
    end else begin
        ap_sig_allocacmp_p_load = empty_fu_46;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_32_out = acc_0_32_fu_50;

assign acc_1_3_out = acc_1_3_fu_54;

assign acc_2_3_out = acc_2_3_fu_58;

assign acc_3_3_out = acc_3_3_fu_62;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_78_fu_152_p2 = (ap_sig_allocacmp_p_load + 3'd1);

assign empty_79_fu_158_p1 = ap_sig_allocacmp_p_load[1:0];

assign exitcond6811_fu_146_p2 = ((ap_sig_allocacmp_p_load == 3'd4) ? 1'b1 : 1'b0);

endmodule //Conv2D_HW_Conv2D_HW_Pipeline_3
