#! /classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1560-g899d45923)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/system.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/va_math.vpi";
:vpi_module "/classes/c2s2/install/bare-pkgs/x86_64-rhel7/pkgs/oss-cad-suite-20220907/lib/ivl/v2009.vpi";
S_0x7f8ee9f52180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f8ee9f7d120 .scope module, "top" "top" 3 5;
 .timescale 0 0;
P_0x7f8ee9f78b90 .param/l "ADDR_SIZE" 0 3 7, +C4<00000000000000000000000000000100>;
P_0x7f8ee9f78bd0 .param/l "PAYLOAD_SIZE" 0 3 8, +C4<00000000000000000000000000001001>;
v0x7f8ee9fa7e20_0 .var "clk", 0 0;
v0x7f8ee9fa7ee0_0 .var "rec_msg", 13 0;
v0x7f8ee9fa7fb0_0 .var "reset", 0 0;
v0x7f8ee9fa80b0_0 .net "send_msg", 13 0, v0x7f8ee9fa7c00_0;  1 drivers
S_0x7f8ee9f8e2e0 .scope module, "config_reg" "ConfigRegVRTL" 3 17, 4 3 0, S_0x7f8ee9f7d120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 14 "rec_msg";
    .port_info 3 /OUTPUT 14 "send_msg";
P_0x7f8ee9f51ea0 .param/l "ADDR_SIZE" 0 4 6, +C4<00000000000000000000000000000100>;
P_0x7f8ee9f51ee0 .param/l "CONFIG_ADDR" 0 4 8, C4<0000>;
P_0x7f8ee9f51f20 .param/l "PAYLOAD_SIZE" 0 4 7, +C4<00000000000000000000000000001001>;
v0x7f8ee9f53270_0 .var "addr", 3 0;
v0x7f8ee9fa7860_0 .net "clk", 0 0, v0x7f8ee9fa7e20_0;  1 drivers
v0x7f8ee9fa7920_0 .var "payload", 8 0;
v0x7f8ee9fa7a10_0 .net "rec_msg", 13 0, v0x7f8ee9fa7ee0_0;  1 drivers
v0x7f8ee9fa7af0_0 .net "reset", 0 0, v0x7f8ee9fa7fb0_0;  1 drivers
v0x7f8ee9fa7c00_0 .var "send_msg", 13 0;
v0x7f8ee9fa7ce0_0 .var "success", 0 0;
E_0x7f8ee9f8a570 .event anyedge, v0x7f8ee9fa7a10_0;
E_0x7f8ee9f8ad60 .event posedge, v0x7f8ee9fa7860_0;
    .scope S_0x7f8ee9f8e2e0;
T_0 ;
    %wait E_0x7f8ee9f8ad60;
    %load/vec4 v0x7f8ee9fa7af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x7f8ee9fa7c00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8ee9f53270_0;
    %load/vec4 v0x7f8ee9fa7ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8ee9fa7920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8ee9fa7c00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8ee9f8e2e0;
T_1 ;
    %wait E_0x7f8ee9f8a570;
    %load/vec4 v0x7f8ee9fa7a10_0;
    %parti/s 4, 10, 5;
    %cmpi/e 0, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_1.2, 4;
    %load/vec4 v0x7f8ee9fa7a10_0;
    %parti/s 1, 9, 5;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f8ee9fa7a10_0;
    %parti/s 4, 10, 5;
    %store/vec4 v0x7f8ee9f53270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ee9fa7ce0_0, 0, 1;
    %load/vec4 v0x7f8ee9fa7a10_0;
    %parti/s 9, 0, 2;
    %store/vec4 v0x7f8ee9fa7920_0, 0, 9;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8ee9f53270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ee9fa7ce0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f8ee9fa7920_0, 0, 9;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8ee9f7d120;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ee9fa7e20_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x7f8ee9f7d120;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7f8ee9fa7e20_0;
    %inv;
    %store/vec4 v0x7f8ee9fa7e20_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8ee9f7d120;
T_4 ;
    %vpi_call/w 3 26 "$dumpfile", "ConfigRegVRTLTest.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8ee9fa7fb0_0, 0, 1;
    %pushi/vec4 511, 0, 14;
    %store/vec4 v0x7f8ee9fa7ee0_0, 0, 14;
    %delay 11, 0;
    %vpi_call/w 3 32 "$display", "TEST 1 (reset): rec_msg = %b,  send_msg= %b", v0x7f8ee9fa7ee0_0, v0x7f8ee9fa80b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ee9fa7fb0_0, 0, 1;
    %pushi/vec4 341, 0, 14;
    %store/vec4 v0x7f8ee9fa7ee0_0, 0, 14;
    %delay 10, 0;
    %vpi_call/w 3 38 "$display", "TEST 2 (addr matches, write): rec_msg = %b,  send_msg= %b", v0x7f8ee9fa7ee0_0, v0x7f8ee9fa80b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ee9fa7fb0_0, 0, 1;
    %pushi/vec4 85, 0, 14;
    %store/vec4 v0x7f8ee9fa7ee0_0, 0, 14;
    %delay 10, 0;
    %vpi_call/w 3 44 "$display", "TEST 3 (addr matches, no write): rec_msg = %b,  send_msg= %b", v0x7f8ee9fa7ee0_0, v0x7f8ee9fa80b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ee9fa7fb0_0, 0, 1;
    %pushi/vec4 2901, 0, 14;
    %store/vec4 v0x7f8ee9fa7ee0_0, 0, 14;
    %delay 10, 0;
    %vpi_call/w 3 50 "$display", "TEST 4 (addr doesn't match, write): rec_msg = %b,  send_msg= %b", v0x7f8ee9fa7ee0_0, v0x7f8ee9fa80b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8ee9fa7fb0_0, 0, 1;
    %pushi/vec4 2645, 0, 14;
    %store/vec4 v0x7f8ee9fa7ee0_0, 0, 14;
    %delay 10, 0;
    %vpi_call/w 3 56 "$display", "TEST 5 (addr doesn't match, no write): rec_msg = %b,  send_msg= %b", v0x7f8ee9fa7ee0_0, v0x7f8ee9fa80b0_0 {0 0 0};
    %vpi_call/w 3 60 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "ConfigRegVRTLTest.v";
    "./ConfigRegVRTL.v";
