--------------------------------------------------------------------------------
Release 6.1i Trace G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml chrono48_stop3
chrono48_stop3.ncd -o chrono48_stop3.twr chrono48_stop3.pcf


Design file:              chrono48_stop3.ncd
Physical constraint file: chrono48_stop3.pcf
Device,speed:             xc2s200,-6 (PRODUCTION 1.27 2003-06-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
rx_uc       |    0.155(R)|    1.350(R)|clk25mhz          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
DACout      |   14.561(R)|clk25mhz          |   0.000|
tx_uc       |   17.450(R)|clk25mhz          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   28.525|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |clk100mhz      |    7.729|
dev_addr<0>    |tx_uc          |   12.486|
dev_addr<1>    |tx_uc          |   12.028|
dev_addr<2>    |tx_uc          |   11.045|
dev_addr<3>    |tx_uc          |   10.903|
---------------+---------------+---------+

Analysis completed Fri Jul 18 09:55:54 2014
--------------------------------------------------------------------------------

Peak Memory Usage: 59 MB
