CAPI=1

[main]
description = VScale - A Verilog version of Z-Scale RISC-V CPU

[verilog]
src_files =
 wb_vscale.v
 vscale_alu.v
 vscale_csr_file.v
 vscale_ctrl.v
 vscale_imm_gen.v
 vscale_mul_div.v
 vscale_PC_mux.v
 vscale_pipeline.v
 vscale_regfile.v
 vscale_src_a_mux.v
 vscale_src_b_mux.v

include_files =
 vscale_csr_addr_map.vh
 vscale_ctrl_constants.vh
 rv32_opcodes.vh
 vscale_md_constants.vh
 vscale_alu_ops.vh

[provider]
name = github
user = heshamelmatary
repo = wb_riscvscale
