{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "_U0_pt__U1":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U101_pt__U102":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U10_pt__U11":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U110_pt__U111":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U112_pt__U113":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U114_pt__U115":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U130_pt__U131":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U133_pt__U134":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U135_pt__U136":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U148_pt__U149":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U151_pt__U152":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U154_pt__U155":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U165_pt__U166":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U168_pt__U169":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U177_pt__U178":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U180_pt__U181":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U187_pt__U188":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U190_pt__U191":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U195_pt__U196":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U198_pt__U199":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U201_pt__U202":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U211_pt__U212":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U214_pt__U215":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U217_pt__U218":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U221_pt__U222":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U224_pt__U225":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U239_pt__U240":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U241_pt__U242":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U243_pt__U244":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U246_pt__U247":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U249_pt__U250":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U253_pt__U254":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U257_pt__U258":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U262_pt__U263":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U267_pt__U268":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U26_pt__U27":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U273_pt__U274":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U279_pt__U280":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U286_pt__U287":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U293_pt__U294":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U29_pt__U30":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U2_pt__U3":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U301_pt__U302":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U309_pt__U310":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U325_pt__U326":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U32_pt__U33":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U341_pt__U342":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U345_pt__U346":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U347_pt__U348":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U361_pt__U362":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U364_pt__U365":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U367_pt__U368":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U36_pt__U37":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U379_pt__U380":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U382_pt__U383":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U392_pt__U393":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U395_pt__U396":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U403_pt__U404":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U406_pt__U407":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U40_pt__U41":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U412_pt__U413":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U414_pt__U415":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U417_pt__U418":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U420_pt__U421":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U424_pt__U425":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U428_pt__U429":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U433_pt__U434":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U438_pt__U439":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U444_pt__U445":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U450_pt__U451":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U457_pt__U458":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U45_pt__U46":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U464_pt__U465":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U472_pt__U473":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U480_pt__U481":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U489_pt__U490":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U498_pt__U499":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U4_pt__U5":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U50_pt__U51":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U515_pt__U516":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U518_pt__U519":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U520_pt__U521":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U534_pt__U535":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U537_pt__U538":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U540_pt__U541":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U552_pt__U553":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U555_pt__U556":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U565_pt__U566":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U568_pt__U569":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U56_pt__U57":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U576_pt__U577":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U579_pt__U580":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U585_pt__U586":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U588_pt__U589":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U592_pt__U593":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U595_pt__U596":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U611_pt__U612":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U613_pt__U614":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U62_pt__U63":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U69_pt__U70":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U6_pt__U7":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U76_pt__U77":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U84_pt__U85":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U8_pt__U9":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "_U92_pt__U93":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "aff__U100":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U103":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U107":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U109":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U111":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U102":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U104":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U106":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U102.out","add_all__U112.in0"],
          ["mul_d1__U104.out","add_all__U112.in1"],
          ["add_all__U113.in0","add_all__U112.out"],
          ["mul_d2__U106.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["mul_d3__U108.out","add_all__U114.in1"],
          ["add_all__U115.in0","add_all__U114.out"],
          ["mul_d4__U110.out","add_all__U115.in1"],
          ["add_all__U116.in0","add_all__U115.out"],
          ["const_term_U111.out","add_all__U116.in1"],
          ["self.out","add_all__U116.out"],
          ["mul_d0__U102.in0","coeff_0_U101.out"],
          ["mul_d1__U104.in0","coeff_1_U103.out"],
          ["mul_d2__U106.in0","coeff_2_U105.out"],
          ["mul_d3__U108.in0","coeff_3_U107.out"],
          ["mul_d4__U110.in0","coeff_4_U109.out"],
          ["self.d.0","mul_d0__U102.in1"],
          ["self.d.1","mul_d1__U104.in1"],
          ["self.d.2","mul_d2__U106.in1"],
          ["self.d.3","mul_d3__U108.in1"],
          ["self.d.4","mul_d4__U110.in1"]
        ]
      },
      "aff__U1009":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1022":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1023":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1010":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1012":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1014":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1016":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1018":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1020":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1011":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1013":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1015":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1017":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1019":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1011.out","add_all__U1021.in0"],
          ["mul_d1__U1013.out","add_all__U1021.in1"],
          ["add_all__U1022.in0","add_all__U1021.out"],
          ["mul_d2__U1015.out","add_all__U1022.in1"],
          ["add_all__U1023.in0","add_all__U1022.out"],
          ["mul_d3__U1017.out","add_all__U1023.in1"],
          ["add_all__U1024.in0","add_all__U1023.out"],
          ["mul_d4__U1019.out","add_all__U1024.in1"],
          ["add_all__U1025.in0","add_all__U1024.out"],
          ["const_term_U1020.out","add_all__U1025.in1"],
          ["self.out","add_all__U1025.out"],
          ["mul_d0__U1011.in0","coeff_0_U1010.out"],
          ["mul_d1__U1013.in0","coeff_1_U1012.out"],
          ["mul_d2__U1015.in0","coeff_2_U1014.out"],
          ["mul_d3__U1017.in0","coeff_3_U1016.out"],
          ["mul_d4__U1019.in0","coeff_4_U1018.out"],
          ["self.d.0","mul_d0__U1011.in1"],
          ["self.d.1","mul_d1__U1013.in1"],
          ["self.d.2","mul_d2__U1015.in1"],
          ["self.d.3","mul_d3__U1017.in1"],
          ["self.d.4","mul_d4__U1019.in1"]
        ]
      },
      "aff__U1027":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1039":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1040":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1041":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1042":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1043":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1028":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1030":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1032":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1034":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1036":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1038":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1029":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1031":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1033":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1035":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1037":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1029.out","add_all__U1039.in0"],
          ["mul_d1__U1031.out","add_all__U1039.in1"],
          ["add_all__U1040.in0","add_all__U1039.out"],
          ["mul_d2__U1033.out","add_all__U1040.in1"],
          ["add_all__U1041.in0","add_all__U1040.out"],
          ["mul_d3__U1035.out","add_all__U1041.in1"],
          ["add_all__U1042.in0","add_all__U1041.out"],
          ["mul_d4__U1037.out","add_all__U1042.in1"],
          ["add_all__U1043.in0","add_all__U1042.out"],
          ["const_term_U1038.out","add_all__U1043.in1"],
          ["self.out","add_all__U1043.out"],
          ["mul_d0__U1029.in0","coeff_0_U1028.out"],
          ["mul_d1__U1031.in0","coeff_1_U1030.out"],
          ["mul_d2__U1033.in0","coeff_2_U1032.out"],
          ["mul_d3__U1035.in0","coeff_3_U1034.out"],
          ["mul_d4__U1037.in0","coeff_4_U1036.out"],
          ["self.d.0","mul_d0__U1029.in1"],
          ["self.d.1","mul_d1__U1031.in1"],
          ["self.d.2","mul_d2__U1033.in1"],
          ["self.d.3","mul_d3__U1035.in1"],
          ["self.d.4","mul_d4__U1037.in1"]
        ]
      },
      "aff__U1045":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1057":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1058":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1059":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1060":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1061":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1046":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1048":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1050":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1054":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1056":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1047":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1049":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1051":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1053":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1055":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1047.out","add_all__U1057.in0"],
          ["mul_d1__U1049.out","add_all__U1057.in1"],
          ["add_all__U1058.in0","add_all__U1057.out"],
          ["mul_d2__U1051.out","add_all__U1058.in1"],
          ["add_all__U1059.in0","add_all__U1058.out"],
          ["mul_d3__U1053.out","add_all__U1059.in1"],
          ["add_all__U1060.in0","add_all__U1059.out"],
          ["mul_d4__U1055.out","add_all__U1060.in1"],
          ["add_all__U1061.in0","add_all__U1060.out"],
          ["const_term_U1056.out","add_all__U1061.in1"],
          ["self.out","add_all__U1061.out"],
          ["mul_d0__U1047.in0","coeff_0_U1046.out"],
          ["mul_d1__U1049.in0","coeff_1_U1048.out"],
          ["mul_d2__U1051.in0","coeff_2_U1050.out"],
          ["mul_d3__U1053.in0","coeff_3_U1052.out"],
          ["mul_d4__U1055.in0","coeff_4_U1054.out"],
          ["self.d.0","mul_d0__U1047.in1"],
          ["self.d.1","mul_d1__U1049.in1"],
          ["self.d.2","mul_d2__U1051.in1"],
          ["self.d.3","mul_d3__U1053.in1"],
          ["self.d.4","mul_d4__U1055.in1"]
        ]
      },
      "aff__U1063":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1075":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1076":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1077":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1078":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1079":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1064":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1068":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1070":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1072":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1065":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1067":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1069":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1071":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1073":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1065.out","add_all__U1075.in0"],
          ["mul_d1__U1067.out","add_all__U1075.in1"],
          ["add_all__U1076.in0","add_all__U1075.out"],
          ["mul_d2__U1069.out","add_all__U1076.in1"],
          ["add_all__U1077.in0","add_all__U1076.out"],
          ["mul_d3__U1071.out","add_all__U1077.in1"],
          ["add_all__U1078.in0","add_all__U1077.out"],
          ["mul_d4__U1073.out","add_all__U1078.in1"],
          ["add_all__U1079.in0","add_all__U1078.out"],
          ["const_term_U1074.out","add_all__U1079.in1"],
          ["self.out","add_all__U1079.out"],
          ["mul_d0__U1065.in0","coeff_0_U1064.out"],
          ["mul_d1__U1067.in0","coeff_1_U1066.out"],
          ["mul_d2__U1069.in0","coeff_2_U1068.out"],
          ["mul_d3__U1071.in0","coeff_3_U1070.out"],
          ["mul_d4__U1073.in0","coeff_4_U1072.out"],
          ["self.d.0","mul_d0__U1065.in1"],
          ["self.d.1","mul_d1__U1067.in1"],
          ["self.d.2","mul_d2__U1069.in1"],
          ["self.d.3","mul_d3__U1071.in1"],
          ["self.d.4","mul_d4__U1073.in1"]
        ]
      },
      "aff__U1081":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1095":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1096":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1097":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1082":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1084":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1086":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1088":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1090":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1092":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1083":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1085":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1091":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1083.out","add_all__U1093.in0"],
          ["mul_d1__U1085.out","add_all__U1093.in1"],
          ["add_all__U1094.in0","add_all__U1093.out"],
          ["mul_d2__U1087.out","add_all__U1094.in1"],
          ["add_all__U1095.in0","add_all__U1094.out"],
          ["mul_d3__U1089.out","add_all__U1095.in1"],
          ["add_all__U1096.in0","add_all__U1095.out"],
          ["mul_d4__U1091.out","add_all__U1096.in1"],
          ["add_all__U1097.in0","add_all__U1096.out"],
          ["const_term_U1092.out","add_all__U1097.in1"],
          ["self.out","add_all__U1097.out"],
          ["mul_d0__U1083.in0","coeff_0_U1082.out"],
          ["mul_d1__U1085.in0","coeff_1_U1084.out"],
          ["mul_d2__U1087.in0","coeff_2_U1086.out"],
          ["mul_d3__U1089.in0","coeff_3_U1088.out"],
          ["mul_d4__U1091.in0","coeff_4_U1090.out"],
          ["self.d.0","mul_d0__U1083.in1"],
          ["self.d.1","mul_d1__U1085.in1"],
          ["self.d.2","mul_d2__U1087.in1"],
          ["self.d.3","mul_d3__U1089.in1"],
          ["self.d.4","mul_d4__U1091.in1"]
        ]
      },
      "aff__U1099":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U1100":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U1102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U1104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U1106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1110":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U1101":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U1103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U1105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U1107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U1101.out","add_all__U1111.in0"],
          ["mul_d1__U1103.out","add_all__U1111.in1"],
          ["add_all__U1112.in0","add_all__U1111.out"],
          ["mul_d2__U1105.out","add_all__U1112.in1"],
          ["add_all__U1113.in0","add_all__U1112.out"],
          ["mul_d3__U1107.out","add_all__U1113.in1"],
          ["add_all__U1114.in0","add_all__U1113.out"],
          ["mul_d4__U1109.out","add_all__U1114.in1"],
          ["add_all__U1115.in0","add_all__U1114.out"],
          ["const_term_U1110.out","add_all__U1115.in1"],
          ["self.out","add_all__U1115.out"],
          ["mul_d0__U1101.in0","coeff_0_U1100.out"],
          ["mul_d1__U1103.in0","coeff_1_U1102.out"],
          ["mul_d2__U1105.in0","coeff_2_U1104.out"],
          ["mul_d3__U1107.in0","coeff_3_U1106.out"],
          ["mul_d4__U1109.in0","coeff_4_U1108.out"],
          ["self.d.0","mul_d0__U1101.in1"],
          ["self.d.1","mul_d1__U1103.in1"],
          ["self.d.2","mul_d2__U1105.in1"],
          ["self.d.3","mul_d3__U1107.in1"],
          ["self.d.4","mul_d4__U1109.in1"]
        ]
      },
      "aff__U118":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U130":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U131":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U132":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U133":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U134":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U119":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U121":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U123":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U125":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U127":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U124":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U126":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U128":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U120.out","add_all__U130.in0"],
          ["mul_d1__U122.out","add_all__U130.in1"],
          ["add_all__U131.in0","add_all__U130.out"],
          ["mul_d2__U124.out","add_all__U131.in1"],
          ["add_all__U132.in0","add_all__U131.out"],
          ["mul_d3__U126.out","add_all__U132.in1"],
          ["add_all__U133.in0","add_all__U132.out"],
          ["mul_d4__U128.out","add_all__U133.in1"],
          ["add_all__U134.in0","add_all__U133.out"],
          ["const_term_U129.out","add_all__U134.in1"],
          ["self.out","add_all__U134.out"],
          ["mul_d0__U120.in0","coeff_0_U119.out"],
          ["mul_d1__U122.in0","coeff_1_U121.out"],
          ["mul_d2__U124.in0","coeff_2_U123.out"],
          ["mul_d3__U126.in0","coeff_3_U125.out"],
          ["mul_d4__U128.in0","coeff_4_U127.out"],
          ["self.d.0","mul_d0__U120.in1"],
          ["self.d.1","mul_d1__U122.in1"],
          ["self.d.2","mul_d2__U124.in1"],
          ["self.d.3","mul_d3__U126.in1"],
          ["self.d.4","mul_d4__U128.in1"]
        ]
      },
      "aff__U138":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U150":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U151":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U152":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U153":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U154":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U139":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U149":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U140":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U146":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U148":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U140.out","add_all__U150.in0"],
          ["mul_d1__U142.out","add_all__U150.in1"],
          ["add_all__U151.in0","add_all__U150.out"],
          ["mul_d2__U144.out","add_all__U151.in1"],
          ["add_all__U152.in0","add_all__U151.out"],
          ["mul_d3__U146.out","add_all__U152.in1"],
          ["add_all__U153.in0","add_all__U152.out"],
          ["mul_d4__U148.out","add_all__U153.in1"],
          ["add_all__U154.in0","add_all__U153.out"],
          ["const_term_U149.out","add_all__U154.in1"],
          ["self.out","add_all__U154.out"],
          ["mul_d0__U140.in0","coeff_0_U139.out"],
          ["mul_d1__U142.in0","coeff_1_U141.out"],
          ["mul_d2__U144.in0","coeff_2_U143.out"],
          ["mul_d3__U146.in0","coeff_3_U145.out"],
          ["mul_d4__U148.in0","coeff_4_U147.out"],
          ["self.d.0","mul_d0__U140.in1"],
          ["self.d.1","mul_d1__U142.in1"],
          ["self.d.2","mul_d2__U144.in1"],
          ["self.d.3","mul_d3__U146.in1"],
          ["self.d.4","mul_d4__U148.in1"]
        ]
      },
      "aff__U156":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U171":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U172":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U157":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U165":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U158":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U162":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U158.out","add_all__U168.in0"],
          ["mul_d1__U160.out","add_all__U168.in1"],
          ["add_all__U169.in0","add_all__U168.out"],
          ["mul_d2__U162.out","add_all__U169.in1"],
          ["add_all__U170.in0","add_all__U169.out"],
          ["mul_d3__U164.out","add_all__U170.in1"],
          ["add_all__U171.in0","add_all__U170.out"],
          ["mul_d4__U166.out","add_all__U171.in1"],
          ["add_all__U172.in0","add_all__U171.out"],
          ["const_term_U167.out","add_all__U172.in1"],
          ["self.out","add_all__U172.out"],
          ["mul_d0__U158.in0","coeff_0_U157.out"],
          ["mul_d1__U160.in0","coeff_1_U159.out"],
          ["mul_d2__U162.in0","coeff_2_U161.out"],
          ["mul_d3__U164.in0","coeff_3_U163.out"],
          ["mul_d4__U166.in0","coeff_4_U165.out"],
          ["self.d.0","mul_d0__U158.in1"],
          ["self.d.1","mul_d1__U160.in1"],
          ["self.d.2","mul_d2__U162.in1"],
          ["self.d.3","mul_d3__U164.in1"],
          ["self.d.4","mul_d4__U166.in1"]
        ]
      },
      "aff__U176":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U188":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U189":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U190":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U191":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U192":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U177":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U181":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U183":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U185":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U178":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U180":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U182":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U184":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U186":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U178.out","add_all__U188.in0"],
          ["mul_d1__U180.out","add_all__U188.in1"],
          ["add_all__U189.in0","add_all__U188.out"],
          ["mul_d2__U182.out","add_all__U189.in1"],
          ["add_all__U190.in0","add_all__U189.out"],
          ["mul_d3__U184.out","add_all__U190.in1"],
          ["add_all__U191.in0","add_all__U190.out"],
          ["mul_d4__U186.out","add_all__U191.in1"],
          ["add_all__U192.in0","add_all__U191.out"],
          ["const_term_U187.out","add_all__U192.in1"],
          ["self.out","add_all__U192.out"],
          ["mul_d0__U178.in0","coeff_0_U177.out"],
          ["mul_d1__U180.in0","coeff_1_U179.out"],
          ["mul_d2__U182.in0","coeff_2_U181.out"],
          ["mul_d3__U184.in0","coeff_3_U183.out"],
          ["mul_d4__U186.in0","coeff_4_U185.out"],
          ["self.d.0","mul_d0__U178.in1"],
          ["self.d.1","mul_d1__U180.in1"],
          ["self.d.2","mul_d2__U182.in1"],
          ["self.d.3","mul_d3__U184.in1"],
          ["self.d.4","mul_d4__U186.in1"]
        ]
      },
      "aff__U194":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U207":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U208":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U210":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U195":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U199":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U205":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U196":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U198":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U204":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U196.out","add_all__U206.in0"],
          ["mul_d1__U198.out","add_all__U206.in1"],
          ["add_all__U207.in0","add_all__U206.out"],
          ["mul_d2__U200.out","add_all__U207.in1"],
          ["add_all__U208.in0","add_all__U207.out"],
          ["mul_d3__U202.out","add_all__U208.in1"],
          ["add_all__U209.in0","add_all__U208.out"],
          ["mul_d4__U204.out","add_all__U209.in1"],
          ["add_all__U210.in0","add_all__U209.out"],
          ["const_term_U205.out","add_all__U210.in1"],
          ["self.out","add_all__U210.out"],
          ["mul_d0__U196.in0","coeff_0_U195.out"],
          ["mul_d1__U198.in0","coeff_1_U197.out"],
          ["mul_d2__U200.in0","coeff_2_U199.out"],
          ["mul_d3__U202.in0","coeff_3_U201.out"],
          ["mul_d4__U204.in0","coeff_4_U203.out"],
          ["self.d.0","mul_d0__U196.in1"],
          ["self.d.1","mul_d1__U198.in1"],
          ["self.d.2","mul_d2__U200.in1"],
          ["self.d.3","mul_d3__U202.in1"],
          ["self.d.4","mul_d4__U204.in1"]
        ]
      },
      "aff__U214":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U219":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U216":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U216.out","add_all__U222.in0"],
          ["mul_d1__U218.out","add_all__U222.in1"],
          ["add_all__U223.in0","add_all__U222.out"],
          ["mul_d2__U220.out","add_all__U223.in1"],
          ["add_all__U224.in0","add_all__U223.out"],
          ["const_term_U221.out","add_all__U224.in1"],
          ["self.out","add_all__U224.out"],
          ["mul_d0__U216.in0","coeff_0_U215.out"],
          ["mul_d1__U218.in0","coeff_1_U217.out"],
          ["mul_d2__U220.in0","coeff_2_U219.out"],
          ["self.d.0","mul_d0__U216.in1"],
          ["self.d.1","mul_d1__U218.in1"],
          ["self.d.2","mul_d2__U220.in1"]
        ]
      },
      "aff__U226":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U234":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U235":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U236":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U229":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U231":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U230":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U232":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U228.out","add_all__U234.in0"],
          ["mul_d1__U230.out","add_all__U234.in1"],
          ["add_all__U235.in0","add_all__U234.out"],
          ["mul_d2__U232.out","add_all__U235.in1"],
          ["add_all__U236.in0","add_all__U235.out"],
          ["const_term_U233.out","add_all__U236.in1"],
          ["self.out","add_all__U236.out"],
          ["mul_d0__U228.in0","coeff_0_U227.out"],
          ["mul_d1__U230.in0","coeff_1_U229.out"],
          ["mul_d2__U232.in0","coeff_2_U231.out"],
          ["self.d.0","mul_d0__U228.in1"],
          ["self.d.1","mul_d1__U230.in1"],
          ["self.d.2","mul_d2__U232.in1"]
        ]
      },
      "aff__U240":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U252":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U253":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U245":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U247":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U249":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U251":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U246":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U248":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U250":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U242.out","add_all__U252.in0"],
          ["mul_d1__U244.out","add_all__U252.in1"],
          ["add_all__U253.in0","add_all__U252.out"],
          ["mul_d2__U246.out","add_all__U253.in1"],
          ["add_all__U254.in0","add_all__U253.out"],
          ["mul_d3__U248.out","add_all__U254.in1"],
          ["add_all__U255.in0","add_all__U254.out"],
          ["mul_d4__U250.out","add_all__U255.in1"],
          ["add_all__U256.in0","add_all__U255.out"],
          ["const_term_U251.out","add_all__U256.in1"],
          ["self.out","add_all__U256.out"],
          ["mul_d0__U242.in0","coeff_0_U241.out"],
          ["mul_d1__U244.in0","coeff_1_U243.out"],
          ["mul_d2__U246.in0","coeff_2_U245.out"],
          ["mul_d3__U248.in0","coeff_3_U247.out"],
          ["mul_d4__U250.in0","coeff_4_U249.out"],
          ["self.d.0","mul_d0__U242.in1"],
          ["self.d.1","mul_d1__U244.in1"],
          ["self.d.2","mul_d2__U246.in1"],
          ["self.d.3","mul_d3__U248.in1"],
          ["self.d.4","mul_d4__U250.in1"]
        ]
      },
      "aff__U258":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U273":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U274":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U261":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U263":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U265":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U267":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U269":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U262":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U264":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U266":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U260.out","add_all__U270.in0"],
          ["mul_d1__U262.out","add_all__U270.in1"],
          ["add_all__U271.in0","add_all__U270.out"],
          ["mul_d2__U264.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["mul_d3__U266.out","add_all__U272.in1"],
          ["add_all__U273.in0","add_all__U272.out"],
          ["mul_d4__U268.out","add_all__U273.in1"],
          ["add_all__U274.in0","add_all__U273.out"],
          ["const_term_U269.out","add_all__U274.in1"],
          ["self.out","add_all__U274.out"],
          ["mul_d0__U260.in0","coeff_0_U259.out"],
          ["mul_d1__U262.in0","coeff_1_U261.out"],
          ["mul_d2__U264.in0","coeff_2_U263.out"],
          ["mul_d3__U266.in0","coeff_3_U265.out"],
          ["mul_d4__U268.in0","coeff_4_U267.out"],
          ["self.d.0","mul_d0__U260.in1"],
          ["self.d.1","mul_d1__U262.in1"],
          ["self.d.2","mul_d2__U264.in1"],
          ["self.d.3","mul_d3__U266.in1"],
          ["self.d.4","mul_d4__U268.in1"]
        ]
      },
      "aff__U276":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U277":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U278.out","add_all__U288.in0"],
          ["mul_d1__U280.out","add_all__U288.in1"],
          ["add_all__U289.in0","add_all__U288.out"],
          ["mul_d2__U282.out","add_all__U289.in1"],
          ["add_all__U290.in0","add_all__U289.out"],
          ["mul_d3__U284.out","add_all__U290.in1"],
          ["add_all__U291.in0","add_all__U290.out"],
          ["mul_d4__U286.out","add_all__U291.in1"],
          ["add_all__U292.in0","add_all__U291.out"],
          ["const_term_U287.out","add_all__U292.in1"],
          ["self.out","add_all__U292.out"],
          ["mul_d0__U278.in0","coeff_0_U277.out"],
          ["mul_d1__U280.in0","coeff_1_U279.out"],
          ["mul_d2__U282.in0","coeff_2_U281.out"],
          ["mul_d3__U284.in0","coeff_3_U283.out"],
          ["mul_d4__U286.in0","coeff_4_U285.out"],
          ["self.d.0","mul_d0__U278.in1"],
          ["self.d.1","mul_d1__U280.in1"],
          ["self.d.2","mul_d2__U282.in1"],
          ["self.d.3","mul_d3__U284.in1"],
          ["self.d.4","mul_d4__U286.in1"]
        ]
      },
      "aff__U294":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U304":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U295":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U297":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U299":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_3_U301":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U303":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U298":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U300":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U296.out","add_all__U304.in0"],
          ["mul_d1__U298.out","add_all__U304.in1"],
          ["add_all__U305.in0","add_all__U304.out"],
          ["mul_d2__U300.out","add_all__U305.in1"],
          ["add_all__U306.in0","add_all__U305.out"],
          ["mul_d3__U302.out","add_all__U306.in1"],
          ["add_all__U307.in0","add_all__U306.out"],
          ["const_term_U303.out","add_all__U307.in1"],
          ["self.out","add_all__U307.out"],
          ["mul_d0__U296.in0","coeff_0_U295.out"],
          ["mul_d1__U298.in0","coeff_1_U297.out"],
          ["mul_d2__U300.in0","coeff_2_U299.out"],
          ["mul_d3__U302.in0","coeff_3_U301.out"],
          ["self.d.0","mul_d0__U296.in1"],
          ["self.d.1","mul_d1__U298.in1"],
          ["self.d.2","mul_d2__U300.in1"],
          ["self.d.3","mul_d3__U302.in1"]
        ]
      },
      "aff__U309":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U322":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U310":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U312":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U314":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U316":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U313":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U315":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U311.out","add_all__U319.in0"],
          ["mul_d1__U313.out","add_all__U319.in1"],
          ["add_all__U320.in0","add_all__U319.out"],
          ["mul_d2__U315.out","add_all__U320.in1"],
          ["add_all__U321.in0","add_all__U320.out"],
          ["mul_d3__U317.out","add_all__U321.in1"],
          ["add_all__U322.in0","add_all__U321.out"],
          ["const_term_U318.out","add_all__U322.in1"],
          ["self.out","add_all__U322.out"],
          ["mul_d0__U311.in0","coeff_0_U310.out"],
          ["mul_d1__U313.in0","coeff_1_U312.out"],
          ["mul_d2__U315.in0","coeff_2_U314.out"],
          ["mul_d3__U317.in0","coeff_3_U316.out"],
          ["self.d.0","mul_d0__U311.in1"],
          ["self.d.1","mul_d1__U313.in1"],
          ["self.d.2","mul_d2__U315.in1"],
          ["self.d.3","mul_d3__U317.in1"]
        ]
      },
      "aff__U375":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U385":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U386":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U387":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U388":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U376":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U378":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U380":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U382":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U384":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U377":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U383":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U377.out","add_all__U385.in0"],
          ["mul_d1__U379.out","add_all__U385.in1"],
          ["add_all__U386.in0","add_all__U385.out"],
          ["mul_d2__U381.out","add_all__U386.in1"],
          ["add_all__U387.in0","add_all__U386.out"],
          ["mul_d3__U383.out","add_all__U387.in1"],
          ["add_all__U388.in0","add_all__U387.out"],
          ["const_term_U384.out","add_all__U388.in1"],
          ["self.out","add_all__U388.out"],
          ["mul_d0__U377.in0","coeff_0_U376.out"],
          ["mul_d1__U379.in0","coeff_1_U378.out"],
          ["mul_d2__U381.in0","coeff_2_U380.out"],
          ["mul_d3__U383.in0","coeff_3_U382.out"],
          ["self.d.0","mul_d0__U377.in1"],
          ["self.d.1","mul_d1__U379.in1"],
          ["self.d.2","mul_d2__U381.in1"],
          ["self.d.3","mul_d3__U383.in1"]
        ]
      },
      "aff__U390":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U400":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U401":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U402":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U391":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U393":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U395":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U397":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U399":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U392":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U396":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U398":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U392.out","add_all__U400.in0"],
          ["mul_d1__U394.out","add_all__U400.in1"],
          ["add_all__U401.in0","add_all__U400.out"],
          ["mul_d2__U396.out","add_all__U401.in1"],
          ["add_all__U402.in0","add_all__U401.out"],
          ["mul_d3__U398.out","add_all__U402.in1"],
          ["add_all__U403.in0","add_all__U402.out"],
          ["const_term_U399.out","add_all__U403.in1"],
          ["self.out","add_all__U403.out"],
          ["mul_d0__U392.in0","coeff_0_U391.out"],
          ["mul_d1__U394.in0","coeff_1_U393.out"],
          ["mul_d2__U396.in0","coeff_2_U395.out"],
          ["mul_d3__U398.in0","coeff_3_U397.out"],
          ["self.d.0","mul_d0__U392.in1"],
          ["self.d.1","mul_d1__U394.in1"],
          ["self.d.2","mul_d2__U396.in1"],
          ["self.d.3","mul_d3__U398.in1"]
        ]
      },
      "aff__U421":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U422":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U424":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U426":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U428":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U430":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U425":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U427":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U431":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U423.out","add_all__U433.in0"],
          ["mul_d1__U425.out","add_all__U433.in1"],
          ["add_all__U434.in0","add_all__U433.out"],
          ["mul_d2__U427.out","add_all__U434.in1"],
          ["add_all__U435.in0","add_all__U434.out"],
          ["mul_d3__U429.out","add_all__U435.in1"],
          ["add_all__U436.in0","add_all__U435.out"],
          ["mul_d4__U431.out","add_all__U436.in1"],
          ["add_all__U437.in0","add_all__U436.out"],
          ["const_term_U432.out","add_all__U437.in1"],
          ["self.out","add_all__U437.out"],
          ["mul_d0__U423.in0","coeff_0_U422.out"],
          ["mul_d1__U425.in0","coeff_1_U424.out"],
          ["mul_d2__U427.in0","coeff_2_U426.out"],
          ["mul_d3__U429.in0","coeff_3_U428.out"],
          ["mul_d4__U431.in0","coeff_4_U430.out"],
          ["self.d.0","mul_d0__U423.in1"],
          ["self.d.1","mul_d1__U425.in1"],
          ["self.d.2","mul_d2__U427.in1"],
          ["self.d.3","mul_d3__U429.in1"],
          ["self.d.4","mul_d4__U431.in1"]
        ]
      },
      "aff__U439":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U451":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U455":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U440":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U442":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U444":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U446":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U448":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U450":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U441":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U445":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U447":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U441.out","add_all__U451.in0"],
          ["mul_d1__U443.out","add_all__U451.in1"],
          ["add_all__U452.in0","add_all__U451.out"],
          ["mul_d2__U445.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["mul_d3__U447.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["mul_d4__U449.out","add_all__U454.in1"],
          ["add_all__U455.in0","add_all__U454.out"],
          ["const_term_U450.out","add_all__U455.in1"],
          ["self.out","add_all__U455.out"],
          ["mul_d0__U441.in0","coeff_0_U440.out"],
          ["mul_d1__U443.in0","coeff_1_U442.out"],
          ["mul_d2__U445.in0","coeff_2_U444.out"],
          ["mul_d3__U447.in0","coeff_3_U446.out"],
          ["mul_d4__U449.in0","coeff_4_U448.out"],
          ["self.d.0","mul_d0__U441.in1"],
          ["self.d.1","mul_d1__U443.in1"],
          ["self.d.2","mul_d2__U445.in1"],
          ["self.d.3","mul_d3__U447.in1"],
          ["self.d.4","mul_d4__U449.in1"]
        ]
      },
      "aff__U457":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U469":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U470":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U471":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U472":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U458":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U460":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U462":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U464":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U468":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U459":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U461":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U467":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U459.out","add_all__U469.in0"],
          ["mul_d1__U461.out","add_all__U469.in1"],
          ["add_all__U470.in0","add_all__U469.out"],
          ["mul_d2__U463.out","add_all__U470.in1"],
          ["add_all__U471.in0","add_all__U470.out"],
          ["mul_d3__U465.out","add_all__U471.in1"],
          ["add_all__U472.in0","add_all__U471.out"],
          ["mul_d4__U467.out","add_all__U472.in1"],
          ["add_all__U473.in0","add_all__U472.out"],
          ["const_term_U468.out","add_all__U473.in1"],
          ["self.out","add_all__U473.out"],
          ["mul_d0__U459.in0","coeff_0_U458.out"],
          ["mul_d1__U461.in0","coeff_1_U460.out"],
          ["mul_d2__U463.in0","coeff_2_U462.out"],
          ["mul_d3__U465.in0","coeff_3_U464.out"],
          ["mul_d4__U467.in0","coeff_4_U466.out"],
          ["self.d.0","mul_d0__U459.in1"],
          ["self.d.1","mul_d1__U461.in1"],
          ["self.d.2","mul_d2__U463.in1"],
          ["self.d.3","mul_d3__U465.in1"],
          ["self.d.4","mul_d4__U467.in1"]
        ]
      },
      "aff__U475":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U476":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U478":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U480":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U482":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U484":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U486":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U481":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U483":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U477.out","add_all__U487.in0"],
          ["mul_d1__U479.out","add_all__U487.in1"],
          ["add_all__U488.in0","add_all__U487.out"],
          ["mul_d2__U481.out","add_all__U488.in1"],
          ["add_all__U489.in0","add_all__U488.out"],
          ["mul_d3__U483.out","add_all__U489.in1"],
          ["add_all__U490.in0","add_all__U489.out"],
          ["mul_d4__U485.out","add_all__U490.in1"],
          ["add_all__U491.in0","add_all__U490.out"],
          ["const_term_U486.out","add_all__U491.in1"],
          ["self.out","add_all__U491.out"],
          ["mul_d0__U477.in0","coeff_0_U476.out"],
          ["mul_d1__U479.in0","coeff_1_U478.out"],
          ["mul_d2__U481.in0","coeff_2_U480.out"],
          ["mul_d3__U483.in0","coeff_3_U482.out"],
          ["mul_d4__U485.in0","coeff_4_U484.out"],
          ["self.d.0","mul_d0__U477.in1"],
          ["self.d.1","mul_d1__U479.in1"],
          ["self.d.2","mul_d2__U481.in1"],
          ["self.d.3","mul_d3__U483.in1"],
          ["self.d.4","mul_d4__U485.in1"]
        ]
      },
      "aff__U48":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U56":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U57":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U58":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U53":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U50":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U52":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U54":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U50.out","add_all__U56.in0"],
          ["mul_d1__U52.out","add_all__U56.in1"],
          ["add_all__U57.in0","add_all__U56.out"],
          ["mul_d2__U54.out","add_all__U57.in1"],
          ["add_all__U58.in0","add_all__U57.out"],
          ["const_term_U55.out","add_all__U58.in1"],
          ["self.out","add_all__U58.out"],
          ["mul_d0__U50.in0","coeff_0_U49.out"],
          ["mul_d1__U52.in0","coeff_1_U51.out"],
          ["mul_d2__U54.in0","coeff_2_U53.out"],
          ["self.d.0","mul_d0__U50.in1"],
          ["self.d.1","mul_d1__U52.in1"],
          ["self.d.2","mul_d2__U54.in1"]
        ]
      },
      "aff__U493":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U506":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U507":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U494":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U496":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U498":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U500":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U502":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U504":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U495":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U497":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U501":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U503":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U495.out","add_all__U505.in0"],
          ["mul_d1__U497.out","add_all__U505.in1"],
          ["add_all__U506.in0","add_all__U505.out"],
          ["mul_d2__U499.out","add_all__U506.in1"],
          ["add_all__U507.in0","add_all__U506.out"],
          ["mul_d3__U501.out","add_all__U507.in1"],
          ["add_all__U508.in0","add_all__U507.out"],
          ["mul_d4__U503.out","add_all__U508.in1"],
          ["add_all__U509.in0","add_all__U508.out"],
          ["const_term_U504.out","add_all__U509.in1"],
          ["self.out","add_all__U509.out"],
          ["mul_d0__U495.in0","coeff_0_U494.out"],
          ["mul_d1__U497.in0","coeff_1_U496.out"],
          ["mul_d2__U499.in0","coeff_2_U498.out"],
          ["mul_d3__U501.in0","coeff_3_U500.out"],
          ["mul_d4__U503.in0","coeff_4_U502.out"],
          ["self.d.0","mul_d0__U495.in1"],
          ["self.d.1","mul_d1__U497.in1"],
          ["self.d.2","mul_d2__U499.in1"],
          ["self.d.3","mul_d3__U501.in1"],
          ["self.d.4","mul_d4__U503.in1"]
        ]
      },
      "aff__U511":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U525":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U527":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U514":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U516":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U518":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U520":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U522":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U515":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U517":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U521":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U513.out","add_all__U523.in0"],
          ["mul_d1__U515.out","add_all__U523.in1"],
          ["add_all__U524.in0","add_all__U523.out"],
          ["mul_d2__U517.out","add_all__U524.in1"],
          ["add_all__U525.in0","add_all__U524.out"],
          ["mul_d3__U519.out","add_all__U525.in1"],
          ["add_all__U526.in0","add_all__U525.out"],
          ["mul_d4__U521.out","add_all__U526.in1"],
          ["add_all__U527.in0","add_all__U526.out"],
          ["const_term_U522.out","add_all__U527.in1"],
          ["self.out","add_all__U527.out"],
          ["mul_d0__U513.in0","coeff_0_U512.out"],
          ["mul_d1__U515.in0","coeff_1_U514.out"],
          ["mul_d2__U517.in0","coeff_2_U516.out"],
          ["mul_d3__U519.in0","coeff_3_U518.out"],
          ["mul_d4__U521.in0","coeff_4_U520.out"],
          ["self.d.0","mul_d0__U513.in1"],
          ["self.d.1","mul_d1__U515.in1"],
          ["self.d.2","mul_d2__U517.in1"],
          ["self.d.3","mul_d3__U519.in1"],
          ["self.d.4","mul_d4__U521.in1"]
        ]
      },
      "aff__U529":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U545":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U530":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U532":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U534":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U536":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U538":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U540":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U537":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U539":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U531.out","add_all__U541.in0"],
          ["mul_d1__U533.out","add_all__U541.in1"],
          ["add_all__U542.in0","add_all__U541.out"],
          ["mul_d2__U535.out","add_all__U542.in1"],
          ["add_all__U543.in0","add_all__U542.out"],
          ["mul_d3__U537.out","add_all__U543.in1"],
          ["add_all__U544.in0","add_all__U543.out"],
          ["mul_d4__U539.out","add_all__U544.in1"],
          ["add_all__U545.in0","add_all__U544.out"],
          ["const_term_U540.out","add_all__U545.in1"],
          ["self.out","add_all__U545.out"],
          ["mul_d0__U531.in0","coeff_0_U530.out"],
          ["mul_d1__U533.in0","coeff_1_U532.out"],
          ["mul_d2__U535.in0","coeff_2_U534.out"],
          ["mul_d3__U537.in0","coeff_3_U536.out"],
          ["mul_d4__U539.in0","coeff_4_U538.out"],
          ["self.d.0","mul_d0__U531.in1"],
          ["self.d.1","mul_d1__U533.in1"],
          ["self.d.2","mul_d2__U535.in1"],
          ["self.d.3","mul_d3__U537.in1"],
          ["self.d.4","mul_d4__U539.in1"]
        ]
      },
      "aff__U547":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U560":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U561":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U562":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U563":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U548":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U550":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "coeff_3_U554":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U556":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const_term_U558":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U551":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U553":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U557":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U549.out","add_all__U559.in0"],
          ["mul_d1__U551.out","add_all__U559.in1"],
          ["add_all__U560.in0","add_all__U559.out"],
          ["mul_d2__U553.out","add_all__U560.in1"],
          ["add_all__U561.in0","add_all__U560.out"],
          ["mul_d3__U555.out","add_all__U561.in1"],
          ["add_all__U562.in0","add_all__U561.out"],
          ["mul_d4__U557.out","add_all__U562.in1"],
          ["add_all__U563.in0","add_all__U562.out"],
          ["const_term_U558.out","add_all__U563.in1"],
          ["self.out","add_all__U563.out"],
          ["mul_d0__U549.in0","coeff_0_U548.out"],
          ["mul_d1__U551.in0","coeff_1_U550.out"],
          ["mul_d2__U553.in0","coeff_2_U552.out"],
          ["mul_d3__U555.in0","coeff_3_U554.out"],
          ["mul_d4__U557.in0","coeff_4_U556.out"],
          ["self.d.0","mul_d0__U549.in1"],
          ["self.d.1","mul_d1__U551.in1"],
          ["self.d.2","mul_d2__U553.in1"],
          ["self.d.3","mul_d3__U555.in1"],
          ["self.d.4","mul_d4__U557.in1"]
        ]
      },
      "aff__U60":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U70":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U61":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U65":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U67":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U62":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U64":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U62.out","add_all__U68.in0"],
          ["mul_d1__U64.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["mul_d2__U66.out","add_all__U69.in1"],
          ["add_all__U70.in0","add_all__U69.out"],
          ["const_term_U67.out","add_all__U70.in1"],
          ["self.out","add_all__U70.out"],
          ["mul_d0__U62.in0","coeff_0_U61.out"],
          ["mul_d1__U64.in0","coeff_1_U63.out"],
          ["mul_d2__U66.in0","coeff_2_U65.out"],
          ["self.d.0","mul_d0__U62.in1"],
          ["self.d.1","mul_d1__U64.in1"],
          ["self.d.2","mul_d2__U66.in1"]
        ]
      },
      "aff__U601":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U614":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U615":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U616":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U617":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U602":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U604":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U606":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U608":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U610":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U612":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U607":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U609":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U603.out","add_all__U613.in0"],
          ["mul_d1__U605.out","add_all__U613.in1"],
          ["add_all__U614.in0","add_all__U613.out"],
          ["mul_d2__U607.out","add_all__U614.in1"],
          ["add_all__U615.in0","add_all__U614.out"],
          ["mul_d3__U609.out","add_all__U615.in1"],
          ["add_all__U616.in0","add_all__U615.out"],
          ["mul_d4__U611.out","add_all__U616.in1"],
          ["add_all__U617.in0","add_all__U616.out"],
          ["const_term_U612.out","add_all__U617.in1"],
          ["self.out","add_all__U617.out"],
          ["mul_d0__U603.in0","coeff_0_U602.out"],
          ["mul_d1__U605.in0","coeff_1_U604.out"],
          ["mul_d2__U607.in0","coeff_2_U606.out"],
          ["mul_d3__U609.in0","coeff_3_U608.out"],
          ["mul_d4__U611.in0","coeff_4_U610.out"],
          ["self.d.0","mul_d0__U603.in1"],
          ["self.d.1","mul_d1__U605.in1"],
          ["self.d.2","mul_d2__U607.in1"],
          ["self.d.3","mul_d3__U609.in1"],
          ["self.d.4","mul_d4__U611.in1"]
        ]
      },
      "aff__U619":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U631":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U632":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U633":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U620":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U622":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U624":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_3_U626":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_4_U628":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "const_term_U630":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U621":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U623":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U627":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U629":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U621.out","add_all__U631.in0"],
          ["mul_d1__U623.out","add_all__U631.in1"],
          ["add_all__U632.in0","add_all__U631.out"],
          ["mul_d2__U625.out","add_all__U632.in1"],
          ["add_all__U633.in0","add_all__U632.out"],
          ["mul_d3__U627.out","add_all__U633.in1"],
          ["add_all__U634.in0","add_all__U633.out"],
          ["mul_d4__U629.out","add_all__U634.in1"],
          ["add_all__U635.in0","add_all__U634.out"],
          ["const_term_U630.out","add_all__U635.in1"],
          ["self.out","add_all__U635.out"],
          ["mul_d0__U621.in0","coeff_0_U620.out"],
          ["mul_d1__U623.in0","coeff_1_U622.out"],
          ["mul_d2__U625.in0","coeff_2_U624.out"],
          ["mul_d3__U627.in0","coeff_3_U626.out"],
          ["mul_d4__U629.in0","coeff_4_U628.out"],
          ["self.d.0","mul_d0__U621.in1"],
          ["self.d.1","mul_d1__U623.in1"],
          ["self.d.2","mul_d2__U625.in1"],
          ["self.d.3","mul_d3__U627.in1"],
          ["self.d.4","mul_d4__U629.in1"]
        ]
      },
      "aff__U685":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U697":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U698":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U686":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U688":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U690":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U692":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U694":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U696":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U687":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U689":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U687.out","add_all__U697.in0"],
          ["mul_d1__U689.out","add_all__U697.in1"],
          ["add_all__U698.in0","add_all__U697.out"],
          ["mul_d2__U691.out","add_all__U698.in1"],
          ["add_all__U699.in0","add_all__U698.out"],
          ["mul_d3__U693.out","add_all__U699.in1"],
          ["add_all__U700.in0","add_all__U699.out"],
          ["mul_d4__U695.out","add_all__U700.in1"],
          ["add_all__U701.in0","add_all__U700.out"],
          ["const_term_U696.out","add_all__U701.in1"],
          ["self.out","add_all__U701.out"],
          ["mul_d0__U687.in0","coeff_0_U686.out"],
          ["mul_d1__U689.in0","coeff_1_U688.out"],
          ["mul_d2__U691.in0","coeff_2_U690.out"],
          ["mul_d3__U693.in0","coeff_3_U692.out"],
          ["mul_d4__U695.in0","coeff_4_U694.out"],
          ["self.d.0","mul_d0__U687.in1"],
          ["self.d.1","mul_d1__U689.in1"],
          ["self.d.2","mul_d2__U691.in1"],
          ["self.d.3","mul_d3__U693.in1"],
          ["self.d.4","mul_d4__U695.in1"]
        ]
      },
      "aff__U703":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U715":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U716":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U717":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U718":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U719":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U704":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U706":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U708":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U710":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U714":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U705":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U707":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U709":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U711":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U713":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U705.out","add_all__U715.in0"],
          ["mul_d1__U707.out","add_all__U715.in1"],
          ["add_all__U716.in0","add_all__U715.out"],
          ["mul_d2__U709.out","add_all__U716.in1"],
          ["add_all__U717.in0","add_all__U716.out"],
          ["mul_d3__U711.out","add_all__U717.in1"],
          ["add_all__U718.in0","add_all__U717.out"],
          ["mul_d4__U713.out","add_all__U718.in1"],
          ["add_all__U719.in0","add_all__U718.out"],
          ["const_term_U714.out","add_all__U719.in1"],
          ["self.out","add_all__U719.out"],
          ["mul_d0__U705.in0","coeff_0_U704.out"],
          ["mul_d1__U707.in0","coeff_1_U706.out"],
          ["mul_d2__U709.in0","coeff_2_U708.out"],
          ["mul_d3__U711.in0","coeff_3_U710.out"],
          ["mul_d4__U713.in0","coeff_4_U712.out"],
          ["self.d.0","mul_d0__U705.in1"],
          ["self.d.1","mul_d1__U707.in1"],
          ["self.d.2","mul_d2__U709.in1"],
          ["self.d.3","mul_d3__U711.in1"],
          ["self.d.4","mul_d4__U713.in1"]
        ]
      },
      "aff__U721":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U733":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U734":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U735":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U736":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U737":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U722":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U724":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U726":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U728":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U730":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U732":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U723":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U725":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U727":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U729":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U731":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U723.out","add_all__U733.in0"],
          ["mul_d1__U725.out","add_all__U733.in1"],
          ["add_all__U734.in0","add_all__U733.out"],
          ["mul_d2__U727.out","add_all__U734.in1"],
          ["add_all__U735.in0","add_all__U734.out"],
          ["mul_d3__U729.out","add_all__U735.in1"],
          ["add_all__U736.in0","add_all__U735.out"],
          ["mul_d4__U731.out","add_all__U736.in1"],
          ["add_all__U737.in0","add_all__U736.out"],
          ["const_term_U732.out","add_all__U737.in1"],
          ["self.out","add_all__U737.out"],
          ["mul_d0__U723.in0","coeff_0_U722.out"],
          ["mul_d1__U725.in0","coeff_1_U724.out"],
          ["mul_d2__U727.in0","coeff_2_U726.out"],
          ["mul_d3__U729.in0","coeff_3_U728.out"],
          ["mul_d4__U731.in0","coeff_4_U730.out"],
          ["self.d.0","mul_d0__U723.in1"],
          ["self.d.1","mul_d1__U725.in1"],
          ["self.d.2","mul_d2__U727.in1"],
          ["self.d.3","mul_d3__U729.in1"],
          ["self.d.4","mul_d4__U731.in1"]
        ]
      },
      "aff__U739":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U751":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U752":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U753":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U755":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U740":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U744":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U748":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U750":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U741":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U743":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U745":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U747":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U749":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U741.out","add_all__U751.in0"],
          ["mul_d1__U743.out","add_all__U751.in1"],
          ["add_all__U752.in0","add_all__U751.out"],
          ["mul_d2__U745.out","add_all__U752.in1"],
          ["add_all__U753.in0","add_all__U752.out"],
          ["mul_d3__U747.out","add_all__U753.in1"],
          ["add_all__U754.in0","add_all__U753.out"],
          ["mul_d4__U749.out","add_all__U754.in1"],
          ["add_all__U755.in0","add_all__U754.out"],
          ["const_term_U750.out","add_all__U755.in1"],
          ["self.out","add_all__U755.out"],
          ["mul_d0__U741.in0","coeff_0_U740.out"],
          ["mul_d1__U743.in0","coeff_1_U742.out"],
          ["mul_d2__U745.in0","coeff_2_U744.out"],
          ["mul_d3__U747.in0","coeff_3_U746.out"],
          ["mul_d4__U749.in0","coeff_4_U748.out"],
          ["self.d.0","mul_d0__U741.in1"],
          ["self.d.1","mul_d1__U743.in1"],
          ["self.d.2","mul_d2__U745.in1"],
          ["self.d.3","mul_d3__U747.in1"],
          ["self.d.4","mul_d4__U749.in1"]
        ]
      },
      "aff__U74":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U82":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U83":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U75":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001c"]}
          },
          "const_term_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U76":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U76.out","add_all__U82.in0"],
          ["mul_d1__U78.out","add_all__U82.in1"],
          ["add_all__U83.in0","add_all__U82.out"],
          ["mul_d2__U80.out","add_all__U83.in1"],
          ["add_all__U84.in0","add_all__U83.out"],
          ["const_term_U81.out","add_all__U84.in1"],
          ["self.out","add_all__U84.out"],
          ["mul_d0__U76.in0","coeff_0_U75.out"],
          ["mul_d1__U78.in0","coeff_1_U77.out"],
          ["mul_d2__U80.in0","coeff_2_U79.out"],
          ["self.d.0","mul_d0__U76.in1"],
          ["self.d.1","mul_d1__U78.in1"],
          ["self.d.2","mul_d2__U80.in1"]
        ]
      },
      "aff__U757":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U758":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U760":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U762":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U764":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U766":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U768":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U767":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U759.out","add_all__U769.in0"],
          ["mul_d1__U761.out","add_all__U769.in1"],
          ["add_all__U770.in0","add_all__U769.out"],
          ["mul_d2__U763.out","add_all__U770.in1"],
          ["add_all__U771.in0","add_all__U770.out"],
          ["mul_d3__U765.out","add_all__U771.in1"],
          ["add_all__U772.in0","add_all__U771.out"],
          ["mul_d4__U767.out","add_all__U772.in1"],
          ["add_all__U773.in0","add_all__U772.out"],
          ["const_term_U768.out","add_all__U773.in1"],
          ["self.out","add_all__U773.out"],
          ["mul_d0__U759.in0","coeff_0_U758.out"],
          ["mul_d1__U761.in0","coeff_1_U760.out"],
          ["mul_d2__U763.in0","coeff_2_U762.out"],
          ["mul_d3__U765.in0","coeff_3_U764.out"],
          ["mul_d4__U767.in0","coeff_4_U766.out"],
          ["self.d.0","mul_d0__U759.in1"],
          ["self.d.1","mul_d1__U761.in1"],
          ["self.d.2","mul_d2__U763.in1"],
          ["self.d.3","mul_d3__U765.in1"],
          ["self.d.4","mul_d4__U767.in1"]
        ]
      },
      "aff__U775":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U787":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U788":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U789":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U790":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U791":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U776":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U778":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U780":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U784":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U786":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U777":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U779":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U781":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U783":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U785":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U777.out","add_all__U787.in0"],
          ["mul_d1__U779.out","add_all__U787.in1"],
          ["add_all__U788.in0","add_all__U787.out"],
          ["mul_d2__U781.out","add_all__U788.in1"],
          ["add_all__U789.in0","add_all__U788.out"],
          ["mul_d3__U783.out","add_all__U789.in1"],
          ["add_all__U790.in0","add_all__U789.out"],
          ["mul_d4__U785.out","add_all__U790.in1"],
          ["add_all__U791.in0","add_all__U790.out"],
          ["const_term_U786.out","add_all__U791.in1"],
          ["self.out","add_all__U791.out"],
          ["mul_d0__U777.in0","coeff_0_U776.out"],
          ["mul_d1__U779.in0","coeff_1_U778.out"],
          ["mul_d2__U781.in0","coeff_2_U780.out"],
          ["mul_d3__U783.in0","coeff_3_U782.out"],
          ["mul_d4__U785.in0","coeff_4_U784.out"],
          ["self.d.0","mul_d0__U777.in1"],
          ["self.d.1","mul_d1__U779.in1"],
          ["self.d.2","mul_d2__U781.in1"],
          ["self.d.3","mul_d3__U783.in1"],
          ["self.d.4","mul_d4__U785.in1"]
        ]
      },
      "aff__U793":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U805":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U806":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U807":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U808":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U809":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U794":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U796":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U798":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U800":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U802":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U804":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U795":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U797":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U799":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U801":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U803":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U795.out","add_all__U805.in0"],
          ["mul_d1__U797.out","add_all__U805.in1"],
          ["add_all__U806.in0","add_all__U805.out"],
          ["mul_d2__U799.out","add_all__U806.in1"],
          ["add_all__U807.in0","add_all__U806.out"],
          ["mul_d3__U801.out","add_all__U807.in1"],
          ["add_all__U808.in0","add_all__U807.out"],
          ["mul_d4__U803.out","add_all__U808.in1"],
          ["add_all__U809.in0","add_all__U808.out"],
          ["const_term_U804.out","add_all__U809.in1"],
          ["self.out","add_all__U809.out"],
          ["mul_d0__U795.in0","coeff_0_U794.out"],
          ["mul_d1__U797.in0","coeff_1_U796.out"],
          ["mul_d2__U799.in0","coeff_2_U798.out"],
          ["mul_d3__U801.in0","coeff_3_U800.out"],
          ["mul_d4__U803.in0","coeff_4_U802.out"],
          ["self.d.0","mul_d0__U795.in1"],
          ["self.d.1","mul_d1__U797.in1"],
          ["self.d.2","mul_d2__U799.in1"],
          ["self.d.3","mul_d3__U801.in1"],
          ["self.d.4","mul_d4__U803.in1"]
        ]
      },
      "aff__U811":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U823":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U824":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U825":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U826":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U827":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U812":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U814":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U816":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U818":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U820":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U822":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U813":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U815":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U817":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U819":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U821":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U813.out","add_all__U823.in0"],
          ["mul_d1__U815.out","add_all__U823.in1"],
          ["add_all__U824.in0","add_all__U823.out"],
          ["mul_d2__U817.out","add_all__U824.in1"],
          ["add_all__U825.in0","add_all__U824.out"],
          ["mul_d3__U819.out","add_all__U825.in1"],
          ["add_all__U826.in0","add_all__U825.out"],
          ["mul_d4__U821.out","add_all__U826.in1"],
          ["add_all__U827.in0","add_all__U826.out"],
          ["const_term_U822.out","add_all__U827.in1"],
          ["self.out","add_all__U827.out"],
          ["mul_d0__U813.in0","coeff_0_U812.out"],
          ["mul_d1__U815.in0","coeff_1_U814.out"],
          ["mul_d2__U817.in0","coeff_2_U816.out"],
          ["mul_d3__U819.in0","coeff_3_U818.out"],
          ["mul_d4__U821.in0","coeff_4_U820.out"],
          ["self.d.0","mul_d0__U813.in1"],
          ["self.d.1","mul_d1__U815.in1"],
          ["self.d.2","mul_d2__U817.in1"],
          ["self.d.3","mul_d3__U819.in1"],
          ["self.d.4","mul_d4__U821.in1"]
        ]
      },
      "aff__U829":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U841":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U842":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U843":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U844":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U845":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U830":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U834":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U836":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U838":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U840":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U833":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U835":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U837":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U839":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U831.out","add_all__U841.in0"],
          ["mul_d1__U833.out","add_all__U841.in1"],
          ["add_all__U842.in0","add_all__U841.out"],
          ["mul_d2__U835.out","add_all__U842.in1"],
          ["add_all__U843.in0","add_all__U842.out"],
          ["mul_d3__U837.out","add_all__U843.in1"],
          ["add_all__U844.in0","add_all__U843.out"],
          ["mul_d4__U839.out","add_all__U844.in1"],
          ["add_all__U845.in0","add_all__U844.out"],
          ["const_term_U840.out","add_all__U845.in1"],
          ["self.out","add_all__U845.out"],
          ["mul_d0__U831.in0","coeff_0_U830.out"],
          ["mul_d1__U833.in0","coeff_1_U832.out"],
          ["mul_d2__U835.in0","coeff_2_U834.out"],
          ["mul_d3__U837.in0","coeff_3_U836.out"],
          ["mul_d4__U839.in0","coeff_4_U838.out"],
          ["self.d.0","mul_d0__U831.in1"],
          ["self.d.1","mul_d1__U833.in1"],
          ["self.d.2","mul_d2__U835.in1"],
          ["self.d.3","mul_d3__U837.in1"],
          ["self.d.4","mul_d4__U839.in1"]
        ]
      },
      "aff__U847":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U863":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U848":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U850":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U852":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U854":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U856":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U858":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U855":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U857":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U849.out","add_all__U859.in0"],
          ["mul_d1__U851.out","add_all__U859.in1"],
          ["add_all__U860.in0","add_all__U859.out"],
          ["mul_d2__U853.out","add_all__U860.in1"],
          ["add_all__U861.in0","add_all__U860.out"],
          ["mul_d3__U855.out","add_all__U861.in1"],
          ["add_all__U862.in0","add_all__U861.out"],
          ["mul_d4__U857.out","add_all__U862.in1"],
          ["add_all__U863.in0","add_all__U862.out"],
          ["const_term_U858.out","add_all__U863.in1"],
          ["self.out","add_all__U863.out"],
          ["mul_d0__U849.in0","coeff_0_U848.out"],
          ["mul_d1__U851.in0","coeff_1_U850.out"],
          ["mul_d2__U853.in0","coeff_2_U852.out"],
          ["mul_d3__U855.in0","coeff_3_U854.out"],
          ["mul_d4__U857.in0","coeff_4_U856.out"],
          ["self.d.0","mul_d0__U849.in1"],
          ["self.d.1","mul_d1__U851.in1"],
          ["self.d.2","mul_d2__U853.in1"],
          ["self.d.3","mul_d3__U855.in1"],
          ["self.d.4","mul_d4__U857.in1"]
        ]
      },
      "aff__U86":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U94":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U95":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U96":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U89":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2_U91":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U88":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U90":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U92":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U88.out","add_all__U94.in0"],
          ["mul_d1__U90.out","add_all__U94.in1"],
          ["add_all__U95.in0","add_all__U94.out"],
          ["mul_d2__U92.out","add_all__U95.in1"],
          ["add_all__U96.in0","add_all__U95.out"],
          ["const_term_U93.out","add_all__U96.in1"],
          ["self.out","add_all__U96.out"],
          ["mul_d0__U88.in0","coeff_0_U87.out"],
          ["mul_d1__U90.in0","coeff_1_U89.out"],
          ["mul_d2__U92.in0","coeff_2_U91.out"],
          ["self.d.0","mul_d0__U88.in1"],
          ["self.d.1","mul_d1__U90.in1"],
          ["self.d.2","mul_d2__U92.in1"]
        ]
      },
      "aff__U865":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U877":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U878":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U879":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U880":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U881":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U866":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U868":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U870":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U872":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U874":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U876":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U867":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U869":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U871":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U873":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U875":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U867.out","add_all__U877.in0"],
          ["mul_d1__U869.out","add_all__U877.in1"],
          ["add_all__U878.in0","add_all__U877.out"],
          ["mul_d2__U871.out","add_all__U878.in1"],
          ["add_all__U879.in0","add_all__U878.out"],
          ["mul_d3__U873.out","add_all__U879.in1"],
          ["add_all__U880.in0","add_all__U879.out"],
          ["mul_d4__U875.out","add_all__U880.in1"],
          ["add_all__U881.in0","add_all__U880.out"],
          ["const_term_U876.out","add_all__U881.in1"],
          ["self.out","add_all__U881.out"],
          ["mul_d0__U867.in0","coeff_0_U866.out"],
          ["mul_d1__U869.in0","coeff_1_U868.out"],
          ["mul_d2__U871.in0","coeff_2_U870.out"],
          ["mul_d3__U873.in0","coeff_3_U872.out"],
          ["mul_d4__U875.in0","coeff_4_U874.out"],
          ["self.d.0","mul_d0__U867.in1"],
          ["self.d.1","mul_d1__U869.in1"],
          ["self.d.2","mul_d2__U871.in1"],
          ["self.d.3","mul_d3__U873.in1"],
          ["self.d.4","mul_d4__U875.in1"]
        ]
      },
      "aff__U883":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U895":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U896":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U897":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U898":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U899":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U884":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U886":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U888":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U890":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U892":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U894":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U885":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U887":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U889":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U891":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U893":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U885.out","add_all__U895.in0"],
          ["mul_d1__U887.out","add_all__U895.in1"],
          ["add_all__U896.in0","add_all__U895.out"],
          ["mul_d2__U889.out","add_all__U896.in1"],
          ["add_all__U897.in0","add_all__U896.out"],
          ["mul_d3__U891.out","add_all__U897.in1"],
          ["add_all__U898.in0","add_all__U897.out"],
          ["mul_d4__U893.out","add_all__U898.in1"],
          ["add_all__U899.in0","add_all__U898.out"],
          ["const_term_U894.out","add_all__U899.in1"],
          ["self.out","add_all__U899.out"],
          ["mul_d0__U885.in0","coeff_0_U884.out"],
          ["mul_d1__U887.in0","coeff_1_U886.out"],
          ["mul_d2__U889.in0","coeff_2_U888.out"],
          ["mul_d3__U891.in0","coeff_3_U890.out"],
          ["mul_d4__U893.in0","coeff_4_U892.out"],
          ["self.d.0","mul_d0__U885.in1"],
          ["self.d.1","mul_d1__U887.in1"],
          ["self.d.2","mul_d2__U889.in1"],
          ["self.d.3","mul_d3__U891.in1"],
          ["self.d.4","mul_d4__U893.in1"]
        ]
      },
      "aff__U901":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U913":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U914":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U915":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U916":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U917":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U902":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U904":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U906":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U908":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U910":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U912":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U903":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U905":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U907":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U909":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U911":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U903.out","add_all__U913.in0"],
          ["mul_d1__U905.out","add_all__U913.in1"],
          ["add_all__U914.in0","add_all__U913.out"],
          ["mul_d2__U907.out","add_all__U914.in1"],
          ["add_all__U915.in0","add_all__U914.out"],
          ["mul_d3__U909.out","add_all__U915.in1"],
          ["add_all__U916.in0","add_all__U915.out"],
          ["mul_d4__U911.out","add_all__U916.in1"],
          ["add_all__U917.in0","add_all__U916.out"],
          ["const_term_U912.out","add_all__U917.in1"],
          ["self.out","add_all__U917.out"],
          ["mul_d0__U903.in0","coeff_0_U902.out"],
          ["mul_d1__U905.in0","coeff_1_U904.out"],
          ["mul_d2__U907.in0","coeff_2_U906.out"],
          ["mul_d3__U909.in0","coeff_3_U908.out"],
          ["mul_d4__U911.in0","coeff_4_U910.out"],
          ["self.d.0","mul_d0__U903.in1"],
          ["self.d.1","mul_d1__U905.in1"],
          ["self.d.2","mul_d2__U907.in1"],
          ["self.d.3","mul_d3__U909.in1"],
          ["self.d.4","mul_d4__U911.in1"]
        ]
      },
      "aff__U919":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U922":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U924":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U928":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U930":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U921":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U921.out","add_all__U931.in0"],
          ["mul_d1__U923.out","add_all__U931.in1"],
          ["add_all__U932.in0","add_all__U931.out"],
          ["mul_d2__U925.out","add_all__U932.in1"],
          ["add_all__U933.in0","add_all__U932.out"],
          ["mul_d3__U927.out","add_all__U933.in1"],
          ["add_all__U934.in0","add_all__U933.out"],
          ["mul_d4__U929.out","add_all__U934.in1"],
          ["add_all__U935.in0","add_all__U934.out"],
          ["const_term_U930.out","add_all__U935.in1"],
          ["self.out","add_all__U935.out"],
          ["mul_d0__U921.in0","coeff_0_U920.out"],
          ["mul_d1__U923.in0","coeff_1_U922.out"],
          ["mul_d2__U925.in0","coeff_2_U924.out"],
          ["mul_d3__U927.in0","coeff_3_U926.out"],
          ["mul_d4__U929.in0","coeff_4_U928.out"],
          ["self.d.0","mul_d0__U921.in1"],
          ["self.d.1","mul_d1__U923.in1"],
          ["self.d.2","mul_d2__U925.in1"],
          ["self.d.3","mul_d3__U927.in1"],
          ["self.d.4","mul_d4__U929.in1"]
        ]
      },
      "aff__U937":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U949":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U950":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U951":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U952":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U953":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U938":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U940":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U942":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U944":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U946":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U948":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U939":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U941":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U943":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U945":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U947":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U939.out","add_all__U949.in0"],
          ["mul_d1__U941.out","add_all__U949.in1"],
          ["add_all__U950.in0","add_all__U949.out"],
          ["mul_d2__U943.out","add_all__U950.in1"],
          ["add_all__U951.in0","add_all__U950.out"],
          ["mul_d3__U945.out","add_all__U951.in1"],
          ["add_all__U952.in0","add_all__U951.out"],
          ["mul_d4__U947.out","add_all__U952.in1"],
          ["add_all__U953.in0","add_all__U952.out"],
          ["const_term_U948.out","add_all__U953.in1"],
          ["self.out","add_all__U953.out"],
          ["mul_d0__U939.in0","coeff_0_U938.out"],
          ["mul_d1__U941.in0","coeff_1_U940.out"],
          ["mul_d2__U943.in0","coeff_2_U942.out"],
          ["mul_d3__U945.in0","coeff_3_U944.out"],
          ["mul_d4__U947.in0","coeff_4_U946.out"],
          ["self.d.0","mul_d0__U939.in1"],
          ["self.d.1","mul_d1__U941.in1"],
          ["self.d.2","mul_d2__U943.in1"],
          ["self.d.3","mul_d3__U945.in1"],
          ["self.d.4","mul_d4__U947.in1"]
        ]
      },
      "aff__U955":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U969":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U970":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U971":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U956":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U958":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U962":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U964":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U966":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U957":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U959":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U961":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U963":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U965":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U957.out","add_all__U967.in0"],
          ["mul_d1__U959.out","add_all__U967.in1"],
          ["add_all__U968.in0","add_all__U967.out"],
          ["mul_d2__U961.out","add_all__U968.in1"],
          ["add_all__U969.in0","add_all__U968.out"],
          ["mul_d3__U963.out","add_all__U969.in1"],
          ["add_all__U970.in0","add_all__U969.out"],
          ["mul_d4__U965.out","add_all__U970.in1"],
          ["add_all__U971.in0","add_all__U970.out"],
          ["const_term_U966.out","add_all__U971.in1"],
          ["self.out","add_all__U971.out"],
          ["mul_d0__U957.in0","coeff_0_U956.out"],
          ["mul_d1__U959.in0","coeff_1_U958.out"],
          ["mul_d2__U961.in0","coeff_2_U960.out"],
          ["mul_d3__U963.in0","coeff_3_U962.out"],
          ["mul_d4__U965.in0","coeff_4_U964.out"],
          ["self.d.0","mul_d0__U957.in1"],
          ["self.d.1","mul_d1__U959.in1"],
          ["self.d.2","mul_d2__U961.in1"],
          ["self.d.3","mul_d3__U963.in1"],
          ["self.d.4","mul_d4__U965.in1"]
        ]
      },
      "aff__U973":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U985":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U986":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U987":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U974":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U976":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U978":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U980":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U982":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U984":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U975":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U977":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U979":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U981":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U983":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U975.out","add_all__U985.in0"],
          ["mul_d1__U977.out","add_all__U985.in1"],
          ["add_all__U986.in0","add_all__U985.out"],
          ["mul_d2__U979.out","add_all__U986.in1"],
          ["add_all__U987.in0","add_all__U986.out"],
          ["mul_d3__U981.out","add_all__U987.in1"],
          ["add_all__U988.in0","add_all__U987.out"],
          ["mul_d4__U983.out","add_all__U988.in1"],
          ["add_all__U989.in0","add_all__U988.out"],
          ["const_term_U984.out","add_all__U989.in1"],
          ["self.out","add_all__U989.out"],
          ["mul_d0__U975.in0","coeff_0_U974.out"],
          ["mul_d1__U977.in0","coeff_1_U976.out"],
          ["mul_d2__U979.in0","coeff_2_U978.out"],
          ["mul_d3__U981.in0","coeff_3_U980.out"],
          ["mul_d4__U983.in0","coeff_4_U982.out"],
          ["self.d.0","mul_d0__U975.in1"],
          ["self.d.1","mul_d1__U977.in1"],
          ["self.d.2","mul_d2__U979.in1"],
          ["self.d.3","mul_d3__U981.in1"],
          ["self.d.4","mul_d4__U983.in1"]
        ]
      },
      "aff__U991":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1004":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U1007":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U992":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U994":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "coeff_2_U996":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "coeff_3_U998":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_4_U1000":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_term_U1002":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U993":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U995":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U997":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d4__U1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U993.out","add_all__U1003.in0"],
          ["mul_d1__U995.out","add_all__U1003.in1"],
          ["add_all__U1004.in0","add_all__U1003.out"],
          ["mul_d2__U997.out","add_all__U1004.in1"],
          ["add_all__U1005.in0","add_all__U1004.out"],
          ["mul_d3__U999.out","add_all__U1005.in1"],
          ["add_all__U1006.in0","add_all__U1005.out"],
          ["mul_d4__U1001.out","add_all__U1006.in1"],
          ["add_all__U1007.in0","add_all__U1006.out"],
          ["const_term_U1002.out","add_all__U1007.in1"],
          ["self.out","add_all__U1007.out"],
          ["mul_d0__U993.in0","coeff_0_U992.out"],
          ["mul_d1__U995.in0","coeff_1_U994.out"],
          ["mul_d2__U997.in0","coeff_2_U996.out"],
          ["mul_d3__U999.in0","coeff_3_U998.out"],
          ["mul_d4__U1001.in0","coeff_4_U1000.out"],
          ["self.d.0","mul_d0__U993.in1"],
          ["self.d.1","mul_d1__U995.in1"],
          ["self.d.2","mul_d2__U997.in1"],
          ["self.d.3","mul_d3__U999.in1"],
          ["self.d.4","mul_d4__U1001.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U14":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U35":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U36":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U365":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U366":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U37":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U39":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U40":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U41":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U43":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U44":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U573":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U574":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U575":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U576":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "affine_controller__U7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["valid","Bit"],
          ["d",["Array",5,["Array",16,"Bit"]]]
        ]]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.2","_U24.in"],
          ["self.out.2","_U24.out"],
          ["self.clk","_U25.clk"],
          ["self.in.3","_U25.in"],
          ["self.out.3","_U25.out"]
        ]
      },
      "array_delay_U30":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U33":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U31.clk"],
          ["self.in.0","_U31.in"],
          ["self.out.0","_U31.out"],
          ["self.clk","_U32.clk"],
          ["self.in.1","_U32.in"],
          ["self.out.1","_U32.out"],
          ["self.clk","_U33.clk"],
          ["self.in.2","_U33.in"],
          ["self.out.2","_U33.out"],
          ["self.clk","_U34.clk"],
          ["self.in.3","_U34.in"],
          ["self.out.3","_U34.out"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U137":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U326":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U328":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U330":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U46":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","conv_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",2], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71":{
            "modref":"global.aff__U60"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97":{
            "modref":"global.aff__U86"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135":{
            "modref":"global.aff__U118"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173":{
            "modref":"global.aff__U156"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211":{
            "modref":"global.aff__U194"
          },
          "bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237":{
            "modref":"global.aff__U226"
          },
          "bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323":{
            "modref":"global.aff__U309"
          },
          "chain_mux_U331":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "chain_mux_U332":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_3_43_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_4_25_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_conv_stencil_5_7_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "conv_stencil_op_hcompute_hw_output_stencil_1_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U136":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U174":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U212":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U238":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U325":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U327":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U329":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U72":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U98":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59":{
            "modref":"global.aff__U48"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85":{
            "modref":"global.aff__U74"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117":{
            "modref":"global.aff__U100"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257":{
            "modref":"global.aff__U240"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155":{
            "modref":"global.aff__U138"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275":{
            "modref":"global.aff__U258"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193":{
            "modref":"global.aff__U176"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293":{
            "modref":"global.aff__U276"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225":{
            "modref":"global.aff__U214"
          },
          "inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308":{
            "modref":"global.aff__U294"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_1_write_ctrl":{
            "modref":"global.affine_controller__U35",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_2_write_ctrl":{
            "modref":"global.affine_controller__U36",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_conv_stencil_3_read_ctrl":{
            "modref":"global.affine_controller__U37",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_3_write_ctrl":{
            "modref":"global.affine_controller__U38",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_read_ctrl":{
            "modref":"global.affine_controller__U39",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_write_ctrl":{
            "modref":"global.affine_controller__U40",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_read_ctrl":{
            "modref":"global.affine_controller__U41",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_write_ctrl":{
            "modref":"global.affine_controller__U42",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8010,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_write_ctrl":{
            "modref":"global.affine_controller__U43",
            "metadata":{"config":{"coeff_0":0,"coeff_1":28,"coeff_2":1,"const":2,"extent_0":1,"extent_1":28,"extent_2":28}}
          },
          "op_hcompute_hw_output_stencil_read_ctrl":{
            "modref":"global.affine_controller__U44",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["eq_const_U136.in1","_U137.out"],
          ["eq_const_U174.in1","_U175.out"],
          ["eq_const_U212.in1","_U213.out"],
          ["eq_const_U238.in1","_U239.out"],
          ["self.clk","_U324.clk"],
          ["bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323.out","_U324.in"],
          ["eq_const_U325.in0","_U324.out"],
          ["eq_const_U327.in0","_U324.out"],
          ["eq_const_U329.in0","_U324.out"],
          ["eq_const_U325.in1","_U326.out"],
          ["eq_const_U327.in1","_U328.out"],
          ["eq_const_U329.in1","_U330.out"],
          ["bank_0.chain_data_in","_U45.out"],
          ["bank_1.chain_data_in","_U46.out"],
          ["bank_2.chain_data_in","_U47.out"],
          ["eq_const_U72.in1","_U73.out"],
          ["eq_const_U98.in1","_U99.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_conv_stencil_3_write.0","bank_0.data_in_0"],
          ["self.op_hcompute_conv_stencil_write.0","bank_0.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_3_43_net.in","bank_0.data_out_0"],
          ["chain_mux_U332.in1","bank_0.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257.out","bank_0.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308.out","bank_0.read_addr_1"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_0.ren_0"],
          ["op_hcompute_hw_output_stencil_read_ctrl.valid","bank_0.ren_1"],
          ["self.rst_n","bank_0.rst_n"],
          ["op_hcompute_conv_stencil_3_write_ctrl.valid","bank_0.wen_0"],
          ["op_hcompute_conv_stencil_write_ctrl.valid","bank_0.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117.out","bank_0.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225.out","bank_0.write_addr_1"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_conv_stencil_1_write.0","bank_1.data_in_0"],
          ["self.op_hcompute_conv_stencil_4_write.0","bank_1.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_4_25_net.in","bank_1.data_out_0"],
          ["chain_mux_U331.in0","bank_1.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275.out","bank_1.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308.out","bank_1.read_addr_1"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_1.ren_0"],
          ["op_hcompute_hw_output_stencil_read_ctrl.valid","bank_1.ren_1"],
          ["self.rst_n","bank_1.rst_n"],
          ["op_hcompute_conv_stencil_1_write_ctrl.valid","bank_1.wen_0"],
          ["op_hcompute_conv_stencil_4_write_ctrl.valid","bank_1.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59.out","bank_1.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155.out","bank_1.write_addr_1"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_conv_stencil_2_write.0","bank_2.data_in_0"],
          ["self.op_hcompute_conv_stencil_5_write.0","bank_2.data_in_1"],
          ["conv_stencil_op_hcompute_conv_stencil_5_7_net.in","bank_2.data_out_0"],
          ["chain_mux_U331.in1","bank_2.data_out_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293.out","bank_2.read_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308.out","bank_2.read_addr_1"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_2.ren_0"],
          ["op_hcompute_hw_output_stencil_read_ctrl.valid","bank_2.ren_1"],
          ["self.rst_n","bank_2.rst_n"],
          ["op_hcompute_conv_stencil_2_write_ctrl.valid","bank_2.wen_0"],
          ["op_hcompute_conv_stencil_5_write_ctrl.valid","bank_2.wen_1"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85.out","bank_2.write_addr_0"],
          ["inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193.out","bank_2.write_addr_1"],
          ["op_hcompute_conv_stencil_1_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71.d"],
          ["eq_const_U72.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U71.out"],
          ["op_hcompute_conv_stencil_2_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97.d"],
          ["eq_const_U98.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U97.out"],
          ["op_hcompute_conv_stencil_3_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135.d"],
          ["eq_const_U136.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U135.out"],
          ["op_hcompute_conv_stencil_4_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173.d"],
          ["eq_const_U174.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U173.out"],
          ["op_hcompute_conv_stencil_5_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211.d"],
          ["eq_const_U212.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U211.out"],
          ["op_hcompute_conv_stencil_write_ctrl.d","bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237.d"],
          ["eq_const_U238.in0","bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U237.out"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U323.d"],
          ["chain_mux_U332.in0","chain_mux_U331.out"],
          ["eq_const_U329.out","chain_mux_U331.sel"],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_net.in","chain_mux_U332.out"],
          ["eq_const_U325.out","chain_mux_U332.sel"],
          ["self.op_hcompute_conv_stencil_3_read.0","conv_stencil_op_hcompute_conv_stencil_3_43_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","conv_stencil_op_hcompute_conv_stencil_4_25_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","conv_stencil_op_hcompute_conv_stencil_5_7_net.out"],
          ["self.op_hcompute_hw_output_stencil_read.0","conv_stencil_op_hcompute_hw_output_stencil_1_net.out"],
          ["op_hcompute_conv_stencil_1_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U59.d"],
          ["op_hcompute_conv_stencil_2_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U85.d"],
          ["op_hcompute_conv_stencil_3_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U117.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U257.d"],
          ["op_hcompute_conv_stencil_4_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U155.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U275.d"],
          ["op_hcompute_conv_stencil_5_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U193.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U293.d"],
          ["op_hcompute_conv_stencil_write_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U225.d"],
          ["op_hcompute_hw_output_stencil_read_ctrl.d","inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U308.d"],
          ["self.clk","op_hcompute_conv_stencil_1_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_1_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_1_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_2_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_2_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_2_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_3_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_3_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_4_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_4_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_4_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_4_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_5_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_5_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_5_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_5_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_write_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_write_ctrl.rst_n"],
          ["self.clk","op_hcompute_hw_output_stencil_read_ctrl.clk"],
          ["self.flush","op_hcompute_hw_output_stencil_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_hw_output_stencil_read_ctrl.rst_n"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_1"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_2"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_3"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_4"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv_stencil_5"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.0","inner_compute.in2_hw_kernel_global_wrapper_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.1","inner_compute.in2_hw_kernel_global_wrapper_stencil.1"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.2","inner_compute.in2_hw_kernel_global_wrapper_stencil.2"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.3","inner_compute.in2_hw_kernel_global_wrapper_stencil.3"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.4","inner_compute.in2_hw_kernel_global_wrapper_stencil.4"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.5","inner_compute.in2_hw_kernel_global_wrapper_stencil.5"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.6","inner_compute.in2_hw_kernel_global_wrapper_stencil.6"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read.7","inner_compute.in2_hw_kernel_global_wrapper_stencil.7"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write.0","inner_compute.out_conv_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_kernel_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read.0","inner_compute.in0_hw_kernel_stencil.0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write.0","inner_compute.out_hw_kernel_global_wrapper_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__667.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__670.out"]
        ]
      },
      "hcompute_conv_stencil_1_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U6":{
            "modref":"global._U6_pt__U7"
          },
          "const_p0__670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__670.out","_U6.in"],
          ["self.out_conv_stencil","_U6.out"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__673.out"]
        ]
      },
      "hcompute_conv_stencil_2_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U8":{
            "modref":"global._U8_pt__U9"
          },
          "const_p0__673":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__673.out","_U8.in"],
          ["self.out_conv_stencil","_U8.out"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","add_691_705_706.in0"],
          ["add_conv_stencil_1_704_705.out","add_691_705_706.in1"],
          ["self.out_conv_stencil","add_691_705_706.out"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","add_692_703_704.in0"],
          ["add_693_702_703.out","add_692_703_704.in1"],
          ["add_conv_stencil_1_704_705.in1","add_692_703_704.out"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","add_693_702_703.in0"],
          ["add_694_701_702.out","add_693_702_703.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","add_694_701_702.in0"],
          ["add_695_700_701.out","add_694_701_702.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","add_695_700_701.in0"],
          ["add_696_699_700.out","add_695_700_701.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","add_696_699_700.in0"],
          ["add_697_698_699.out","add_696_699_700.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","add_697_698_699.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","add_697_698_699.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_704_705.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1"]
        ]
      },
      "hcompute_conv_stencil_3_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U10":{
            "modref":"global._U10_pt__U11"
          },
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U101":{
            "modref":"global._U101_pt__U102"
          },
          "_U103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U106":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U107":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U108":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U110":{
            "modref":"global._U110_pt__U111"
          },
          "_U112":{
            "modref":"global._U112_pt__U113"
          },
          "_U114":{
            "modref":"global._U114_pt__U115"
          },
          "_U116":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U117":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U121":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "modref":"global._U130_pt__U131"
          },
          "_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U133":{
            "modref":"global._U133_pt__U134"
          },
          "_U135":{
            "modref":"global._U135_pt__U136"
          },
          "_U137":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U141":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U142":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "modref":"global._U148_pt__U149"
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U150":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U151":{
            "modref":"global._U151_pt__U152"
          },
          "_U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U154":{
            "modref":"global._U154_pt__U155"
          },
          "_U156":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U161":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U162":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U163":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U165":{
            "modref":"global._U165_pt__U166"
          },
          "_U167":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U168":{
            "modref":"global._U168_pt__U169"
          },
          "_U17":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U170":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U171":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U172":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U173":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U175":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U176":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U177":{
            "modref":"global._U177_pt__U178"
          },
          "_U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U180":{
            "modref":"global._U180_pt__U181"
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U184":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U187":{
            "modref":"global._U187_pt__U188"
          },
          "_U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U190":{
            "modref":"global._U190_pt__U191"
          },
          "_U192":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U195":{
            "modref":"global._U195_pt__U196"
          },
          "_U197":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U198":{
            "modref":"global._U198_pt__U199"
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U200":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U201":{
            "modref":"global._U201_pt__U202"
          },
          "_U203":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U204":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U205":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U206":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U207":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U208":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U209":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U210":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U25":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U26":{
            "modref":"global._U26_pt__U27"
          },
          "_U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U29":{
            "modref":"global._U29_pt__U30"
          },
          "_U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U32":{
            "modref":"global._U32_pt__U33"
          },
          "_U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U36":{
            "modref":"global._U36_pt__U37"
          },
          "_U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "modref":"global._U40_pt__U41"
          },
          "_U42":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "modref":"global._U45_pt__U46"
          },
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U50":{
            "modref":"global._U50_pt__U51"
          },
          "_U52":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U53":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U54":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U56":{
            "modref":"global._U56_pt__U57"
          },
          "_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "modref":"global._U62_pt__U63"
          },
          "_U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "modref":"global._U69_pt__U70"
          },
          "_U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U76":{
            "modref":"global._U76_pt__U77"
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U84":{
            "modref":"global._U84_pt__U85"
          },
          "_U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U87":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U88":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U89":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U90":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U91":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U92":{
            "modref":"global._U92_pt__U93"
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U96":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_691_705_706":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_692_703_704":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_693_702_703":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_694_701_702":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_695_700_701":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_696_699_700":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_697_698_699":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_704_705":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U25.out","_U10.in"],
          ["add_conv_stencil_1_704_705.in0","_U10.out"],
          ["self.clk","_U100.clk"],
          ["_U99.out","_U100.in"],
          ["_U92.in","_U100.out"],
          ["_U109.out","_U101.in"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in1","_U101.out"],
          ["self.clk","_U103.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U103.in"],
          ["_U104.in","_U103.out"],
          ["self.clk","_U104.clk"],
          ["_U105.in","_U104.out"],
          ["self.clk","_U105.clk"],
          ["_U106.in","_U105.out"],
          ["self.clk","_U106.clk"],
          ["_U107.in","_U106.out"],
          ["self.clk","_U107.clk"],
          ["_U108.in","_U107.out"],
          ["self.clk","_U108.clk"],
          ["_U109.in","_U108.out"],
          ["self.clk","_U109.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U110.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in0","_U110.out"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U112.in"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.in1","_U112.out"],
          ["_U129.out","_U114.in"],
          ["add_691_705_706.in0","_U114.out"],
          ["self.clk","_U116.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.out","_U116.in"],
          ["_U117.in","_U116.out"],
          ["self.clk","_U117.clk"],
          ["_U118.in","_U117.out"],
          ["self.clk","_U118.clk"],
          ["_U119.in","_U118.out"],
          ["self.clk","_U119.clk"],
          ["_U120.in","_U119.out"],
          ["self.clk","_U12.clk"],
          ["self.in0_conv_stencil.0","_U12.in"],
          ["_U13.in","_U12.out"],
          ["self.clk","_U120.clk"],
          ["_U121.in","_U120.out"],
          ["self.clk","_U121.clk"],
          ["_U122.in","_U121.out"],
          ["self.clk","_U122.clk"],
          ["_U123.in","_U122.out"],
          ["self.clk","_U123.clk"],
          ["_U124.in","_U123.out"],
          ["self.clk","_U124.clk"],
          ["_U125.in","_U124.out"],
          ["self.clk","_U125.clk"],
          ["_U126.in","_U125.out"],
          ["self.clk","_U126.clk"],
          ["_U127.in","_U126.out"],
          ["self.clk","_U127.clk"],
          ["_U128.in","_U127.out"],
          ["self.clk","_U128.clk"],
          ["_U129.in","_U128.out"],
          ["self.clk","_U129.clk"],
          ["self.clk","_U13.clk"],
          ["_U14.in","_U13.out"],
          ["_U132.out","_U130.in"],
          ["add_691_705_706.in1","_U130.out"],
          ["self.clk","_U132.clk"],
          ["add_conv_stencil_1_704_705.out","_U132.in"],
          ["add_691_705_706.out","_U133.in"],
          ["self.out_conv_stencil","_U133.out"],
          ["_U147.out","_U135.in"],
          ["add_692_703_704.in0","_U135.out"],
          ["self.clk","_U137.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.out","_U137.in"],
          ["_U138.in","_U137.out"],
          ["self.clk","_U138.clk"],
          ["_U139.in","_U138.out"],
          ["self.clk","_U139.clk"],
          ["_U140.in","_U139.out"],
          ["self.clk","_U14.clk"],
          ["_U15.in","_U14.out"],
          ["self.clk","_U140.clk"],
          ["_U141.in","_U140.out"],
          ["self.clk","_U141.clk"],
          ["_U142.in","_U141.out"],
          ["self.clk","_U142.clk"],
          ["_U143.in","_U142.out"],
          ["self.clk","_U143.clk"],
          ["_U144.in","_U143.out"],
          ["self.clk","_U144.clk"],
          ["_U145.in","_U144.out"],
          ["self.clk","_U145.clk"],
          ["_U146.in","_U145.out"],
          ["self.clk","_U146.clk"],
          ["_U147.in","_U146.out"],
          ["self.clk","_U147.clk"],
          ["_U150.out","_U148.in"],
          ["add_692_703_704.in1","_U148.out"],
          ["self.clk","_U15.clk"],
          ["_U16.in","_U15.out"],
          ["self.clk","_U150.clk"],
          ["add_693_702_703.out","_U150.in"],
          ["_U153.out","_U151.in"],
          ["add_conv_stencil_1_704_705.in1","_U151.out"],
          ["self.clk","_U153.clk"],
          ["add_692_703_704.out","_U153.in"],
          ["_U164.out","_U154.in"],
          ["add_693_702_703.in0","_U154.out"],
          ["self.clk","_U156.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.out","_U156.in"],
          ["_U157.in","_U156.out"],
          ["self.clk","_U157.clk"],
          ["_U158.in","_U157.out"],
          ["self.clk","_U158.clk"],
          ["_U159.in","_U158.out"],
          ["self.clk","_U159.clk"],
          ["_U160.in","_U159.out"],
          ["self.clk","_U16.clk"],
          ["_U17.in","_U16.out"],
          ["self.clk","_U160.clk"],
          ["_U161.in","_U160.out"],
          ["self.clk","_U161.clk"],
          ["_U162.in","_U161.out"],
          ["self.clk","_U162.clk"],
          ["_U163.in","_U162.out"],
          ["self.clk","_U163.clk"],
          ["_U164.in","_U163.out"],
          ["self.clk","_U164.clk"],
          ["_U167.out","_U165.in"],
          ["add_693_702_703.in1","_U165.out"],
          ["self.clk","_U167.clk"],
          ["add_694_701_702.out","_U167.in"],
          ["_U176.out","_U168.in"],
          ["add_694_701_702.in0","_U168.out"],
          ["self.clk","_U17.clk"],
          ["_U18.in","_U17.out"],
          ["self.clk","_U170.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.out","_U170.in"],
          ["_U171.in","_U170.out"],
          ["self.clk","_U171.clk"],
          ["_U172.in","_U171.out"],
          ["self.clk","_U172.clk"],
          ["_U173.in","_U172.out"],
          ["self.clk","_U173.clk"],
          ["_U174.in","_U173.out"],
          ["self.clk","_U174.clk"],
          ["_U175.in","_U174.out"],
          ["self.clk","_U175.clk"],
          ["_U176.in","_U175.out"],
          ["self.clk","_U176.clk"],
          ["_U179.out","_U177.in"],
          ["add_694_701_702.in1","_U177.out"],
          ["self.clk","_U179.clk"],
          ["add_695_700_701.out","_U179.in"],
          ["self.clk","_U18.clk"],
          ["_U19.in","_U18.out"],
          ["_U186.out","_U180.in"],
          ["add_695_700_701.in0","_U180.out"],
          ["self.clk","_U182.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.out","_U182.in"],
          ["_U183.in","_U182.out"],
          ["self.clk","_U183.clk"],
          ["_U184.in","_U183.out"],
          ["self.clk","_U184.clk"],
          ["_U185.in","_U184.out"],
          ["self.clk","_U185.clk"],
          ["_U186.in","_U185.out"],
          ["self.clk","_U186.clk"],
          ["_U189.out","_U187.in"],
          ["add_695_700_701.in1","_U187.out"],
          ["self.clk","_U189.clk"],
          ["add_696_699_700.out","_U189.in"],
          ["self.clk","_U19.clk"],
          ["_U20.in","_U19.out"],
          ["_U194.out","_U190.in"],
          ["add_696_699_700.in0","_U190.out"],
          ["self.clk","_U192.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.out","_U192.in"],
          ["_U193.in","_U192.out"],
          ["self.clk","_U193.clk"],
          ["_U194.in","_U193.out"],
          ["self.clk","_U194.clk"],
          ["_U197.out","_U195.in"],
          ["add_696_699_700.in1","_U195.out"],
          ["self.clk","_U197.clk"],
          ["add_697_698_699.out","_U197.in"],
          ["_U200.out","_U198.in"],
          ["add_697_698_699.in0","_U198.out"],
          ["self.clk","_U20.clk"],
          ["_U21.in","_U20.out"],
          ["self.clk","_U200.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.out","_U200.in"],
          ["_U210.out","_U201.in"],
          ["add_697_698_699.in1","_U201.out"],
          ["self.clk","_U203.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_698.out","_U203.in"],
          ["_U204.in","_U203.out"],
          ["self.clk","_U204.clk"],
          ["_U205.in","_U204.out"],
          ["self.clk","_U205.clk"],
          ["_U206.in","_U205.out"],
          ["self.clk","_U206.clk"],
          ["_U207.in","_U206.out"],
          ["self.clk","_U207.clk"],
          ["_U208.in","_U207.out"],
          ["self.clk","_U208.clk"],
          ["_U209.in","_U208.out"],
          ["self.clk","_U209.clk"],
          ["_U210.in","_U209.out"],
          ["self.clk","_U21.clk"],
          ["_U22.in","_U21.out"],
          ["self.clk","_U210.clk"],
          ["self.clk","_U22.clk"],
          ["_U23.in","_U22.out"],
          ["self.clk","_U23.clk"],
          ["_U24.in","_U23.out"],
          ["self.clk","_U24.clk"],
          ["_U25.in","_U24.out"],
          ["self.clk","_U25.clk"],
          ["_U28.out","_U26.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in0","_U26.out"],
          ["self.clk","_U28.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U28.in"],
          ["_U31.out","_U29.in"],
          ["mul_hw_kernel_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_691.in1","_U29.out"],
          ["self.clk","_U31.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U31.in"],
          ["_U35.out","_U32.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in0","_U32.out"],
          ["self.clk","_U34.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U34.in"],
          ["_U35.in","_U34.out"],
          ["self.clk","_U35.clk"],
          ["_U39.out","_U36.in"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_692.in1","_U36.out"],
          ["self.clk","_U38.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U38.in"],
          ["_U39.in","_U38.out"],
          ["self.clk","_U39.clk"],
          ["_U44.out","_U40.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in0","_U40.out"],
          ["self.clk","_U42.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U42.in"],
          ["_U43.in","_U42.out"],
          ["self.clk","_U43.clk"],
          ["_U44.in","_U43.out"],
          ["self.clk","_U44.clk"],
          ["_U49.out","_U45.in"],
          ["mul_hw_kernel_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_693.in1","_U45.out"],
          ["self.clk","_U47.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U47.in"],
          ["_U48.in","_U47.out"],
          ["self.clk","_U48.clk"],
          ["_U49.in","_U48.out"],
          ["self.clk","_U49.clk"],
          ["_U55.out","_U50.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in0","_U50.out"],
          ["self.clk","_U52.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U52.in"],
          ["_U53.in","_U52.out"],
          ["self.clk","_U53.clk"],
          ["_U54.in","_U53.out"],
          ["self.clk","_U54.clk"],
          ["_U55.in","_U54.out"],
          ["self.clk","_U55.clk"],
          ["_U61.out","_U56.in"],
          ["mul_hw_kernel_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_694.in1","_U56.out"],
          ["self.clk","_U58.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U58.in"],
          ["_U59.in","_U58.out"],
          ["self.clk","_U59.clk"],
          ["_U60.in","_U59.out"],
          ["self.clk","_U60.clk"],
          ["_U61.in","_U60.out"],
          ["self.clk","_U61.clk"],
          ["_U68.out","_U62.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in0","_U62.out"],
          ["self.clk","_U64.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U64.in"],
          ["_U65.in","_U64.out"],
          ["self.clk","_U65.clk"],
          ["_U66.in","_U65.out"],
          ["self.clk","_U66.clk"],
          ["_U67.in","_U66.out"],
          ["self.clk","_U67.clk"],
          ["_U68.in","_U67.out"],
          ["self.clk","_U68.clk"],
          ["_U75.out","_U69.in"],
          ["mul_hw_kernel_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_695.in1","_U69.out"],
          ["self.clk","_U71.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U71.in"],
          ["_U72.in","_U71.out"],
          ["self.clk","_U72.clk"],
          ["_U73.in","_U72.out"],
          ["self.clk","_U73.clk"],
          ["_U74.in","_U73.out"],
          ["self.clk","_U74.clk"],
          ["_U75.in","_U74.out"],
          ["self.clk","_U75.clk"],
          ["_U83.out","_U76.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in0","_U76.out"],
          ["self.clk","_U78.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U78.in"],
          ["_U79.in","_U78.out"],
          ["self.clk","_U79.clk"],
          ["_U80.in","_U79.out"],
          ["self.clk","_U80.clk"],
          ["_U81.in","_U80.out"],
          ["self.clk","_U81.clk"],
          ["_U82.in","_U81.out"],
          ["self.clk","_U82.clk"],
          ["_U83.in","_U82.out"],
          ["self.clk","_U83.clk"],
          ["_U91.out","_U84.in"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_696.in1","_U84.out"],
          ["self.clk","_U86.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U86.in"],
          ["_U87.in","_U86.out"],
          ["self.clk","_U87.clk"],
          ["_U88.in","_U87.out"],
          ["self.clk","_U88.clk"],
          ["_U89.in","_U88.out"],
          ["self.clk","_U89.clk"],
          ["_U90.in","_U89.out"],
          ["self.clk","_U90.clk"],
          ["_U91.in","_U90.out"],
          ["self.clk","_U91.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_697.in0","_U92.out"],
          ["self.clk","_U94.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U94.in"],
          ["_U95.in","_U94.out"],
          ["self.clk","_U95.clk"],
          ["_U96.in","_U95.out"],
          ["self.clk","_U96.clk"],
          ["_U97.in","_U96.out"],
          ["self.clk","_U97.clk"],
          ["_U98.in","_U97.out"],
          ["self.clk","_U98.clk"],
          ["_U99.in","_U98.out"],
          ["self.clk","_U99.clk"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","add_758_772_773.in0"],
          ["add_conv_stencil_2_771_772.out","add_758_772_773.in1"],
          ["self.out_conv_stencil","add_758_772_773.out"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","add_759_770_771.in0"],
          ["add_760_769_770.out","add_759_770_771.in1"],
          ["add_conv_stencil_2_771_772.in1","add_759_770_771.out"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","add_760_769_770.in0"],
          ["add_761_768_769.out","add_760_769_770.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","add_761_768_769.in0"],
          ["add_762_767_768.out","add_761_768_769.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","add_762_767_768.in0"],
          ["add_763_766_767.out","add_762_767_768.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","add_763_766_767.in0"],
          ["add_764_765_766.out","add_763_766_767.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","add_764_765_766.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","add_764_765_766.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_2_771_772.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1"]
        ]
      },
      "hcompute_conv_stencil_4_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U211":{
            "modref":"global._U211_pt__U212"
          },
          "_U213":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U214":{
            "modref":"global._U214_pt__U215"
          },
          "_U216":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U217":{
            "modref":"global._U217_pt__U218"
          },
          "_U219":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U220":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U221":{
            "modref":"global._U221_pt__U222"
          },
          "_U223":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U224":{
            "modref":"global._U224_pt__U225"
          },
          "_U226":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U227":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U228":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U230":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U231":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U233":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U235":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U236":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U237":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U238":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U239":{
            "modref":"global._U239_pt__U240"
          },
          "_U241":{
            "modref":"global._U241_pt__U242"
          },
          "_U243":{
            "modref":"global._U243_pt__U244"
          },
          "_U245":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U246":{
            "modref":"global._U246_pt__U247"
          },
          "_U248":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U249":{
            "modref":"global._U249_pt__U250"
          },
          "_U251":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U252":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U253":{
            "modref":"global._U253_pt__U254"
          },
          "_U255":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U256":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U257":{
            "modref":"global._U257_pt__U258"
          },
          "_U259":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U260":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U261":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U262":{
            "modref":"global._U262_pt__U263"
          },
          "_U264":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U265":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U266":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U267":{
            "modref":"global._U267_pt__U268"
          },
          "_U269":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U270":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U271":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U272":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U273":{
            "modref":"global._U273_pt__U274"
          },
          "_U275":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U276":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U277":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U278":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U279":{
            "modref":"global._U279_pt__U280"
          },
          "_U281":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U282":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U283":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U284":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U285":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U286":{
            "modref":"global._U286_pt__U287"
          },
          "_U288":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U289":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U290":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U291":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U292":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U293":{
            "modref":"global._U293_pt__U294"
          },
          "_U295":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U296":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U297":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U298":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U299":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U300":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U301":{
            "modref":"global._U301_pt__U302"
          },
          "_U303":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U304":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U305":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U306":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U307":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U308":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U309":{
            "modref":"global._U309_pt__U310"
          },
          "_U311":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U312":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U313":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U314":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U315":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U316":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U317":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U318":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U319":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U320":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U321":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U322":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U323":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U324":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U325":{
            "modref":"global._U325_pt__U326"
          },
          "_U327":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U328":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U329":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U330":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U331":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U332":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U333":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U334":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U335":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U336":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U337":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U338":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U339":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U340":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U341":{
            "modref":"global._U341_pt__U342"
          },
          "_U343":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U344":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U345":{
            "modref":"global._U345_pt__U346"
          },
          "_U347":{
            "modref":"global._U347_pt__U348"
          },
          "_U349":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U350":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U351":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U352":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U353":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U354":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U355":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U356":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U357":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U358":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U359":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U360":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U361":{
            "modref":"global._U361_pt__U362"
          },
          "_U363":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U364":{
            "modref":"global._U364_pt__U365"
          },
          "_U366":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U367":{
            "modref":"global._U367_pt__U368"
          },
          "_U369":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U370":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U371":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U372":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U375":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U376":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U377":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U378":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U379":{
            "modref":"global._U379_pt__U380"
          },
          "_U381":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U382":{
            "modref":"global._U382_pt__U383"
          },
          "_U384":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U385":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U386":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U387":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U388":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U389":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U390":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U391":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U392":{
            "modref":"global._U392_pt__U393"
          },
          "_U394":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U395":{
            "modref":"global._U395_pt__U396"
          },
          "_U397":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U398":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U399":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U400":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U401":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U402":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U403":{
            "modref":"global._U403_pt__U404"
          },
          "_U405":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U406":{
            "modref":"global._U406_pt__U407"
          },
          "_U408":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U409":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U410":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U411":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "add_758_772_773":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_759_770_771":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_760_769_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_761_768_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_762_767_768":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_763_766_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_764_765_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_2_771_772":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["_U213.out","_U211.in"],
          ["add_758_772_773.in0","_U211.out"],
          ["self.clk","_U213.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.out","_U213.in"],
          ["_U216.out","_U214.in"],
          ["add_763_766_767.in1","_U214.out"],
          ["self.clk","_U216.clk"],
          ["add_764_765_766.out","_U216.in"],
          ["_U220.out","_U217.in"],
          ["add_764_765_766.in0","_U217.out"],
          ["self.clk","_U219.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.out","_U219.in"],
          ["_U220.in","_U219.out"],
          ["self.clk","_U220.clk"],
          ["_U223.out","_U221.in"],
          ["add_764_765_766.in1","_U221.out"],
          ["self.clk","_U223.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.out","_U223.in"],
          ["_U238.out","_U224.in"],
          ["add_conv_stencil_2_771_772.in0","_U224.out"],
          ["self.clk","_U226.clk"],
          ["self.in0_conv_stencil.0","_U226.in"],
          ["_U227.in","_U226.out"],
          ["self.clk","_U227.clk"],
          ["_U228.in","_U227.out"],
          ["self.clk","_U228.clk"],
          ["_U229.in","_U228.out"],
          ["self.clk","_U229.clk"],
          ["_U230.in","_U229.out"],
          ["self.clk","_U230.clk"],
          ["_U231.in","_U230.out"],
          ["self.clk","_U231.clk"],
          ["_U232.in","_U231.out"],
          ["self.clk","_U232.clk"],
          ["_U233.in","_U232.out"],
          ["self.clk","_U233.clk"],
          ["_U234.in","_U233.out"],
          ["self.clk","_U234.clk"],
          ["_U235.in","_U234.out"],
          ["self.clk","_U235.clk"],
          ["_U236.in","_U235.out"],
          ["self.clk","_U236.clk"],
          ["_U237.in","_U236.out"],
          ["self.clk","_U237.clk"],
          ["_U238.in","_U237.out"],
          ["self.clk","_U238.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U239.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in0","_U239.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","_U241.in"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.in1","_U241.out"],
          ["_U245.out","_U243.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in0","_U243.out"],
          ["self.clk","_U245.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U245.in"],
          ["_U248.out","_U246.in"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.in1","_U246.out"],
          ["self.clk","_U248.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U248.in"],
          ["_U252.out","_U249.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in0","_U249.out"],
          ["self.clk","_U251.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U251.in"],
          ["_U252.in","_U251.out"],
          ["self.clk","_U252.clk"],
          ["_U256.out","_U253.in"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.in1","_U253.out"],
          ["self.clk","_U255.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U255.in"],
          ["_U256.in","_U255.out"],
          ["self.clk","_U256.clk"],
          ["_U261.out","_U257.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in0","_U257.out"],
          ["self.clk","_U259.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U259.in"],
          ["_U260.in","_U259.out"],
          ["self.clk","_U260.clk"],
          ["_U261.in","_U260.out"],
          ["self.clk","_U261.clk"],
          ["_U266.out","_U262.in"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.in1","_U262.out"],
          ["self.clk","_U264.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U264.in"],
          ["_U265.in","_U264.out"],
          ["self.clk","_U265.clk"],
          ["_U266.in","_U265.out"],
          ["self.clk","_U266.clk"],
          ["_U272.out","_U267.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in0","_U267.out"],
          ["self.clk","_U269.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U269.in"],
          ["_U270.in","_U269.out"],
          ["self.clk","_U270.clk"],
          ["_U271.in","_U270.out"],
          ["self.clk","_U271.clk"],
          ["_U272.in","_U271.out"],
          ["self.clk","_U272.clk"],
          ["_U278.out","_U273.in"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.in1","_U273.out"],
          ["self.clk","_U275.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U275.in"],
          ["_U276.in","_U275.out"],
          ["self.clk","_U276.clk"],
          ["_U277.in","_U276.out"],
          ["self.clk","_U277.clk"],
          ["_U278.in","_U277.out"],
          ["self.clk","_U278.clk"],
          ["_U285.out","_U279.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in0","_U279.out"],
          ["self.clk","_U281.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U281.in"],
          ["_U282.in","_U281.out"],
          ["self.clk","_U282.clk"],
          ["_U283.in","_U282.out"],
          ["self.clk","_U283.clk"],
          ["_U284.in","_U283.out"],
          ["self.clk","_U284.clk"],
          ["_U285.in","_U284.out"],
          ["self.clk","_U285.clk"],
          ["_U292.out","_U286.in"],
          ["mul_hw_kernel_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_764.in1","_U286.out"],
          ["self.clk","_U288.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U288.in"],
          ["_U289.in","_U288.out"],
          ["self.clk","_U289.clk"],
          ["_U290.in","_U289.out"],
          ["self.clk","_U290.clk"],
          ["_U291.in","_U290.out"],
          ["self.clk","_U291.clk"],
          ["_U292.in","_U291.out"],
          ["self.clk","_U292.clk"],
          ["_U300.out","_U293.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in0","_U293.out"],
          ["self.clk","_U295.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U295.in"],
          ["_U296.in","_U295.out"],
          ["self.clk","_U296.clk"],
          ["_U297.in","_U296.out"],
          ["self.clk","_U297.clk"],
          ["_U298.in","_U297.out"],
          ["self.clk","_U298.clk"],
          ["_U299.in","_U298.out"],
          ["self.clk","_U299.clk"],
          ["_U300.in","_U299.out"],
          ["self.clk","_U300.clk"],
          ["_U308.out","_U301.in"],
          ["mul_hw_kernel_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_765.in1","_U301.out"],
          ["self.clk","_U303.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U303.in"],
          ["_U304.in","_U303.out"],
          ["self.clk","_U304.clk"],
          ["_U305.in","_U304.out"],
          ["self.clk","_U305.clk"],
          ["_U306.in","_U305.out"],
          ["self.clk","_U306.clk"],
          ["_U307.in","_U306.out"],
          ["self.clk","_U307.clk"],
          ["_U308.in","_U307.out"],
          ["self.clk","_U308.clk"],
          ["_U324.out","_U309.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in0","_U309.out"],
          ["self.clk","_U311.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U311.in"],
          ["_U312.in","_U311.out"],
          ["self.clk","_U312.clk"],
          ["_U313.in","_U312.out"],
          ["self.clk","_U313.clk"],
          ["_U314.in","_U313.out"],
          ["self.clk","_U314.clk"],
          ["_U315.in","_U314.out"],
          ["self.clk","_U315.clk"],
          ["_U316.in","_U315.out"],
          ["self.clk","_U316.clk"],
          ["_U317.in","_U316.out"],
          ["self.clk","_U317.clk"],
          ["_U318.in","_U317.out"],
          ["self.clk","_U318.clk"],
          ["_U319.in","_U318.out"],
          ["self.clk","_U319.clk"],
          ["_U320.in","_U319.out"],
          ["self.clk","_U320.clk"],
          ["_U321.in","_U320.out"],
          ["self.clk","_U321.clk"],
          ["_U322.in","_U321.out"],
          ["self.clk","_U322.clk"],
          ["_U323.in","_U322.out"],
          ["self.clk","_U323.clk"],
          ["_U324.in","_U323.out"],
          ["self.clk","_U324.clk"],
          ["_U340.out","_U325.in"],
          ["mul_hw_kernel_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_758.in1","_U325.out"],
          ["self.clk","_U327.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U327.in"],
          ["_U328.in","_U327.out"],
          ["self.clk","_U328.clk"],
          ["_U329.in","_U328.out"],
          ["self.clk","_U329.clk"],
          ["_U330.in","_U329.out"],
          ["self.clk","_U330.clk"],
          ["_U331.in","_U330.out"],
          ["self.clk","_U331.clk"],
          ["_U332.in","_U331.out"],
          ["self.clk","_U332.clk"],
          ["_U333.in","_U332.out"],
          ["self.clk","_U333.clk"],
          ["_U334.in","_U333.out"],
          ["self.clk","_U334.clk"],
          ["_U335.in","_U334.out"],
          ["self.clk","_U335.clk"],
          ["_U336.in","_U335.out"],
          ["self.clk","_U336.clk"],
          ["_U337.in","_U336.out"],
          ["self.clk","_U337.clk"],
          ["_U338.in","_U337.out"],
          ["self.clk","_U338.clk"],
          ["_U339.in","_U338.out"],
          ["self.clk","_U339.clk"],
          ["_U340.in","_U339.out"],
          ["self.clk","_U340.clk"],
          ["_U344.out","_U341.in"],
          ["add_758_772_773.in1","_U341.out"],
          ["self.clk","_U343.clk"],
          ["add_conv_stencil_2_771_772.out","_U343.in"],
          ["_U344.in","_U343.out"],
          ["self.clk","_U344.clk"],
          ["add_758_772_773.out","_U345.in"],
          ["self.out_conv_stencil","_U345.out"],
          ["_U360.out","_U347.in"],
          ["add_759_770_771.in0","_U347.out"],
          ["self.clk","_U349.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_759.out","_U349.in"],
          ["_U350.in","_U349.out"],
          ["self.clk","_U350.clk"],
          ["_U351.in","_U350.out"],
          ["self.clk","_U351.clk"],
          ["_U352.in","_U351.out"],
          ["self.clk","_U352.clk"],
          ["_U353.in","_U352.out"],
          ["self.clk","_U353.clk"],
          ["_U354.in","_U353.out"],
          ["self.clk","_U354.clk"],
          ["_U355.in","_U354.out"],
          ["self.clk","_U355.clk"],
          ["_U356.in","_U355.out"],
          ["self.clk","_U356.clk"],
          ["_U357.in","_U356.out"],
          ["self.clk","_U357.clk"],
          ["_U358.in","_U357.out"],
          ["self.clk","_U358.clk"],
          ["_U359.in","_U358.out"],
          ["self.clk","_U359.clk"],
          ["_U360.in","_U359.out"],
          ["self.clk","_U360.clk"],
          ["_U363.out","_U361.in"],
          ["add_759_770_771.in1","_U361.out"],
          ["self.clk","_U363.clk"],
          ["add_760_769_770.out","_U363.in"],
          ["_U366.out","_U364.in"],
          ["add_conv_stencil_2_771_772.in1","_U364.out"],
          ["self.clk","_U366.clk"],
          ["add_759_770_771.out","_U366.in"],
          ["_U378.out","_U367.in"],
          ["add_760_769_770.in0","_U367.out"],
          ["self.clk","_U369.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_760.out","_U369.in"],
          ["_U370.in","_U369.out"],
          ["self.clk","_U370.clk"],
          ["_U371.in","_U370.out"],
          ["self.clk","_U371.clk"],
          ["_U372.in","_U371.out"],
          ["self.clk","_U372.clk"],
          ["_U373.in","_U372.out"],
          ["self.clk","_U373.clk"],
          ["_U374.in","_U373.out"],
          ["self.clk","_U374.clk"],
          ["_U375.in","_U374.out"],
          ["self.clk","_U375.clk"],
          ["_U376.in","_U375.out"],
          ["self.clk","_U376.clk"],
          ["_U377.in","_U376.out"],
          ["self.clk","_U377.clk"],
          ["_U378.in","_U377.out"],
          ["self.clk","_U378.clk"],
          ["_U381.out","_U379.in"],
          ["add_760_769_770.in1","_U379.out"],
          ["self.clk","_U381.clk"],
          ["add_761_768_769.out","_U381.in"],
          ["_U391.out","_U382.in"],
          ["add_761_768_769.in0","_U382.out"],
          ["self.clk","_U384.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_761.out","_U384.in"],
          ["_U385.in","_U384.out"],
          ["self.clk","_U385.clk"],
          ["_U386.in","_U385.out"],
          ["self.clk","_U386.clk"],
          ["_U387.in","_U386.out"],
          ["self.clk","_U387.clk"],
          ["_U388.in","_U387.out"],
          ["self.clk","_U388.clk"],
          ["_U389.in","_U388.out"],
          ["self.clk","_U389.clk"],
          ["_U390.in","_U389.out"],
          ["self.clk","_U390.clk"],
          ["_U391.in","_U390.out"],
          ["self.clk","_U391.clk"],
          ["_U394.out","_U392.in"],
          ["add_761_768_769.in1","_U392.out"],
          ["self.clk","_U394.clk"],
          ["add_762_767_768.out","_U394.in"],
          ["_U402.out","_U395.in"],
          ["add_762_767_768.in0","_U395.out"],
          ["self.clk","_U397.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_762.out","_U397.in"],
          ["_U398.in","_U397.out"],
          ["self.clk","_U398.clk"],
          ["_U399.in","_U398.out"],
          ["self.clk","_U399.clk"],
          ["_U400.in","_U399.out"],
          ["self.clk","_U400.clk"],
          ["_U401.in","_U400.out"],
          ["self.clk","_U401.clk"],
          ["_U402.in","_U401.out"],
          ["self.clk","_U402.clk"],
          ["_U405.out","_U403.in"],
          ["add_762_767_768.in1","_U403.out"],
          ["self.clk","_U405.clk"],
          ["add_763_766_767.out","_U405.in"],
          ["_U411.out","_U406.in"],
          ["add_763_766_767.in0","_U406.out"],
          ["self.clk","_U408.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_763.out","_U408.in"],
          ["_U409.in","_U408.out"],
          ["self.clk","_U409.clk"],
          ["_U410.in","_U409.out"],
          ["self.clk","_U410.clk"],
          ["_U411.in","_U410.out"],
          ["self.clk","_U411.clk"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","add_825_839_840.in0"],
          ["add_conv_stencil_3_838_839.out","add_825_839_840.in1"],
          ["self.out_conv_stencil","add_825_839_840.out"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","add_826_837_838.in0"],
          ["add_827_836_837.out","add_826_837_838.in1"],
          ["add_conv_stencil_3_838_839.in1","add_826_837_838.out"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","add_827_836_837.in0"],
          ["add_828_835_836.out","add_827_836_837.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","add_828_835_836.in0"],
          ["add_829_834_835.out","add_828_835_836.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","add_829_834_835.in0"],
          ["add_830_833_834.out","add_829_834_835.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","add_830_833_834.in0"],
          ["add_831_832_833.out","add_830_833_834.in1"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","add_831_832_833.in0"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","add_831_832_833.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_3_838_839.in0"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.7","mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1"]
        ]
      },
      "hcompute_conv_stencil_5_pipelined":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["in2_hw_kernel_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U412":{
            "modref":"global._U412_pt__U413"
          },
          "_U414":{
            "modref":"global._U414_pt__U415"
          },
          "_U416":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U417":{
            "modref":"global._U417_pt__U418"
          },
          "_U419":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U420":{
            "modref":"global._U420_pt__U421"
          },
          "_U422":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U423":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U424":{
            "modref":"global._U424_pt__U425"
          },
          "_U426":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U427":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U428":{
            "modref":"global._U428_pt__U429"
          },
          "_U430":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U431":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U432":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U433":{
            "modref":"global._U433_pt__U434"
          },
          "_U435":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U436":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U437":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U438":{
            "modref":"global._U438_pt__U439"
          },
          "_U440":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U441":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U442":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U443":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U444":{
            "modref":"global._U444_pt__U445"
          },
          "_U446":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U447":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U448":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U449":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U450":{
            "modref":"global._U450_pt__U451"
          },
          "_U452":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U453":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U454":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U455":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U456":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U457":{
            "modref":"global._U457_pt__U458"
          },
          "_U459":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U460":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U461":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U462":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U463":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U464":{
            "modref":"global._U464_pt__U465"
          },
          "_U466":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U467":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U468":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U469":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U470":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U471":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U472":{
            "modref":"global._U472_pt__U473"
          },
          "_U474":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U475":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U476":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U477":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U478":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U479":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U480":{
            "modref":"global._U480_pt__U481"
          },
          "_U482":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U483":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U484":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U485":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U486":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U487":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U488":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U489":{
            "modref":"global._U489_pt__U490"
          },
          "_U491":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U492":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U493":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U494":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U495":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U496":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U497":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U498":{
            "modref":"global._U498_pt__U499"
          },
          "_U500":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U501":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U502":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U503":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U504":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U505":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U506":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U507":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U508":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U509":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U510":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U511":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U512":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U513":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U514":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U515":{
            "modref":"global._U515_pt__U516"
          },
          "_U517":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U518":{
            "modref":"global._U518_pt__U519"
          },
          "_U520":{
            "modref":"global._U520_pt__U521"
          },
          "_U522":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U523":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U524":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U525":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U526":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U527":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U528":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U529":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U530":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U531":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U532":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U533":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U534":{
            "modref":"global._U534_pt__U535"
          },
          "_U536":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U537":{
            "modref":"global._U537_pt__U538"
          },
          "_U539":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U540":{
            "modref":"global._U540_pt__U541"
          },
          "_U542":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U543":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U544":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U545":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U546":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U547":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U548":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U549":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U550":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U551":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U552":{
            "modref":"global._U552_pt__U553"
          },
          "_U554":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U555":{
            "modref":"global._U555_pt__U556"
          },
          "_U557":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U558":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U559":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U560":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U561":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U562":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U563":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U564":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U565":{
            "modref":"global._U565_pt__U566"
          },
          "_U567":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U568":{
            "modref":"global._U568_pt__U569"
          },
          "_U570":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U571":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U572":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U573":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U574":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U575":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U576":{
            "modref":"global._U576_pt__U577"
          },
          "_U578":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U579":{
            "modref":"global._U579_pt__U580"
          },
          "_U581":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U582":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U583":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "modref":"global._U585_pt__U586"
          },
          "_U587":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "modref":"global._U588_pt__U589"
          },
          "_U590":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U591":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U592":{
            "modref":"global._U592_pt__U593"
          },
          "_U594":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U595":{
            "modref":"global._U595_pt__U596"
          },
          "_U597":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U598":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U599":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U600":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U601":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U602":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U603":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U604":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U605":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U606":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U607":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U608":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U609":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U610":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U611":{
            "modref":"global._U611_pt__U612"
          },
          "add_825_839_840":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_826_837_838":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_827_836_837":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_828_835_836":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_829_834_835":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_830_833_834":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_831_832_833":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_3_838_839":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in1_hw_input_global_wrapper_stencil.0","_U412.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in1","_U412.out"],
          ["_U416.out","_U414.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in0","_U414.out"],
          ["self.clk","_U416.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.1","_U416.in"],
          ["_U419.out","_U417.in"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.in1","_U417.out"],
          ["self.clk","_U419.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.1","_U419.in"],
          ["_U423.out","_U420.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in0","_U420.out"],
          ["self.clk","_U422.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.2","_U422.in"],
          ["_U423.in","_U422.out"],
          ["self.clk","_U423.clk"],
          ["_U427.out","_U424.in"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.in1","_U424.out"],
          ["self.clk","_U426.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.2","_U426.in"],
          ["_U427.in","_U426.out"],
          ["self.clk","_U427.clk"],
          ["_U432.out","_U428.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in0","_U428.out"],
          ["self.clk","_U430.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.3","_U430.in"],
          ["_U431.in","_U430.out"],
          ["self.clk","_U431.clk"],
          ["_U432.in","_U431.out"],
          ["self.clk","_U432.clk"],
          ["_U437.out","_U433.in"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.in1","_U433.out"],
          ["self.clk","_U435.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.3","_U435.in"],
          ["_U436.in","_U435.out"],
          ["self.clk","_U436.clk"],
          ["_U437.in","_U436.out"],
          ["self.clk","_U437.clk"],
          ["_U443.out","_U438.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in0","_U438.out"],
          ["self.clk","_U440.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.4","_U440.in"],
          ["_U441.in","_U440.out"],
          ["self.clk","_U441.clk"],
          ["_U442.in","_U441.out"],
          ["self.clk","_U442.clk"],
          ["_U443.in","_U442.out"],
          ["self.clk","_U443.clk"],
          ["_U449.out","_U444.in"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.in1","_U444.out"],
          ["self.clk","_U446.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.4","_U446.in"],
          ["_U447.in","_U446.out"],
          ["self.clk","_U447.clk"],
          ["_U448.in","_U447.out"],
          ["self.clk","_U448.clk"],
          ["_U449.in","_U448.out"],
          ["self.clk","_U449.clk"],
          ["_U456.out","_U450.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in0","_U450.out"],
          ["self.clk","_U452.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.5","_U452.in"],
          ["_U453.in","_U452.out"],
          ["self.clk","_U453.clk"],
          ["_U454.in","_U453.out"],
          ["self.clk","_U454.clk"],
          ["_U455.in","_U454.out"],
          ["self.clk","_U455.clk"],
          ["_U456.in","_U455.out"],
          ["self.clk","_U456.clk"],
          ["_U463.out","_U457.in"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.in1","_U457.out"],
          ["self.clk","_U459.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.5","_U459.in"],
          ["_U460.in","_U459.out"],
          ["self.clk","_U460.clk"],
          ["_U461.in","_U460.out"],
          ["self.clk","_U461.clk"],
          ["_U462.in","_U461.out"],
          ["self.clk","_U462.clk"],
          ["_U463.in","_U462.out"],
          ["self.clk","_U463.clk"],
          ["_U471.out","_U464.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in0","_U464.out"],
          ["self.clk","_U466.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.6","_U466.in"],
          ["_U467.in","_U466.out"],
          ["self.clk","_U467.clk"],
          ["_U468.in","_U467.out"],
          ["self.clk","_U468.clk"],
          ["_U469.in","_U468.out"],
          ["self.clk","_U469.clk"],
          ["_U470.in","_U469.out"],
          ["self.clk","_U470.clk"],
          ["_U471.in","_U470.out"],
          ["self.clk","_U471.clk"],
          ["_U479.out","_U472.in"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.in1","_U472.out"],
          ["self.clk","_U474.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.6","_U474.in"],
          ["_U475.in","_U474.out"],
          ["self.clk","_U475.clk"],
          ["_U476.in","_U475.out"],
          ["self.clk","_U476.clk"],
          ["_U477.in","_U476.out"],
          ["self.clk","_U477.clk"],
          ["_U478.in","_U477.out"],
          ["self.clk","_U478.clk"],
          ["_U479.in","_U478.out"],
          ["self.clk","_U479.clk"],
          ["_U488.out","_U480.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in0","_U480.out"],
          ["self.clk","_U482.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.7","_U482.in"],
          ["_U483.in","_U482.out"],
          ["self.clk","_U483.clk"],
          ["_U484.in","_U483.out"],
          ["self.clk","_U484.clk"],
          ["_U485.in","_U484.out"],
          ["self.clk","_U485.clk"],
          ["_U486.in","_U485.out"],
          ["self.clk","_U486.clk"],
          ["_U487.in","_U486.out"],
          ["self.clk","_U487.clk"],
          ["_U488.in","_U487.out"],
          ["self.clk","_U488.clk"],
          ["_U497.out","_U489.in"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.in1","_U489.out"],
          ["self.clk","_U491.clk"],
          ["self.in1_hw_input_global_wrapper_stencil.7","_U491.in"],
          ["_U492.in","_U491.out"],
          ["self.clk","_U492.clk"],
          ["_U493.in","_U492.out"],
          ["self.clk","_U493.clk"],
          ["_U494.in","_U493.out"],
          ["self.clk","_U494.clk"],
          ["_U495.in","_U494.out"],
          ["self.clk","_U495.clk"],
          ["_U496.in","_U495.out"],
          ["self.clk","_U496.clk"],
          ["_U497.in","_U496.out"],
          ["self.clk","_U497.clk"],
          ["_U514.out","_U498.in"],
          ["add_825_839_840.in0","_U498.out"],
          ["self.clk","_U500.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.out","_U500.in"],
          ["_U501.in","_U500.out"],
          ["self.clk","_U501.clk"],
          ["_U502.in","_U501.out"],
          ["self.clk","_U502.clk"],
          ["_U503.in","_U502.out"],
          ["self.clk","_U503.clk"],
          ["_U504.in","_U503.out"],
          ["self.clk","_U504.clk"],
          ["_U505.in","_U504.out"],
          ["self.clk","_U505.clk"],
          ["_U506.in","_U505.out"],
          ["self.clk","_U506.clk"],
          ["_U507.in","_U506.out"],
          ["self.clk","_U507.clk"],
          ["_U508.in","_U507.out"],
          ["self.clk","_U508.clk"],
          ["_U509.in","_U508.out"],
          ["self.clk","_U509.clk"],
          ["_U510.in","_U509.out"],
          ["self.clk","_U510.clk"],
          ["_U511.in","_U510.out"],
          ["self.clk","_U511.clk"],
          ["_U512.in","_U511.out"],
          ["self.clk","_U512.clk"],
          ["_U513.in","_U512.out"],
          ["self.clk","_U513.clk"],
          ["_U514.in","_U513.out"],
          ["self.clk","_U514.clk"],
          ["_U517.out","_U515.in"],
          ["add_825_839_840.in1","_U515.out"],
          ["self.clk","_U517.clk"],
          ["add_conv_stencil_3_838_839.out","_U517.in"],
          ["add_825_839_840.out","_U518.in"],
          ["self.out_conv_stencil","_U518.out"],
          ["_U533.out","_U520.in"],
          ["add_826_837_838.in0","_U520.out"],
          ["self.clk","_U522.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_826.out","_U522.in"],
          ["_U523.in","_U522.out"],
          ["self.clk","_U523.clk"],
          ["_U524.in","_U523.out"],
          ["self.clk","_U524.clk"],
          ["_U525.in","_U524.out"],
          ["self.clk","_U525.clk"],
          ["_U526.in","_U525.out"],
          ["self.clk","_U526.clk"],
          ["_U527.in","_U526.out"],
          ["self.clk","_U527.clk"],
          ["_U528.in","_U527.out"],
          ["self.clk","_U528.clk"],
          ["_U529.in","_U528.out"],
          ["self.clk","_U529.clk"],
          ["_U530.in","_U529.out"],
          ["self.clk","_U530.clk"],
          ["_U531.in","_U530.out"],
          ["self.clk","_U531.clk"],
          ["_U532.in","_U531.out"],
          ["self.clk","_U532.clk"],
          ["_U533.in","_U532.out"],
          ["self.clk","_U533.clk"],
          ["_U536.out","_U534.in"],
          ["add_826_837_838.in1","_U534.out"],
          ["self.clk","_U536.clk"],
          ["add_827_836_837.out","_U536.in"],
          ["_U539.out","_U537.in"],
          ["add_conv_stencil_3_838_839.in1","_U537.out"],
          ["self.clk","_U539.clk"],
          ["add_826_837_838.out","_U539.in"],
          ["_U551.out","_U540.in"],
          ["add_827_836_837.in0","_U540.out"],
          ["self.clk","_U542.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_827.out","_U542.in"],
          ["_U543.in","_U542.out"],
          ["self.clk","_U543.clk"],
          ["_U544.in","_U543.out"],
          ["self.clk","_U544.clk"],
          ["_U545.in","_U544.out"],
          ["self.clk","_U545.clk"],
          ["_U546.in","_U545.out"],
          ["self.clk","_U546.clk"],
          ["_U547.in","_U546.out"],
          ["self.clk","_U547.clk"],
          ["_U548.in","_U547.out"],
          ["self.clk","_U548.clk"],
          ["_U549.in","_U548.out"],
          ["self.clk","_U549.clk"],
          ["_U550.in","_U549.out"],
          ["self.clk","_U550.clk"],
          ["_U551.in","_U550.out"],
          ["self.clk","_U551.clk"],
          ["_U554.out","_U552.in"],
          ["add_827_836_837.in1","_U552.out"],
          ["self.clk","_U554.clk"],
          ["add_828_835_836.out","_U554.in"],
          ["_U564.out","_U555.in"],
          ["add_828_835_836.in0","_U555.out"],
          ["self.clk","_U557.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_828.out","_U557.in"],
          ["_U558.in","_U557.out"],
          ["self.clk","_U558.clk"],
          ["_U559.in","_U558.out"],
          ["self.clk","_U559.clk"],
          ["_U560.in","_U559.out"],
          ["self.clk","_U560.clk"],
          ["_U561.in","_U560.out"],
          ["self.clk","_U561.clk"],
          ["_U562.in","_U561.out"],
          ["self.clk","_U562.clk"],
          ["_U563.in","_U562.out"],
          ["self.clk","_U563.clk"],
          ["_U564.in","_U563.out"],
          ["self.clk","_U564.clk"],
          ["_U567.out","_U565.in"],
          ["add_828_835_836.in1","_U565.out"],
          ["self.clk","_U567.clk"],
          ["add_829_834_835.out","_U567.in"],
          ["_U575.out","_U568.in"],
          ["add_829_834_835.in0","_U568.out"],
          ["self.clk","_U570.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_829.out","_U570.in"],
          ["_U571.in","_U570.out"],
          ["self.clk","_U571.clk"],
          ["_U572.in","_U571.out"],
          ["self.clk","_U572.clk"],
          ["_U573.in","_U572.out"],
          ["self.clk","_U573.clk"],
          ["_U574.in","_U573.out"],
          ["self.clk","_U574.clk"],
          ["_U575.in","_U574.out"],
          ["self.clk","_U575.clk"],
          ["_U578.out","_U576.in"],
          ["add_829_834_835.in1","_U576.out"],
          ["self.clk","_U578.clk"],
          ["add_830_833_834.out","_U578.in"],
          ["_U584.out","_U579.in"],
          ["add_830_833_834.in0","_U579.out"],
          ["self.clk","_U581.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_830.out","_U581.in"],
          ["_U582.in","_U581.out"],
          ["self.clk","_U582.clk"],
          ["_U583.in","_U582.out"],
          ["self.clk","_U583.clk"],
          ["_U584.in","_U583.out"],
          ["self.clk","_U584.clk"],
          ["_U587.out","_U585.in"],
          ["add_830_833_834.in1","_U585.out"],
          ["self.clk","_U587.clk"],
          ["add_831_832_833.out","_U587.in"],
          ["_U591.out","_U588.in"],
          ["add_831_832_833.in0","_U588.out"],
          ["self.clk","_U590.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_831.out","_U590.in"],
          ["_U591.in","_U590.out"],
          ["self.clk","_U591.clk"],
          ["_U594.out","_U592.in"],
          ["add_831_832_833.in1","_U592.out"],
          ["self.clk","_U594.clk"],
          ["mul_hw_kernel_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_832.out","_U594.in"],
          ["_U610.out","_U595.in"],
          ["add_conv_stencil_3_838_839.in0","_U595.out"],
          ["self.clk","_U597.clk"],
          ["self.in0_conv_stencil.0","_U597.in"],
          ["_U598.in","_U597.out"],
          ["self.clk","_U598.clk"],
          ["_U599.in","_U598.out"],
          ["self.clk","_U599.clk"],
          ["_U600.in","_U599.out"],
          ["self.clk","_U600.clk"],
          ["_U601.in","_U600.out"],
          ["self.clk","_U601.clk"],
          ["_U602.in","_U601.out"],
          ["self.clk","_U602.clk"],
          ["_U603.in","_U602.out"],
          ["self.clk","_U603.clk"],
          ["_U604.in","_U603.out"],
          ["self.clk","_U604.clk"],
          ["_U605.in","_U604.out"],
          ["self.clk","_U605.clk"],
          ["_U606.in","_U605.out"],
          ["self.clk","_U606.clk"],
          ["_U607.in","_U606.out"],
          ["self.clk","_U607.clk"],
          ["_U608.in","_U607.out"],
          ["self.clk","_U608.clk"],
          ["_U609.in","_U608.out"],
          ["self.clk","_U609.clk"],
          ["_U610.in","_U609.out"],
          ["self.clk","_U610.clk"],
          ["self.in2_hw_kernel_global_wrapper_stencil.0","_U611.in"],
          ["mul_hw_kernel_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_825.in0","_U611.out"]
        ]
      },
      "hcompute_conv_stencil_pipelined":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "_U4":{
            "modref":"global._U4_pt__U5"
          },
          "const_p0__667":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["const_p0__667.out","_U4.in"],
          ["self.out_conv_stencil","_U4.out"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U0":{
            "modref":"global._U0_pt__U1"
          }
        },
        "connections":[
          ["self.in0_hw_input_stencil.0","_U0.in"],
          ["self.out_hw_input_global_wrapper_stencil","_U0.out"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil.0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_kernel_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U2":{
            "modref":"global._U2_pt__U3"
          }
        },
        "connections":[
          ["self.in0_hw_kernel_stencil.0","_U2.in"],
          ["self.out_hw_kernel_global_wrapper_stencil","_U2.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_pipelined":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U613":{
            "modref":"global._U613_pt__U614"
          }
        },
        "connections":[
          ["self.in0_conv_stencil.0","_U613.in"],
          ["self.out_hw_output_stencil","_U613.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U367":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U368":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U370":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U371":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U372":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U374":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U406":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U408":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U410":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U412":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U414":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U416":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U418":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U420":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "and_all__U565":{
            "modref":"corebit.and"
          },
          "and_all__U566":{
            "modref":"corebit.and"
          },
          "and_all__U567":{
            "modref":"corebit.and"
          },
          "and_all__U568":{
            "modref":"corebit.and"
          },
          "and_all__U569":{
            "modref":"corebit.and"
          },
          "and_all__U570":{
            "modref":"corebit.and"
          },
          "and_all__U571":{
            "modref":"corebit.and"
          },
          "and_all__U572":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_input_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404":{
            "modref":"global.aff__U390"
          },
          "eq_const_U405":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U407":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U409":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U411":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U413":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U415":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U417":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U419":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438":{
            "modref":"global.aff__U421"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456":{
            "modref":"global.aff__U439"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474":{
            "modref":"global.aff__U457"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492":{
            "modref":"global.aff__U475"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510":{
            "modref":"global.aff__U493"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528":{
            "modref":"global.aff__U511"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546":{
            "modref":"global.aff__U529"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564":{
            "modref":"global.aff__U547"
          },
          "inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389":{
            "modref":"global.aff__U375"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_3_read_ctrl":{
            "modref":"global.affine_controller__U365",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_ctrl":{
            "modref":"global.affine_controller__U366",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "sr_end_U333":{
            "modref":"global.sr_end_U333_pt__U334"
          },
          "sr_end_U335":{
            "modref":"global.sr_end_U335_pt__U336"
          },
          "sr_end_U337":{
            "modref":"global.sr_end_U337_pt__U338"
          },
          "sr_end_U339":{
            "modref":"global.sr_end_U339_pt__U340"
          },
          "sr_end_U341":{
            "modref":"global.sr_end_U341_pt__U342"
          },
          "sr_end_U343":{
            "modref":"global.sr_end_U343_pt__U344"
          },
          "sr_end_U345":{
            "modref":"global.sr_end_U345_pt__U346"
          },
          "sr_end_U347":{
            "modref":"global.sr_end_U347_pt__U348"
          },
          "sr_end_U349":{
            "modref":"global.sr_end_U349_pt__U350"
          },
          "sr_end_U351":{
            "modref":"global.sr_end_U351_pt__U352"
          },
          "sr_end_U353":{
            "modref":"global.sr_end_U353_pt__U354"
          },
          "sr_end_U355":{
            "modref":"global.sr_end_U355_pt__U356"
          },
          "sr_end_U357":{
            "modref":"global.sr_end_U357_pt__U358"
          },
          "sr_end_U359":{
            "modref":"global.sr_end_U359_pt__U360"
          },
          "sr_end_U361":{
            "modref":"global.sr_end_U361_pt__U362"
          },
          "sr_end_U363":{
            "modref":"global.sr_end_U363_pt__U364"
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U367.out"],
          ["bank_1.chain_data_in","_U368.out"],
          ["bank_2.chain_data_in","_U369.out"],
          ["bank_3.chain_data_in","_U370.out"],
          ["bank_4.chain_data_in","_U371.out"],
          ["bank_5.chain_data_in","_U372.out"],
          ["bank_6.chain_data_in","_U373.out"],
          ["bank_7.chain_data_in","_U374.out"],
          ["eq_const_U405.in1","_U406.out"],
          ["eq_const_U407.in1","_U408.out"],
          ["eq_const_U409.in1","_U410.out"],
          ["eq_const_U411.in1","_U412.out"],
          ["eq_const_U413.in1","_U414.out"],
          ["eq_const_U415.in1","_U416.out"],
          ["eq_const_U417.in1","_U418.out"],
          ["eq_const_U419.in1","_U420.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U565.in0"],
          ["eq_const_U405.out","and_all__U565.in1"],
          ["bank_0.wen_0","and_all__U565.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U566.in0"],
          ["eq_const_U407.out","and_all__U566.in1"],
          ["bank_1.wen_0","and_all__U566.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U567.in0"],
          ["eq_const_U409.out","and_all__U567.in1"],
          ["bank_2.wen_0","and_all__U567.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U568.in0"],
          ["eq_const_U411.out","and_all__U568.in1"],
          ["bank_3.wen_0","and_all__U568.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U569.in0"],
          ["eq_const_U413.out","and_all__U569.in1"],
          ["bank_4.wen_0","and_all__U569.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U570.in0"],
          ["eq_const_U415.out","and_all__U570.in1"],
          ["bank_5.wen_0","and_all__U570.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U571.in0"],
          ["eq_const_U417.out","and_all__U571.in1"],
          ["bank_6.wen_0","and_all__U571.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.valid","and_all__U572.in0"],
          ["eq_const_U419.out","and_all__U572.in1"],
          ["bank_7.wen_0","and_all__U572.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438.out","bank_0.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456.out","bank_1.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474.out","bank_2.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492.out","bank_3.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510.out","bank_4.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528.out","bank_5.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564.out","bank_6.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546.out","bank_7.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.out","bank_7.write_addr_0"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.d"],
          ["eq_const_U405.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["eq_const_U407.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["eq_const_U409.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["eq_const_U411.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["eq_const_U413.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["eq_const_U415.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["eq_const_U417.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["eq_const_U419.in0","bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U404.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U333.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["sr_end_U335.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U337.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["sr_end_U339.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U341.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["sr_end_U343.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U345.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["sr_end_U347.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U349.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["sr_end_U351.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U353.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["sr_end_U355.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U357.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["sr_end_U359.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U361.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U363.in","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net.out"],
          ["sr_end_U337.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net.out"],
          ["sr_end_U341.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net.out"],
          ["sr_end_U345.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net.out"],
          ["sr_end_U349.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net.out"],
          ["sr_end_U353.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net.out"],
          ["sr_end_U357.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net.out"],
          ["sr_end_U361.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net.out"],
          ["sr_end_U333.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.in"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net.out"],
          ["sr_end_U343.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net.out"],
          ["sr_end_U347.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net.out"],
          ["sr_end_U351.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net.out"],
          ["sr_end_U355.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net.out"],
          ["sr_end_U359.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net.out"],
          ["sr_end_U363.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net.out"],
          ["sr_end_U335.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net.out"],
          ["sr_end_U339.out","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.in"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net.out"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U438.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U456.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U474.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U492.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U510.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U528.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U546.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U564.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U389.d"],
          ["self.clk","op_hcompute_conv_stencil_3_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.clk"],
          ["self.flush","op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_hw_input_global_wrapper_stencil_write_ctrl.rst_n"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["rst_n","BitIn"],
          ["op_hcompute_conv_stencil_3_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_4_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_5_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U577":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U578":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U579":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U580":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U581":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U582":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U583":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U584":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U585":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U586":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U587":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U588":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U589":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U591":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U592":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U593":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U594":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U595":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U596":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U597":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U598":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U599":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U600":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U638":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "_U640":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U642":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "_U644":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "_U646":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "_U648":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0005"]}
          },
          "_U650":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "_U652":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "_U654":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "_U656":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "_U658":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000a"]}
          },
          "_U660":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "_U662":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "_U664":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "_U666":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000e"]}
          },
          "_U668":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000f"]}
          },
          "_U670":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "_U672":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "_U674":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "_U676":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "_U678":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0014"]}
          },
          "_U680":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "_U682":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0016"]}
          },
          "_U684":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0017"]}
          },
          "and_all__U1117":{
            "modref":"corebit.and"
          },
          "and_all__U1118":{
            "modref":"corebit.and"
          },
          "and_all__U1119":{
            "modref":"corebit.and"
          },
          "and_all__U1120":{
            "modref":"corebit.and"
          },
          "and_all__U1121":{
            "modref":"corebit.and"
          },
          "and_all__U1122":{
            "modref":"corebit.and"
          },
          "and_all__U1123":{
            "modref":"corebit.and"
          },
          "and_all__U1124":{
            "modref":"corebit.and"
          },
          "and_all__U1125":{
            "modref":"corebit.and"
          },
          "and_all__U1126":{
            "modref":"corebit.and"
          },
          "and_all__U1127":{
            "modref":"corebit.and"
          },
          "and_all__U1128":{
            "modref":"corebit.and"
          },
          "and_all__U1129":{
            "modref":"corebit.and"
          },
          "and_all__U1130":{
            "modref":"corebit.and"
          },
          "and_all__U1131":{
            "modref":"corebit.and"
          },
          "and_all__U1132":{
            "modref":"corebit.and"
          },
          "and_all__U1133":{
            "modref":"corebit.and"
          },
          "and_all__U1134":{
            "modref":"corebit.and"
          },
          "and_all__U1135":{
            "modref":"corebit.and"
          },
          "and_all__U1136":{
            "modref":"corebit.and"
          },
          "and_all__U1137":{
            "modref":"corebit.and"
          },
          "and_all__U1138":{
            "modref":"corebit.and"
          },
          "and_all__U1139":{
            "modref":"corebit.and"
          },
          "and_all__U1140":{
            "modref":"corebit.and"
          },
          "bank_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_0"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_1"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_10"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_11"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_12"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_13"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_14"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_15"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_16"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_17"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_18"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_19"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_2"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_20"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_21"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_22"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_23"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_3"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_4"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_5"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_6"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_7"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_8"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","hw_kernel_global_wrapper_stencil_9"], "has_external_addrgen":["Bool",true], "has_flush":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",false], "width":["Int",16]}
          },
          "bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636":{
            "modref":"global.aff__U619"
          },
          "eq_const_U637":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U639":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U641":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U643":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U645":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U647":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U649":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U651":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U653":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U655":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U657":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U659":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U661":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U663":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U665":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U667":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U669":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U671":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U673":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U675":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U677":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U679":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U681":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_const_U683":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net":{
            "genref":"coreir.wire",
            "genargs":{"width":["Int",16]}
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702":{
            "modref":"global.aff__U685"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720":{
            "modref":"global.aff__U703"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738":{
            "modref":"global.aff__U721"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756":{
            "modref":"global.aff__U739"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774":{
            "modref":"global.aff__U757"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792":{
            "modref":"global.aff__U775"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810":{
            "modref":"global.aff__U793"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828":{
            "modref":"global.aff__U811"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846":{
            "modref":"global.aff__U829"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864":{
            "modref":"global.aff__U847"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882":{
            "modref":"global.aff__U865"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900":{
            "modref":"global.aff__U883"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918":{
            "modref":"global.aff__U901"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936":{
            "modref":"global.aff__U919"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954":{
            "modref":"global.aff__U937"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972":{
            "modref":"global.aff__U955"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990":{
            "modref":"global.aff__U973"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008":{
            "modref":"global.aff__U991"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026":{
            "modref":"global.aff__U1009"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044":{
            "modref":"global.aff__U1027"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062":{
            "modref":"global.aff__U1045"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080":{
            "modref":"global.aff__U1063"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098":{
            "modref":"global.aff__U1081"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116":{
            "modref":"global.aff__U1099"
          },
          "inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618":{
            "modref":"global.aff__U601"
          },
          "one_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_conv_stencil_3_read_ctrl":{
            "modref":"global.affine_controller__U573",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_4_read_ctrl":{
            "modref":"global.affine_controller__U574",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_conv_stencil_5_read_ctrl":{
            "modref":"global.affine_controller__U575",
            "metadata":{"config":{"coeff_0":0,"coeff_1":2436,"coeff_2":812,"coeff_3":29,"coeff_4":1,"const":8009,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":28,"extent_4":28}}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl":{
            "modref":"global.affine_controller__U576",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "zero_cst":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          }
        },
        "connections":[
          ["bank_0.chain_data_in","_U577.out"],
          ["bank_1.chain_data_in","_U578.out"],
          ["bank_2.chain_data_in","_U579.out"],
          ["bank_3.chain_data_in","_U580.out"],
          ["bank_4.chain_data_in","_U581.out"],
          ["bank_5.chain_data_in","_U582.out"],
          ["bank_6.chain_data_in","_U583.out"],
          ["bank_7.chain_data_in","_U584.out"],
          ["bank_8.chain_data_in","_U585.out"],
          ["bank_9.chain_data_in","_U586.out"],
          ["bank_10.chain_data_in","_U587.out"],
          ["bank_11.chain_data_in","_U588.out"],
          ["bank_12.chain_data_in","_U589.out"],
          ["bank_13.chain_data_in","_U590.out"],
          ["bank_14.chain_data_in","_U591.out"],
          ["bank_15.chain_data_in","_U592.out"],
          ["bank_16.chain_data_in","_U593.out"],
          ["bank_17.chain_data_in","_U594.out"],
          ["bank_18.chain_data_in","_U595.out"],
          ["bank_19.chain_data_in","_U596.out"],
          ["bank_20.chain_data_in","_U597.out"],
          ["bank_21.chain_data_in","_U598.out"],
          ["bank_22.chain_data_in","_U599.out"],
          ["bank_23.chain_data_in","_U600.out"],
          ["eq_const_U637.in1","_U638.out"],
          ["eq_const_U639.in1","_U640.out"],
          ["eq_const_U641.in1","_U642.out"],
          ["eq_const_U643.in1","_U644.out"],
          ["eq_const_U645.in1","_U646.out"],
          ["eq_const_U647.in1","_U648.out"],
          ["eq_const_U649.in1","_U650.out"],
          ["eq_const_U651.in1","_U652.out"],
          ["eq_const_U653.in1","_U654.out"],
          ["eq_const_U655.in1","_U656.out"],
          ["eq_const_U657.in1","_U658.out"],
          ["eq_const_U659.in1","_U660.out"],
          ["eq_const_U661.in1","_U662.out"],
          ["eq_const_U663.in1","_U664.out"],
          ["eq_const_U665.in1","_U666.out"],
          ["eq_const_U667.in1","_U668.out"],
          ["eq_const_U669.in1","_U670.out"],
          ["eq_const_U671.in1","_U672.out"],
          ["eq_const_U673.in1","_U674.out"],
          ["eq_const_U675.in1","_U676.out"],
          ["eq_const_U677.in1","_U678.out"],
          ["eq_const_U679.in1","_U680.out"],
          ["eq_const_U681.in1","_U682.out"],
          ["eq_const_U683.in1","_U684.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1117.in0"],
          ["eq_const_U637.out","and_all__U1117.in1"],
          ["bank_0.wen_0","and_all__U1117.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1118.in0"],
          ["eq_const_U639.out","and_all__U1118.in1"],
          ["bank_1.wen_0","and_all__U1118.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1119.in0"],
          ["eq_const_U641.out","and_all__U1119.in1"],
          ["bank_2.wen_0","and_all__U1119.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1120.in0"],
          ["eq_const_U643.out","and_all__U1120.in1"],
          ["bank_3.wen_0","and_all__U1120.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1121.in0"],
          ["eq_const_U645.out","and_all__U1121.in1"],
          ["bank_4.wen_0","and_all__U1121.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1122.in0"],
          ["eq_const_U647.out","and_all__U1122.in1"],
          ["bank_5.wen_0","and_all__U1122.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1123.in0"],
          ["eq_const_U649.out","and_all__U1123.in1"],
          ["bank_6.wen_0","and_all__U1123.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1124.in0"],
          ["eq_const_U651.out","and_all__U1124.in1"],
          ["bank_7.wen_0","and_all__U1124.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1125.in0"],
          ["eq_const_U653.out","and_all__U1125.in1"],
          ["bank_8.wen_0","and_all__U1125.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1126.in0"],
          ["eq_const_U655.out","and_all__U1126.in1"],
          ["bank_9.wen_0","and_all__U1126.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1127.in0"],
          ["eq_const_U657.out","and_all__U1127.in1"],
          ["bank_10.wen_0","and_all__U1127.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1128.in0"],
          ["eq_const_U659.out","and_all__U1128.in1"],
          ["bank_11.wen_0","and_all__U1128.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1129.in0"],
          ["eq_const_U661.out","and_all__U1129.in1"],
          ["bank_12.wen_0","and_all__U1129.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1130.in0"],
          ["eq_const_U663.out","and_all__U1130.in1"],
          ["bank_13.wen_0","and_all__U1130.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1131.in0"],
          ["eq_const_U665.out","and_all__U1131.in1"],
          ["bank_14.wen_0","and_all__U1131.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1132.in0"],
          ["eq_const_U667.out","and_all__U1132.in1"],
          ["bank_15.wen_0","and_all__U1132.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1133.in0"],
          ["eq_const_U669.out","and_all__U1133.in1"],
          ["bank_16.wen_0","and_all__U1133.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1134.in0"],
          ["eq_const_U671.out","and_all__U1134.in1"],
          ["bank_17.wen_0","and_all__U1134.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1135.in0"],
          ["eq_const_U673.out","and_all__U1135.in1"],
          ["bank_18.wen_0","and_all__U1135.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1136.in0"],
          ["eq_const_U675.out","and_all__U1136.in1"],
          ["bank_19.wen_0","and_all__U1136.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1137.in0"],
          ["eq_const_U677.out","and_all__U1137.in1"],
          ["bank_20.wen_0","and_all__U1137.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1138.in0"],
          ["eq_const_U679.out","and_all__U1138.in1"],
          ["bank_21.wen_0","and_all__U1138.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1139.in0"],
          ["eq_const_U681.out","and_all__U1139.in1"],
          ["bank_22.wen_0","and_all__U1139.out"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.valid","and_all__U1140.in0"],
          ["eq_const_U683.out","and_all__U1140.in1"],
          ["bank_23.wen_0","and_all__U1140.out"],
          ["zero_cst.out","bank_0.chain_chain_en"],
          ["self.clk","bank_0.clk"],
          ["one_cst.out","bank_0.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_0.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.in","bank_0.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702.out","bank_0.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_0.ren_0"],
          ["self.rst_n","bank_0.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_0.write_addr_0"],
          ["zero_cst.out","bank_1.chain_chain_en"],
          ["self.clk","bank_1.clk"],
          ["one_cst.out","bank_1.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_1.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.in","bank_1.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972.out","bank_1.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_1.ren_0"],
          ["self.rst_n","bank_1.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_1.write_addr_0"],
          ["zero_cst.out","bank_10.chain_chain_en"],
          ["self.clk","bank_10.clk"],
          ["one_cst.out","bank_10.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_10.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.in","bank_10.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882.out","bank_10.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_10.ren_0"],
          ["self.rst_n","bank_10.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_10.write_addr_0"],
          ["zero_cst.out","bank_11.chain_chain_en"],
          ["self.clk","bank_11.clk"],
          ["one_cst.out","bank_11.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_11.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.in","bank_11.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044.out","bank_11.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_11.ren_0"],
          ["self.rst_n","bank_11.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_11.write_addr_0"],
          ["zero_cst.out","bank_12.chain_chain_en"],
          ["self.clk","bank_12.clk"],
          ["one_cst.out","bank_12.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_12.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.in","bank_12.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774.out","bank_12.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_12.ren_0"],
          ["self.rst_n","bank_12.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_12.write_addr_0"],
          ["zero_cst.out","bank_13.chain_chain_en"],
          ["self.clk","bank_13.clk"],
          ["one_cst.out","bank_13.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_13.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.in","bank_13.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900.out","bank_13.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_13.ren_0"],
          ["self.rst_n","bank_13.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_13.write_addr_0"],
          ["zero_cst.out","bank_14.chain_chain_en"],
          ["self.clk","bank_14.clk"],
          ["one_cst.out","bank_14.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_14.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.in","bank_14.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062.out","bank_14.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_14.ren_0"],
          ["self.rst_n","bank_14.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_14.write_addr_0"],
          ["zero_cst.out","bank_15.chain_chain_en"],
          ["self.clk","bank_15.clk"],
          ["one_cst.out","bank_15.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_15.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.in","bank_15.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792.out","bank_15.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_15.ren_0"],
          ["self.rst_n","bank_15.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_15.write_addr_0"],
          ["zero_cst.out","bank_16.chain_chain_en"],
          ["self.clk","bank_16.clk"],
          ["one_cst.out","bank_16.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_16.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.in","bank_16.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918.out","bank_16.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_16.ren_0"],
          ["self.rst_n","bank_16.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_16.write_addr_0"],
          ["zero_cst.out","bank_17.chain_chain_en"],
          ["self.clk","bank_17.clk"],
          ["one_cst.out","bank_17.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_17.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.in","bank_17.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080.out","bank_17.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_17.ren_0"],
          ["self.rst_n","bank_17.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_17.write_addr_0"],
          ["zero_cst.out","bank_18.chain_chain_en"],
          ["self.clk","bank_18.clk"],
          ["one_cst.out","bank_18.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_18.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.in","bank_18.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828.out","bank_18.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_18.ren_0"],
          ["self.rst_n","bank_18.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_18.write_addr_0"],
          ["zero_cst.out","bank_19.chain_chain_en"],
          ["self.clk","bank_19.clk"],
          ["one_cst.out","bank_19.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_19.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.in","bank_19.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954.out","bank_19.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_19.ren_0"],
          ["self.rst_n","bank_19.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_19.write_addr_0"],
          ["zero_cst.out","bank_2.chain_chain_en"],
          ["self.clk","bank_2.clk"],
          ["one_cst.out","bank_2.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_2.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.in","bank_2.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990.out","bank_2.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_2.ren_0"],
          ["self.rst_n","bank_2.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_2.write_addr_0"],
          ["zero_cst.out","bank_20.chain_chain_en"],
          ["self.clk","bank_20.clk"],
          ["one_cst.out","bank_20.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_20.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.in","bank_20.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116.out","bank_20.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_20.ren_0"],
          ["self.rst_n","bank_20.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_20.write_addr_0"],
          ["zero_cst.out","bank_21.chain_chain_en"],
          ["self.clk","bank_21.clk"],
          ["one_cst.out","bank_21.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_21.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.in","bank_21.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810.out","bank_21.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_21.ren_0"],
          ["self.rst_n","bank_21.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_21.write_addr_0"],
          ["zero_cst.out","bank_22.chain_chain_en"],
          ["self.clk","bank_22.clk"],
          ["one_cst.out","bank_22.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_22.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.in","bank_22.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936.out","bank_22.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_22.ren_0"],
          ["self.rst_n","bank_22.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_22.write_addr_0"],
          ["zero_cst.out","bank_23.chain_chain_en"],
          ["self.clk","bank_23.clk"],
          ["one_cst.out","bank_23.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_23.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.in","bank_23.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098.out","bank_23.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_23.ren_0"],
          ["self.rst_n","bank_23.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_23.write_addr_0"],
          ["zero_cst.out","bank_3.chain_chain_en"],
          ["self.clk","bank_3.clk"],
          ["one_cst.out","bank_3.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_3.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.in","bank_3.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720.out","bank_3.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_3.ren_0"],
          ["self.rst_n","bank_3.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_3.write_addr_0"],
          ["zero_cst.out","bank_4.chain_chain_en"],
          ["self.clk","bank_4.clk"],
          ["one_cst.out","bank_4.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_4.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.in","bank_4.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846.out","bank_4.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_4.ren_0"],
          ["self.rst_n","bank_4.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_4.write_addr_0"],
          ["zero_cst.out","bank_5.chain_chain_en"],
          ["self.clk","bank_5.clk"],
          ["one_cst.out","bank_5.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_5.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.in","bank_5.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008.out","bank_5.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_5.ren_0"],
          ["self.rst_n","bank_5.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_5.write_addr_0"],
          ["zero_cst.out","bank_6.chain_chain_en"],
          ["self.clk","bank_6.clk"],
          ["one_cst.out","bank_6.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_6.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.in","bank_6.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738.out","bank_6.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_6.ren_0"],
          ["self.rst_n","bank_6.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_6.write_addr_0"],
          ["zero_cst.out","bank_7.chain_chain_en"],
          ["self.clk","bank_7.clk"],
          ["one_cst.out","bank_7.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_7.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.in","bank_7.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864.out","bank_7.read_addr_0"],
          ["op_hcompute_conv_stencil_4_read_ctrl.valid","bank_7.ren_0"],
          ["self.rst_n","bank_7.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_7.write_addr_0"],
          ["zero_cst.out","bank_8.chain_chain_en"],
          ["self.clk","bank_8.clk"],
          ["one_cst.out","bank_8.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_8.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.in","bank_8.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026.out","bank_8.read_addr_0"],
          ["op_hcompute_conv_stencil_5_read_ctrl.valid","bank_8.ren_0"],
          ["self.rst_n","bank_8.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_8.write_addr_0"],
          ["zero_cst.out","bank_9.chain_chain_en"],
          ["self.clk","bank_9.clk"],
          ["one_cst.out","bank_9.clk_en"],
          ["self.op_hcompute_hw_kernel_global_wrapper_stencil_write.0","bank_9.data_in_0"],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.in","bank_9.data_out_0"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756.out","bank_9.read_addr_0"],
          ["op_hcompute_conv_stencil_3_read_ctrl.valid","bank_9.ren_0"],
          ["self.rst_n","bank_9.rst_n"],
          ["inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.out","bank_9.write_addr_0"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.d"],
          ["eq_const_U637.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U639.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U641.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U643.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U645.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U647.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U649.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U651.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U653.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U655.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U657.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U659.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U661.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U663.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U665.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U667.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U669.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U671.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U673.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U675.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U677.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U679.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U681.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["eq_const_U683.in0","bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U636.out"],
          ["self.op_hcompute_conv_stencil_3_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net.out"],
          ["self.op_hcompute_conv_stencil_3_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net.out"],
          ["self.op_hcompute_conv_stencil_4_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.0","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.1","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.2","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.3","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.4","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.5","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.6","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net.out"],
          ["self.op_hcompute_conv_stencil_5_read.7","hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net.out"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U702.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U720.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U738.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U756.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U774.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U792.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U810.d"],
          ["op_hcompute_conv_stencil_3_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U828.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U846.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U864.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U882.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U900.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U918.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U936.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U954.d"],
          ["op_hcompute_conv_stencil_4_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U972.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U990.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1008.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1026.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1044.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U1062.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U1080.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U1098.d"],
          ["op_hcompute_conv_stencil_5_read_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U1116.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.d","inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U618.d"],
          ["self.clk","op_hcompute_conv_stencil_3_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_3_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_3_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_4_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_4_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_4_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_conv_stencil_5_read_ctrl.clk"],
          ["self.flush","op_hcompute_conv_stencil_5_read_ctrl.flush"],
          ["self.rst_n","op_hcompute_conv_stencil_5_read_ctrl.rst_n"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.clk"],
          ["self.flush","op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.flush"],
          ["self.rst_n","op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13":{
        "type":["Record",[
          ["in",["Array",5,["Array",16,"BitIn"]]],
          ["out",["Array",5,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28":{
        "type":["Record",[
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U26":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "arr__U20":{
            "modref":"global.array_delay_U21"
          },
          "arr__U29":{
            "modref":"global.array_delay_U30"
          },
          "conv_stencil":{
            "modref":"global.conv_stencil_ub"
          },
          "delay_reg__U18":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "delay_reg__U27":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "hw_kernel_global_wrapper_stencil":{
            "modref":"global.hw_kernel_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv_stencil":{
            "modref":"global.cu_op_hcompute_conv_stencil"
          },
          "op_hcompute_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_conv_stencil_1"
          },
          "op_hcompute_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_conv_stencil_2"
          },
          "op_hcompute_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_conv_stencil_3"
          },
          "op_hcompute_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_conv_stencil_4"
          },
          "op_hcompute_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_conv_stencil_5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U0",
            "metadata":{"config":{"coeff_0":0,"coeff_1":240,"coeff_2":8,"coeff_3":1,"const":1,"extent_0":1,"extent_1":30,"extent_2":30,"extent_3":8}}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_kernel_global_wrapper_stencil"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_port_controller":{
            "modref":"global.affine_controller__U7",
            "metadata":{"config":{"coeff_0":0,"coeff_1":72,"coeff_2":24,"coeff_3":8,"coeff_4":1,"const":2,"extent_0":1,"extent_1":3,"extent_2":3,"extent_3":3,"extent_4":8}}
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12"
          },
          "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U17"
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U14",
            "metadata":{"config":{"coeff_0":0,"coeff_1":784,"coeff_2":28,"coeff_3":1,"const":16017,"extent_0":1,"extent_1":3,"extent_2":28,"extent_3":28}}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U15"
          },
          "op_hcompute_hw_output_stencil_read_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U26"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28"
          }
        },
        "connections":[
          ["self.clk","arr__U20.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U20.in"],
          ["op_hcompute_hw_output_stencil_exe_start_control_vars.in","arr__U20.out"],
          ["self.clk","arr__U29.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","arr__U29.in"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","arr__U29.out"],
          ["self.clk","conv_stencil.clk"],
          ["self.flush","conv_stencil.flush"],
          ["op_hcompute_conv_stencil_1.conv_stencil_op_hcompute_conv_stencil_1_write","conv_stencil.op_hcompute_conv_stencil_1_write"],
          ["op_hcompute_conv_stencil_2.conv_stencil_op_hcompute_conv_stencil_2_write","conv_stencil.op_hcompute_conv_stencil_2_write"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_read","conv_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_3.conv_stencil_op_hcompute_conv_stencil_3_write","conv_stencil.op_hcompute_conv_stencil_3_write"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_read","conv_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_4.conv_stencil_op_hcompute_conv_stencil_4_write","conv_stencil.op_hcompute_conv_stencil_4_write"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_read","conv_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_conv_stencil_5.conv_stencil_op_hcompute_conv_stencil_5_write","conv_stencil.op_hcompute_conv_stencil_5_write"],
          ["op_hcompute_conv_stencil.conv_stencil_op_hcompute_conv_stencil_write","conv_stencil.op_hcompute_conv_stencil_write"],
          ["op_hcompute_hw_output_stencil.conv_stencil_op_hcompute_hw_output_stencil_read","conv_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.rst_n","conv_stencil.rst_n"],
          ["self.clk","delay_reg__U18.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U18.in"],
          ["op_hcompute_hw_output_stencil_exe_start.in","delay_reg__U18.out"],
          ["self.clk","delay_reg__U27.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","delay_reg__U27.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","delay_reg__U27.out"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.flush","hw_input_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.rst_n","hw_input_global_wrapper_stencil.rst_n"],
          ["self.clk","hw_kernel_global_wrapper_stencil.clk"],
          ["self.flush","hw_kernel_global_wrapper_stencil.flush"],
          ["op_hcompute_conv_stencil_3.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_3_read"],
          ["op_hcompute_conv_stencil_4.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_4_read"],
          ["op_hcompute_conv_stencil_5.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read","hw_kernel_global_wrapper_stencil.op_hcompute_conv_stencil_5_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write","hw_kernel_global_wrapper_stencil.op_hcompute_hw_kernel_global_wrapper_stencil_write"],
          ["self.rst_n","hw_kernel_global_wrapper_stencil.rst_n"],
          ["self.clk","op_hcompute_conv_stencil.clk"],
          ["self.clk","op_hcompute_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.d","op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil.clk"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read","op_hcompute_hw_kernel_global_wrapper_stencil.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start.in"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d","op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_read_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_start.in","op_hcompute_hw_kernel_global_wrapper_stencil_port_controller.valid"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","op_hcompute_hw_kernel_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_read_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["self.flush","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["self.rst_n","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "sr_end_U333_pt__U334":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U335_pt__U336":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U337_pt__U338":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U339_pt__U340":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U341_pt__U342":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U343_pt__U344":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U345_pt__U346":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U347_pt__U348":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U349_pt__U350":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U351_pt__U352":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U353_pt__U354":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U355_pt__U356":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U357_pt__U358":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U359_pt__U360":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U361_pt__U362":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "sr_end_U363_pt__U364":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
