Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/sim_mips_isim_beh.exe -prj C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/sim_mips_beh.prj work.sim_mips work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/regfile.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/alu.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/datapath.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/controller.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/inst_rom.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/data_ram.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips.v" into library work
Analyzing Verilog file "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/sim_mips.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/mips_core.v" Line 157: Size mismatch in connection of port <rs_rt_equal_id>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module controller
Compiling module regfile
Compiling module alu
Compiling module datapath
Compiling module mips_core
Compiling module inst_rom
Compiling module data_ram
Compiling module mips
Compiling module sim_mips
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/poiii/Repos/Hardware-Series-Class/Computer-Architecture/Exp5/sim_mips_isim_beh.exe
Fuse Memory Usage: 29900 KB
Fuse CPU Usage: 1436 ms
