{"0.1.1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: MIT License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"d0de7f22c3122ef3d3c39b4d51a1d2842a8443064574687d4231cc3c639627ad","md5":"025a282ddbea150429ec5fca95dd1230","sha256":"ae60cfa4caae50b629560f0cce9c9a1c0017b8a6f73d1069e4bace88a2b3882c"},"downloads":-1,"filename":"anasymod-0.1.1.tar.gz","has_sig":false,"md5_digest":"025a282ddbea150429ec5fca95dd1230","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":36490,"upload_time":"2020-01-17T00:07:36","upload_time_iso_8601":"2020-01-17T00:07:36.750565Z","url":"https://files.pythonhosted.org/packages/d0/de/7f22c3122ef3d3c39b4d51a1d2842a8443064574687d4231cc3c639627ad/anasymod-0.1.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.2":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.2.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.2/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.2","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"c855ec567e8d6483d1af3610a8b68dca9dc2b23a8d15e3d856a0d8e77f63e5f6","md5":"de52ccb033360c03d1fce8b8aaa9888e","sha256":"a1746f50da382e2021d0f7bde6156795ce3e251fe6d3971171187f3e0a297ece"},"downloads":-1,"filename":"anasymod-0.1.2.tar.gz","has_sig":false,"md5_digest":"de52ccb033360c03d1fce8b8aaa9888e","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":36500,"upload_time":"2020-01-17T00:25:07","upload_time_iso_8601":"2020-01-17T00:25:07.351631Z","url":"https://files.pythonhosted.org/packages/c8/55/ec567e8d6483d1af3610a8b68dca9dc2b23a8d15e3d856a0d8e77f63e5f6/anasymod-0.1.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.3":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.3.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.3/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.3","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"fd0b4e3aec9d9aacab341c91506ec2b13d90a67257728c8836a585d86800740c","md5":"3c43238e68feb9823bb56b75c510ec2a","sha256":"8ad87426d2736d3a932cbea85b77c486207f5e7f0813598c5cce3d044d3647d0"},"downloads":-1,"filename":"anasymod-0.1.3.tar.gz","has_sig":false,"md5_digest":"3c43238e68feb9823bb56b75c510ec2a","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":36435,"upload_time":"2020-01-17T00:56:39","upload_time_iso_8601":"2020-01-17T00:56:39.218463Z","url":"https://files.pythonhosted.org/packages/fd/0b/4e3aec9d9aacab341c91506ec2b13d90a67257728c8836a585d86800740c/anasymod-0.1.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.4":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.4.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.4/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.4","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"0183c03ee6a46e09ac5ce2699413000371b44b954c84a01c764f2fc8649f3d18","md5":"30c31803075606d9a3e65bf55bd4d02c","sha256":"cc80d1fc216f407d304f9017db3d1645854cc4162cdbc1a297c5f2438fcb27e5"},"downloads":-1,"filename":"anasymod-0.1.4.tar.gz","has_sig":false,"md5_digest":"30c31803075606d9a3e65bf55bd4d02c","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":62519,"upload_time":"2020-01-17T01:16:58","upload_time_iso_8601":"2020-01-17T01:16:58.602135Z","url":"https://files.pythonhosted.org/packages/01/83/c03ee6a46e09ac5ce2699413000371b44b954c84a01c764f2fc8649f3d18/anasymod-0.1.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.5":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.5.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.5/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.5","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"ae26c040036c15c22b9fac491b512215d908d764412d67418c1dc5d1c061901b","md5":"340e1111f3414d47675cba95d30f3adc","sha256":"f83cd6fb85b4cb206a9bad524f58348673f5537812fb0884ad8cd8896cca0394"},"downloads":-1,"filename":"anasymod-0.1.5.tar.gz","has_sig":false,"md5_digest":"340e1111f3414d47675cba95d30f3adc","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":64687,"upload_time":"2020-01-21T01:01:18","upload_time_iso_8601":"2020-01-21T01:01:18.677326Z","url":"https://files.pythonhosted.org/packages/ae/26/c040036c15c22b9fac491b512215d908d764412d67418c1dc5d1c061901b/anasymod-0.1.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.6":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.6.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.6/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.6","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"6a1f8ca8afe4aa7e44d006794765f8bdc9fc5b9326fafc93459ee242abddc806","md5":"1ac5a4435209edf4c2302983e0dad44c","sha256":"a627c093b79a7bf953345ad022ea1a3f4666ff749ac945c21e72ea3fe0b33dee"},"downloads":-1,"filename":"anasymod-0.1.6.tar.gz","has_sig":false,"md5_digest":"1ac5a4435209edf4c2302983e0dad44c","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":64691,"upload_time":"2020-01-21T02:38:36","upload_time_iso_8601":"2020-01-21T02:38:36.738182Z","url":"https://files.pythonhosted.org/packages/6a/1f/8ca8afe4aa7e44d006794765f8bdc9fc5b9326fafc93459ee242abddc806/anasymod-0.1.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.7":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.7.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.7/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.7","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"e91e1852fbdb42d38d16c6f69e9519222b04b10f6edd61abe64e14bd6d0c07c7","md5":"7c99abc0d0a887c03620c705131db6c3","sha256":"336aac974d702b41e59cf4579d313ee5ad80fe0ee7b29067fb08e7844c92d440"},"downloads":-1,"filename":"anasymod-0.1.7.tar.gz","has_sig":false,"md5_digest":"7c99abc0d0a887c03620c705131db6c3","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":66794,"upload_time":"2020-01-22T05:47:58","upload_time_iso_8601":"2020-01-22T05:47:58.819763Z","url":"https://files.pythonhosted.org/packages/e9/1e/1852fbdb42d38d16c6f69e9519222b04b10f6edd61abe64e14bd6d0c07c7/anasymod-0.1.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.8":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.8.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.8.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.8/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.8","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"b70d6e54f2d77692086678f220730f307cfe5b6b262d945abf4f30b9d35c8132","md5":"a53c11ada9f0aff3a14f13d728a09ba3","sha256":"afbfa22217b355c9a2bbb7f1b0bb50c51b099f2349b3bee2ad98b5cde4bc91d7"},"downloads":-1,"filename":"anasymod-0.1.8.tar.gz","has_sig":false,"md5_digest":"a53c11ada9f0aff3a14f13d728a09ba3","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":66789,"upload_time":"2020-01-22T05:51:11","upload_time_iso_8601":"2020-01-22T05:51:11.640243Z","url":"https://files.pythonhosted.org/packages/b7/0d/6e54f2d77692086678f220730f307cfe5b6b262d945abf4f30b9d35c8132/anasymod-0.1.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.1.9":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.1.9.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.1.9.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.1.9/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.1.9","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"05d4ec124d1e7f51c79b82b1b5f593f391d39c12237287ca297d3dd4adcc6c56","md5":"6980f07e2ac0a43d394ed56e3ff3b440","sha256":"e0291e784c48945f55615e27d368a285df1a35b8dc6cc38d61fc5d1e9e8a1f40"},"downloads":-1,"filename":"anasymod-0.1.9.tar.gz","has_sig":false,"md5_digest":"6980f07e2ac0a43d394ed56e3ff3b440","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":66797,"upload_time":"2020-01-22T06:42:51","upload_time_iso_8601":"2020-01-22T06:42:51.880708Z","url":"https://files.pythonhosted.org/packages/05/d4/ec124d1e7f51c79b82b1b5f593f391d39c12237287ca297d3dd4adcc6c56/anasymod-0.1.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.0":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.0.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.0.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.0/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.0","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"429070062ebf46c342540a9b668fcf93bea6422c7521dc4645d7ae3604795ff3","md5":"2ea766483b545df52f0a5a1aec7f8c1e","sha256":"1f0ef22b6837d5c3bf174545ec10e6550bc618fc89803f4d33c2f943d6185cbf"},"downloads":-1,"filename":"anasymod-0.2.0.tar.gz","has_sig":false,"md5_digest":"2ea766483b545df52f0a5a1aec7f8c1e","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":78084,"upload_time":"2020-02-29T04:20:27","upload_time_iso_8601":"2020-02-29T04:20:27.058448Z","url":"https://files.pythonhosted.org/packages/42/90/70062ebf46c342540a9b668fcf93bea6422c7521dc4645d7ae3604795ff3/anasymod-0.2.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"0e2ea520d8b1921fdda0f9ac45c3ae0839a9908e32977727c11a08cd81076d15","md5":"dcbdcd39adbe405db6752ad642cb3cf4","sha256":"caebeef5239b5c6da7815a94a98a846bedfec80bde6cababc7dd3d9f471e66f4"},"downloads":-1,"filename":"anasymod-0.2.1.tar.gz","has_sig":false,"md5_digest":"dcbdcd39adbe405db6752ad642cb3cf4","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":78270,"upload_time":"2020-03-06T02:52:31","upload_time_iso_8601":"2020-03-06T02:52:31.997420Z","url":"https://files.pythonhosted.org/packages/0e/2e/a520d8b1921fdda0f9ac45c3ae0839a9908e32977727c11a08cd81076d15/anasymod-0.2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1.dev1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.1.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.1.dev1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.1.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.1.dev1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"a7e06ba6c13d42c53bf31515145c5243fa4bcba112a600e307718825ad8946b0","md5":"dc95dc54a3033c499c9a73abcdca2534","sha256":"1b350b488fcacbc830810ab105b22df7115f19065dcbcf648e6953c6979682cd"},"downloads":-1,"filename":"anasymod-0.2.1.dev1.tar.gz","has_sig":false,"md5_digest":"dc95dc54a3033c499c9a73abcdca2534","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":78183,"upload_time":"2020-03-06T01:43:22","upload_time_iso_8601":"2020-03-06T01:43:22.106586Z","url":"https://files.pythonhosted.org/packages/a7/e0/6ba6c13d42c53bf31515145c5243fa4bcba112a600e307718825ad8946b0/anasymod-0.2.1.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.1.dev2":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.1.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.1.dev2.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.1.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.1.dev2","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"9a66013e340a3bd29eb9108c57d19af3ba5aa9ad02eb82d871fc16541e83dc0a","md5":"b9a978e78bd2fe2a8ef9639caf5206f4","sha256":"327dada88c2a19ab661e2136bf2d1dfb5075ef42e7e3a7a6a8ed45571d7351f5"},"downloads":-1,"filename":"anasymod-0.2.1.dev2.tar.gz","has_sig":false,"md5_digest":"b9a978e78bd2fe2a8ef9639caf5206f4","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":78292,"upload_time":"2020-03-06T02:24:13","upload_time_iso_8601":"2020-03-06T02:24:13.071978Z","url":"https://files.pythonhosted.org/packages/9a/66/013e340a3bd29eb9108c57d19af3ba5aa9ad02eb82d871fc16541e83dc0a/anasymod-0.2.1.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.2":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.2.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.2/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.2","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"0fa58eda7adb5cac85228403031149c122f877dd8ccf4054e837082d7248a644","md5":"4fff40dd6c06e0a7e3eefd27ec0587dd","sha256":"4d0ff74984ab7e3ba8cab1d1688a5bd3b1f807cb671b464cfe9a1ddb8581cf7e"},"downloads":-1,"filename":"anasymod-0.2.2.tar.gz","has_sig":false,"md5_digest":"4fff40dd6c06e0a7e3eefd27ec0587dd","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":78146,"upload_time":"2020-03-18T22:17:24","upload_time_iso_8601":"2020-03-18T22:17:24.012701Z","url":"https://files.pythonhosted.org/packages/0f/a5/8eda7adb5cac85228403031149c122f877dd8ccf4054e837082d7248a644/anasymod-0.2.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.3":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.3.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.3/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.3","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"9ac039330e526f58269a197fe16db15b9c829c4a813c1ba2a58e4f05c6f81f1c","md5":"68131e852d24054fe189f8ef165bc6a7","sha256":"3efce1b116fe298c9b6727b4b3d6e638844bce9751f8dbcf4ecfe63bc7956333"},"downloads":-1,"filename":"anasymod-0.2.3.tar.gz","has_sig":false,"md5_digest":"68131e852d24054fe189f8ef165bc6a7","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95711,"upload_time":"2020-05-28T21:50:32","upload_time_iso_8601":"2020-05-28T21:50:32.704837Z","url":"https://files.pythonhosted.org/packages/9a/c0/39330e526f58269a197fe16db15b9c829c4a813c1ba2a58e4f05c6f81f1c/anasymod-0.2.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.4":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.4.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.4/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.4","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"8805b6cf80ba966ff8f03afee307e804eda847fdfc08603ce387c630703dcf95","md5":"f94ed802bbe540fa308d700cd0b64293","sha256":"a3da48004a4d0f49077a88a8653c17d80f4cc65d6f71b029d40119a523ec4769"},"downloads":-1,"filename":"anasymod-0.2.4.tar.gz","has_sig":false,"md5_digest":"f94ed802bbe540fa308d700cd0b64293","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95941,"upload_time":"2020-06-02T01:53:31","upload_time_iso_8601":"2020-06-02T01:53:31.976068Z","url":"https://files.pythonhosted.org/packages/88/05/b6cf80ba966ff8f03afee307e804eda847fdfc08603ce387c630703dcf95/anasymod-0.2.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.4.dev1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.4.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.4.dev1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.4.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.4.dev1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"a7072eb72fcc50094dc8be2e388cb41a28959cfee92e13b1b337bfb699388824","md5":"538aae1e3a786a634515dab0988e664a","sha256":"8e5e4757c6da42f5831ab1fd676687f85b71c8ef5375362990717df6b58c9288"},"downloads":-1,"filename":"anasymod-0.2.4.dev1.tar.gz","has_sig":false,"md5_digest":"538aae1e3a786a634515dab0988e664a","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95981,"upload_time":"2020-06-02T01:24:08","upload_time_iso_8601":"2020-06-02T01:24:08.671478Z","url":"https://files.pythonhosted.org/packages/a7/07/2eb72fcc50094dc8be2e388cb41a28959cfee92e13b1b337bfb699388824/anasymod-0.2.4.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.5":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.5.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.5/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.5","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"48b5176d8371e02381f6a20192f0c55b6f8c8294d9782145e1a77a4ab9d2dd8b","md5":"65833c655af35ea0f45d27c0c0d27404","sha256":"785ab50bcd2736c4675d7ca7ca4d4019631f503b2dc5d4672c8cfef6f03a0f6a"},"downloads":-1,"filename":"anasymod-0.2.5.tar.gz","has_sig":false,"md5_digest":"65833c655af35ea0f45d27c0c0d27404","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":91723,"upload_time":"2020-06-04T02:57:36","upload_time_iso_8601":"2020-06-04T02:57:36.648759Z","url":"https://files.pythonhosted.org/packages/48/b5/176d8371e02381f6a20192f0c55b6f8c8294d9782145e1a77a4ab9d2dd8b/anasymod-0.2.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.6":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.6.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.6/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.6","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"928bd40e2e56b4456379095af3d3bed86f9da5067d34771cf02e9f1fc4e5b17f","md5":"2effa4170b735073ce85bdf814b0df2b","sha256":"a5f6342d2d70b72ec4eabd3662b5f1bebe32aabb4b8ec49f765e0fe07ccceb23"},"downloads":-1,"filename":"anasymod-0.2.6.tar.gz","has_sig":false,"md5_digest":"2effa4170b735073ce85bdf814b0df2b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":91720,"upload_time":"2020-06-06T07:55:53","upload_time_iso_8601":"2020-06-06T07:55:53.018340Z","url":"https://files.pythonhosted.org/packages/92/8b/d40e2e56b4456379095af3d3bed86f9da5067d34771cf02e9f1fc4e5b17f/anasymod-0.2.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.7":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.7.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.7/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.7","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"858992512ae85d04886c644d809ca4bf0c051568d5bc34f5d82ee098109b9aef","md5":"0c016f33aef3711a5bec4f0f07c26f25","sha256":"061341b020ee74c5a95ff3bfc195909fbf81c8f92bc6b834f45a3c5a737e700a"},"downloads":-1,"filename":"anasymod-0.2.7.tar.gz","has_sig":false,"md5_digest":"0c016f33aef3711a5bec4f0f07c26f25","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":92982,"upload_time":"2020-06-10T23:56:16","upload_time_iso_8601":"2020-06-10T23:56:16.260152Z","url":"https://files.pythonhosted.org/packages/85/89/92512ae85d04886c644d809ca4bf0c051568d5bc34f5d82ee098109b9aef/anasymod-0.2.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.8":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.8.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.8.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.8/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.8","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"cf39ef2f80fcaca07506a31b3fff80af278a775b5d4b16eaffb08acf6e7b9393","md5":"f0e49c1cba77e3ba0ddd8ce3618ede45","sha256":"d18d6daa1b3c35c7db50703665cf211b284c0549bcd20f023a7b4a2c74095b4f"},"downloads":-1,"filename":"anasymod-0.2.8.tar.gz","has_sig":false,"md5_digest":"f0e49c1cba77e3ba0ddd8ce3618ede45","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93297,"upload_time":"2020-06-12T02:13:02","upload_time_iso_8601":"2020-06-12T02:13:02.973677Z","url":"https://files.pythonhosted.org/packages/cf/39/ef2f80fcaca07506a31b3fff80af278a775b5d4b16eaffb08acf6e7b9393/anasymod-0.2.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.2.9":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.2.9.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.2.9.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.2.9/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.2.9","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"99a7bd3ab7e588a2f3d98a58818278faa6020c8d9699766af6d1db7ea6099187","md5":"70f66b0a0294001a660e89f49f368181","sha256":"420e8d25dc25a8511baa8b88d547e99c3b47423d753aafccf1fa0a6a9011f9a1"},"downloads":-1,"filename":"anasymod-0.2.9.tar.gz","has_sig":false,"md5_digest":"70f66b0a0294001a660e89f49f368181","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93295,"upload_time":"2020-06-16T00:48:48","upload_time_iso_8601":"2020-06-16T00:48:48.807773Z","url":"https://files.pythonhosted.org/packages/99/a7/bd3ab7e588a2f3d98a58818278faa6020c8d9699766af6d1db7ea6099187/anasymod-0.2.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.0":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.0.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.0.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.0/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.0","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"e99cdc717cd56e3622fbaa456fcaf7f86979c0cd27ea9aa707f53295c4e91733","md5":"15dc9222664928335c388404952473da","sha256":"dd2fef3c8f8f99d98b2ee3eb92e359b27510023ddd941fb7ab05f8c86c941a58"},"downloads":-1,"filename":"anasymod-0.3.0.tar.gz","has_sig":false,"md5_digest":"15dc9222664928335c388404952473da","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93352,"upload_time":"2020-06-24T19:19:02","upload_time_iso_8601":"2020-06-24T19:19:02.791174Z","url":"https://files.pythonhosted.org/packages/e9/9c/dc717cd56e3622fbaa456fcaf7f86979c0cd27ea9aa707f53295c4e91733/anasymod-0.3.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"93c96c6e42f01e53ae376951aa0da30c6b824ce9e1bd7fc7bffc3476c9989631","md5":"5d54b28e260c11aa21346d6207128f43","sha256":"609ef3b5b25dbb170e9cfd756790430bff52e5deb878d911fc5147cf6ed8103e"},"downloads":-1,"filename":"anasymod-0.3.1.tar.gz","has_sig":false,"md5_digest":"5d54b28e260c11aa21346d6207128f43","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93367,"upload_time":"2020-06-24T19:23:26","upload_time_iso_8601":"2020-06-24T19:23:26.673144Z","url":"https://files.pythonhosted.org/packages/93/c9/6c6e42f01e53ae376951aa0da30c6b824ce9e1bd7fc7bffc3476c9989631/anasymod-0.3.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.2":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.2.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.2/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.2","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"f6006856c52f042a8a9699e5b7f37907a488a9b0788a56a152d804737c40f88d","md5":"3cbae8e793b5e08e009ac90b8b9c9d3b","sha256":"8eb1990b36593a6e460a681b515cb43b175610dfc3415ba1222e364a71c3f763"},"downloads":-1,"filename":"anasymod-0.3.2.tar.gz","has_sig":false,"md5_digest":"3cbae8e793b5e08e009ac90b8b9c9d3b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93362,"upload_time":"2020-06-30T19:16:34","upload_time_iso_8601":"2020-06-30T19:16:34.966185Z","url":"https://files.pythonhosted.org/packages/f6/00/6856c52f042a8a9699e5b7f37907a488a9b0788a56a152d804737c40f88d/anasymod-0.3.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.3":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.3.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.3/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.3","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"5d8cbe6cb4636ec3fa0f55cde3df647d367a182b809a785c68d8c06b707ee25f","md5":"7075af61e56603a1c3d6ce63b10a6326","sha256":"db5713e3fd07adf2eb4fb48b8881c3dcdb46180214485bdab71f064437cccc2d"},"downloads":-1,"filename":"anasymod-0.3.3.tar.gz","has_sig":false,"md5_digest":"7075af61e56603a1c3d6ce63b10a6326","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93419,"upload_time":"2020-07-28T18:33:28","upload_time_iso_8601":"2020-07-28T18:33:28.490069Z","url":"https://files.pythonhosted.org/packages/5d/8c/be6cb4636ec3fa0f55cde3df647d367a182b809a785c68d8c06b707ee25f/anasymod-0.3.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.4":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.4.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.4/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.4","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"d35f58b877e39f9e6233efb7122be72f509f7b904d330c1e5015f7ef442ff352","md5":"ae604ad6e61cac2930a129d2d98d1615","sha256":"8c2b7b035ccc4b06e1c7bce16b35f51be95eca677ae1cbd7e469fa43250d0f39"},"downloads":-1,"filename":"anasymod-0.3.4.tar.gz","has_sig":false,"md5_digest":"ae604ad6e61cac2930a129d2d98d1615","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":91452,"upload_time":"2020-08-06T00:27:43","upload_time_iso_8601":"2020-08-06T00:27:43.071930Z","url":"https://files.pythonhosted.org/packages/d3/5f/58b877e39f9e6233efb7122be72f509f7b904d330c1e5015f7ef442ff352/anasymod-0.3.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.4.dev1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.4.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.4.dev1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.4.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.4.dev1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"b8cbcd636f65e75f79c75c91b1e2ed801b2559eff16d958ddc5064ae5e0e092a","md5":"2e325e0d83ca99931e784fdd90f6ff91","sha256":"39f2f091ed404456371c52db41aec7ae2e8a269202d72a5d03cd90aaf1f0574c"},"downloads":-1,"filename":"anasymod-0.3.4.dev1.tar.gz","has_sig":false,"md5_digest":"2e325e0d83ca99931e784fdd90f6ff91","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93350,"upload_time":"2020-07-31T23:33:57","upload_time_iso_8601":"2020-07-31T23:33:57.578631Z","url":"https://files.pythonhosted.org/packages/b8/cb/cd636f65e75f79c75c91b1e2ed801b2559eff16d958ddc5064ae5e0e092a/anasymod-0.3.4.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"1ed705469449bf3d66ebef2e6d131b6e8a6d1a3cae4536a08c4c2751c271ccbb","md5":"150d6fc3bb4932c744377f9631fc5050","sha256":"3bfa6883293ff39c12c0327c9f79b256e663f33269bb598beeded1f6cbe32394"},"downloads":-1,"filename":"anasymod-0.3.5.tar.gz","has_sig":false,"md5_digest":"150d6fc3bb4932c744377f9631fc5050","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93209,"upload_time":"2020-09-18T19:41:52","upload_time_iso_8601":"2020-09-18T19:41:52.292099Z","url":"https://files.pythonhosted.org/packages/1e/d7/05469449bf3d66ebef2e6d131b6e8a6d1a3cae4536a08c4c2751c271ccbb/anasymod-0.3.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5.dev1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5.dev1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"e45e49b708ffef37579bcf8d06da1787702c0395c3888bbd53ca27d853485d9f","md5":"739bfe2ed12b103f32cb5b9d3c92796a","sha256":"b8f50f19ed938bcee06b19c2690e2e5aa8c04ac7f571da8cf7a912553a3502aa"},"downloads":-1,"filename":"anasymod-0.3.5.dev1.tar.gz","has_sig":false,"md5_digest":"739bfe2ed12b103f32cb5b9d3c92796a","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":91912,"upload_time":"2020-08-11T06:26:19","upload_time_iso_8601":"2020-08-11T06:26:19.457031Z","url":"https://files.pythonhosted.org/packages/e4/5e/49b708ffef37579bcf8d06da1787702c0395c3888bbd53ca27d853485d9f/anasymod-0.3.5.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5.dev2":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev2.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5.dev2","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"30340fc7c8d57ce79c62976f271abaf77b3789c321efd0c67e9abdd7a45b406f","md5":"5d3dc0b161f5246e19a6f7b4659365af","sha256":"fc2163b07553eac2d7b352d3c83e3736be3603db1e4ad40b4c8f381f56ac1224"},"downloads":-1,"filename":"anasymod-0.3.5.dev2.tar.gz","has_sig":false,"md5_digest":"5d3dc0b161f5246e19a6f7b4659365af","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":92191,"upload_time":"2020-08-11T16:19:58","upload_time_iso_8601":"2020-08-11T16:19:58.288655Z","url":"https://files.pythonhosted.org/packages/30/34/0fc7c8d57ce79c62976f271abaf77b3789c321efd0c67e9abdd7a45b406f/anasymod-0.3.5.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5.dev3":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev3.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5.dev3/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5.dev3","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"10efb194ce2f8c99b8f8faed985d1cc29a5f8669575d3024ffd077b73e92a154","md5":"faaf85a6e8e83d102bc931755382d41d","sha256":"35aedaebff920e7f26e6f24dfb346ec7fae8a41b2c5c1654a24905ffaa28adee"},"downloads":-1,"filename":"anasymod-0.3.5.dev3.tar.gz","has_sig":false,"md5_digest":"faaf85a6e8e83d102bc931755382d41d","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":92339,"upload_time":"2020-08-11T22:45:47","upload_time_iso_8601":"2020-08-11T22:45:47.414866Z","url":"https://files.pythonhosted.org/packages/10/ef/b194ce2f8c99b8f8faed985d1cc29a5f8669575d3024ffd077b73e92a154/anasymod-0.3.5.dev3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5.dev4":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev4.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5.dev4/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5.dev4","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"f593ab721d61f738ea9f9319e87c2e922550a08eb1f36e94ea3b5620384a1938","md5":"e7afda72cc1e6ee5494b7b54c5f042fa","sha256":"a53e2061e1a6652f11af3e67e3b40a4a939954655d5db5c65b90bbd30fb41826"},"downloads":-1,"filename":"anasymod-0.3.5.dev4.tar.gz","has_sig":false,"md5_digest":"e7afda72cc1e6ee5494b7b54c5f042fa","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":92605,"upload_time":"2020-08-13T19:34:28","upload_time_iso_8601":"2020-08-13T19:34:28.400253Z","url":"https://files.pythonhosted.org/packages/f5/93/ab721d61f738ea9f9319e87c2e922550a08eb1f36e94ea3b5620384a1938/anasymod-0.3.5.dev4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5.dev5":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev5.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5.dev5/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5.dev5","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"fc31bf1ab7d69b94a07bcc6bc6d0b678411ac4c29a7fe1d17040d513eaccb31c","md5":"7b50c7d9adb57f2796ff7a036629c854","sha256":"314e3c24f28f251f08247748e6be64d29486cec98d32d386300f879f5b6428c8"},"downloads":-1,"filename":"anasymod-0.3.5.dev5.tar.gz","has_sig":false,"md5_digest":"7b50c7d9adb57f2796ff7a036629c854","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":92610,"upload_time":"2020-08-13T22:15:21","upload_time_iso_8601":"2020-08-13T22:15:21.165192Z","url":"https://files.pythonhosted.org/packages/fc/31/bf1ab7d69b94a07bcc6bc6d0b678411ac4c29a7fe1d17040d513eaccb31c/anasymod-0.3.5.dev5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5.dev6":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev6.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5.dev6/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5.dev6","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"4c6c9151a041884691576c696acf67fe68b6e8e7d67b52725ed1f3e2a2d1f5d0","md5":"b4c0f10fb43ca3279cba436f9577fae6","sha256":"612146918618e6fd7d10331a51fad931b3718ea0ca5b8a6d1780f3cfd7bb0d1a"},"downloads":-1,"filename":"anasymod-0.3.5.dev6.tar.gz","has_sig":false,"md5_digest":"b4c0f10fb43ca3279cba436f9577fae6","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":92659,"upload_time":"2020-08-13T22:25:11","upload_time_iso_8601":"2020-08-13T22:25:11.226627Z","url":"https://files.pythonhosted.org/packages/4c/6c/9151a041884691576c696acf67fe68b6e8e7d67b52725ed1f3e2a2d1f5d0/anasymod-0.3.5.dev6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.5.dev7":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.5.dev7.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.5.dev7/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.5.dev7","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"8bad302f48daae896e7910227026b0c4f328f8f6fdceeb6a4bd7273e809159ac","md5":"0979b00a6c9fdba9b2f2fb7ca0d5d7dd","sha256":"a1d2cf53ff64b28119aac32a45d56caee9eb67403ace0fa68531a00e4b48efe9"},"downloads":-1,"filename":"anasymod-0.3.5.dev7.tar.gz","has_sig":false,"md5_digest":"0979b00a6c9fdba9b2f2fb7ca0d5d7dd","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":93231,"upload_time":"2020-09-18T01:02:03","upload_time_iso_8601":"2020-09-18T01:02:03.198787Z","url":"https://files.pythonhosted.org/packages/8b/ad/302f48daae896e7910227026b0c4f328f8f6fdceeb6a4bd7273e809159ac/anasymod-0.3.5.dev7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.6.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.6/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.6","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"f0370ac6ab85ff03a79d4a01cc180f1289ae75f8dc4dc1f9c46290f7e5146a6e","md5":"0a34d08898a59ccdca62524ed9f8eca5","sha256":"260103c28e0ac4f6f16141100df3d26ace898edc610d92bbae1ac1560c0e41dd"},"downloads":-1,"filename":"anasymod-0.3.6.tar.gz","has_sig":false,"md5_digest":"0a34d08898a59ccdca62524ed9f8eca5","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95951,"upload_time":"2020-12-10T03:10:18","upload_time_iso_8601":"2020-12-10T03:10:18.156260Z","url":"https://files.pythonhosted.org/packages/f0/37/0ac6ab85ff03a79d4a01cc180f1289ae75f8dc4dc1f9c46290f7e5146a6e/anasymod-0.3.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6.dev1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.6.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.6.dev1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"6467e6a25087b1969087391ca048cb90fc0165192be0eee27480cfe116fefb69","md5":"956e64803723c423d5a7e31160c22020","sha256":"032e4d1b11c0d2d155f2dac1e890c4def2eed3088ae959d234c9d588b317e86f"},"downloads":-1,"filename":"anasymod-0.3.6.dev1.tar.gz","has_sig":false,"md5_digest":"956e64803723c423d5a7e31160c22020","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95723,"upload_time":"2020-12-04T06:20:42","upload_time_iso_8601":"2020-12-04T06:20:42.175031Z","url":"https://files.pythonhosted.org/packages/64/67/e6a25087b1969087391ca048cb90fc0165192be0eee27480cfe116fefb69/anasymod-0.3.6.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6.dev2":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev2.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.6.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.6.dev2","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"25aa4c39bc786dd232a8cac1f7473ed772e18b5b53175f87e35e404e696e8cc7","md5":"c6cbc13b62add13c076bbf2665eeb800","sha256":"bfc7ca80205ba0180bbe267a04befad9afeaaf313558c296654f82f62d5ba6c8"},"downloads":-1,"filename":"anasymod-0.3.6.dev2.tar.gz","has_sig":false,"md5_digest":"c6cbc13b62add13c076bbf2665eeb800","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95837,"upload_time":"2020-12-05T05:16:40","upload_time_iso_8601":"2020-12-05T05:16:40.966490Z","url":"https://files.pythonhosted.org/packages/25/aa/4c39bc786dd232a8cac1f7473ed772e18b5b53175f87e35e404e696e8cc7/anasymod-0.3.6.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6.dev3":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev3.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.6.dev3/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.6.dev3","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"1189c6bc5f4f2a4d793da99f68fad5927162dd15c837b4c7f6886f28886524a3","md5":"328bc1c5e46ac11873f028e7bd359423","sha256":"520580a17ce3f0551dec60c51b8f9add60df3a8f42cbdbe73dc780cf7c24c5ff"},"downloads":-1,"filename":"anasymod-0.3.6.dev3.tar.gz","has_sig":false,"md5_digest":"328bc1c5e46ac11873f028e7bd359423","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95845,"upload_time":"2020-12-08T19:57:31","upload_time_iso_8601":"2020-12-08T19:57:31.649764Z","url":"https://files.pythonhosted.org/packages/11/89/c6bc5f4f2a4d793da99f68fad5927162dd15c837b4c7f6886f28886524a3/anasymod-0.3.6.dev3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.6.dev4":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.6.dev4.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.6.dev4/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.6.dev4","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"35c1be376bc0f7684d26552795a9b7ca7697f394c02ac85d4f1d4ae5031609ee","md5":"0e6384ce9b8fbab311b0e4a17e1771b9","sha256":"03e84be2a2966eaafc50ac123c436f3c06fefcc3302ccf5fbad3c65707512e07"},"downloads":-1,"filename":"anasymod-0.3.6.dev4.tar.gz","has_sig":false,"md5_digest":"0e6384ce9b8fbab311b0e4a17e1771b9","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95839,"upload_time":"2020-12-10T02:29:21","upload_time_iso_8601":"2020-12-10T02:29:21.395793Z","url":"https://files.pythonhosted.org/packages/35/c1/be376bc0f7684d26552795a9b7ca7697f394c02ac85d4f1d4ae5031609ee/anasymod-0.3.6.dev4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.7":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.7.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.7.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.7/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.7","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"9973cddbbd498935508c6e8ec9a8117f396d736332f4575b04aaa3f674d1a01e","md5":"285f3573555e38a0e50285c0fc81a32e","sha256":"d69e7b8d8a224954b1bd97a01f50da14ddaa332f12c6532c7666b2a60550999d"},"downloads":-1,"filename":"anasymod-0.3.7.tar.gz","has_sig":false,"md5_digest":"285f3573555e38a0e50285c0fc81a32e","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":95964,"upload_time":"2020-12-12T01:03:50","upload_time_iso_8601":"2020-12-12T01:03:50.782937Z","url":"https://files.pythonhosted.org/packages/99/73/cddbbd498935508c6e8ec9a8117f396d736332f4575b04aaa3f674d1a01e/anasymod-0.3.7.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.8":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.8.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.8.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.8/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.8","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"203d4202f007c22a652269eba2ff0045627ea791d4cbdbde6d8c127e85fe317a","md5":"f43ce895ed8e7d4d6ea5cc5231a9ea11","sha256":"90838d0c5309f37ce38cf951093c34cd9d8f361cc26b0e1d2184eb779ca0a2f7"},"downloads":-1,"filename":"anasymod-0.3.8.tar.gz","has_sig":false,"md5_digest":"f43ce895ed8e7d4d6ea5cc5231a9ea11","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":96412,"upload_time":"2021-01-14T07:06:23","upload_time_iso_8601":"2021-01-14T07:06:23.281662Z","url":"https://files.pythonhosted.org/packages/20/3d/4202f007c22a652269eba2ff0045627ea791d4cbdbde6d8c127e85fe317a/anasymod-0.3.8.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.9":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.9.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.9.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.9/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.9","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"3fbc392b6d0caeb1a8de91fae12b47f8116ef25578114315253e92685dcb2bbd","md5":"29b6c1abcc153a0bd5d53500f859253b","sha256":"b8f9e2f160c77543f6fd8608c21fe5060bd7bdad54c5ceb85954a3d35253702e"},"downloads":-1,"filename":"anasymod-0.3.9.tar.gz","has_sig":false,"md5_digest":"29b6c1abcc153a0bd5d53500f859253b","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":96466,"upload_time":"2021-03-14T00:20:40","upload_time_iso_8601":"2021-03-14T00:20:40.940896Z","url":"https://files.pythonhosted.org/packages/3f/bc/392b6d0caeb1a8de91fae12b47f8116ef25578114315253e92685dcb2bbd/anasymod-0.3.9.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.3.9.dev1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.3.9.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.3.9.dev1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.3.9.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.3.9.dev1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"00aa0ff94062fcb4c5bb2dc8d498cbfd203e44b0bc504063a83c48825702bd24","md5":"71f75b29a2bc56a79c19353fccf2d462","sha256":"f63ae17d480c66ca27428573207251f034a54ca9ec84cdd8732fa7920a53c36f"},"downloads":-1,"filename":"anasymod-0.3.9.dev1.tar.gz","has_sig":false,"md5_digest":"71f75b29a2bc56a79c19353fccf2d462","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":96724,"upload_time":"2021-01-21T00:23:46","upload_time_iso_8601":"2021-01-21T00:23:46.531103Z","url":"https://files.pythonhosted.org/packages/00/aa/0ff94062fcb4c5bb2dc8d498cbfd203e44b0bc504063a83c48825702bd24/anasymod-0.3.9.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.4.0.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.4.0.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.4.0/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.4.0","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"d117b680f6ec8e307dc8bc94e0bef90ac5f415902dcc362eab6af2346872f6ec","md5":"942e2de80715ce1a0cd95a71562913f7","sha256":"c123be9c141fe60061ffa4bc2bef0828b2af110733ea27d3852cdffbc9c12616"},"downloads":-1,"filename":"anasymod-0.4.0.tar.gz","has_sig":false,"md5_digest":"942e2de80715ce1a0cd95a71562913f7","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":105009,"upload_time":"2021-07-28T16:47:45","upload_time_iso_8601":"2021-07-28T16:47:45.805265Z","url":"https://files.pythonhosted.org/packages/d1/17/b680f6ec8e307dc8bc94e0bef90ac5f415902dcc362eab6af2346872f6ec/anasymod-0.4.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0.dev1":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev1.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev1.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.4.0.dev1/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.4.0.dev1","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"eeaee22aa3a97fda5ec163ace87349a0c1863d4ef064fe20f1a314ada80fb083","md5":"e5a73f91f97374f31ae11812e5a0f4a2","sha256":"a65e71a1f94ddac2d3601dd8d4dac982b4e7cccc4e9ffc71d7c5743f5a92a8fc"},"downloads":-1,"filename":"anasymod-0.4.0.dev1.tar.gz","has_sig":false,"md5_digest":"e5a73f91f97374f31ae11812e5a0f4a2","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":104409,"upload_time":"2021-07-20T00:59:15","upload_time_iso_8601":"2021-07-20T00:59:15.554256Z","url":"https://files.pythonhosted.org/packages/ee/ae/e22aa3a97fda5ec163ace87349a0c1863d4ef064fe20f1a314ada80fb083/anasymod-0.4.0.dev1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0.dev2":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev2.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev2.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.4.0.dev2/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.4.0.dev2","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"ed3b4f86a30005122efed4c81fa98caac5ed5cda08de91fa444f19c50603f14a","md5":"e4609b7ec9a9db641df163c084cd0674","sha256":"bbb694be44cec8c2b3a88457495ba39225c08c5efe9b355dcfc1c0b80606bb9c"},"downloads":-1,"filename":"anasymod-0.4.0.dev2.tar.gz","has_sig":false,"md5_digest":"e4609b7ec9a9db641df163c084cd0674","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":104457,"upload_time":"2021-07-20T01:09:57","upload_time_iso_8601":"2021-07-20T01:09:57.114812Z","url":"https://files.pythonhosted.org/packages/ed/3b/4f86a30005122efed4c81fa98caac5ed5cda08de91fa444f19c50603f14a/anasymod-0.4.0.dev2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0.dev3":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev3.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev3.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.4.0.dev3/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.4.0.dev3","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"c896da8c162b4d36e300c4fbdb8e20468d5523696d70a3330ee3bc810d37d254","md5":"e0220df8ac2fc56845c45ef9f94499d6","sha256":"b3ec5b231dfbacaddf402a6603d3d5bd1743e8427e2ca9d226fadd67582136ec"},"downloads":-1,"filename":"anasymod-0.4.0.dev3.tar.gz","has_sig":false,"md5_digest":"e0220df8ac2fc56845c45ef9f94499d6","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":104814,"upload_time":"2021-07-20T02:40:11","upload_time_iso_8601":"2021-07-20T02:40:11.982187Z","url":"https://files.pythonhosted.org/packages/c8/96/da8c162b4d36e300c4fbdb8e20468d5523696d70a3330ee3bc810d37d254/anasymod-0.4.0.dev3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0.dev4":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev4.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev4.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.4.0.dev4/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.4.0.dev4","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"374f2d7fc188f35f1f18b1a8b4f1e058ac38f4154f1d02d3870e3f2ecfb70cb0","md5":"12de3fb4e45daf2f680592c8db614f4d","sha256":"6584e76887dac5cfb4bcf7a795b5852a5718646dd0c1f7272ee714decff8bd22"},"downloads":-1,"filename":"anasymod-0.4.0.dev4.tar.gz","has_sig":false,"md5_digest":"12de3fb4e45daf2f680592c8db614f4d","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":104852,"upload_time":"2021-07-20T03:04:40","upload_time_iso_8601":"2021-07-20T03:04:40.178265Z","url":"https://files.pythonhosted.org/packages/37/4f/2d7fc188f35f1f18b1a8b4f1e058ac38f4154f1d02d3870e3f2ecfb70cb0/anasymod-0.4.0.dev4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0.dev5":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev5.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev5.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.4.0.dev5/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.4.0.dev5","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"72a40a0f3691e8bd16eb66ea2a863e0a4d57a5a55aa7d713636622c1522dd568","md5":"e9bf6957bf05f825c9c3bcd2d77c6d0d","sha256":"73dd74ffc96abadb661bb59ba73402268383b7d731ceea70c80965816238cd4e"},"downloads":-1,"filename":"anasymod-0.4.0.dev5.tar.gz","has_sig":false,"md5_digest":"e9bf6957bf05f825c9c3bcd2d77c6d0d","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":104995,"upload_time":"2021-07-20T22:28:33","upload_time_iso_8601":"2021-07-20T22:28:33.086332Z","url":"https://files.pythonhosted.org/packages/72/a4/0a0f3691e8bd16eb66ea2a863e0a4d57a5a55aa7d713636622c1522dd568/anasymod-0.4.0.dev5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"0.4.0.dev6":{"info":{"author":"Gabriel Rutsch, Steven Herbst, Shivani Saravanan","author_email":"gabriel.rutsch@infineon.com","bugtrack_url":null,"classifiers":["Development Status :: 3 - Alpha","Intended Audience :: Developers","License :: OSI Approved :: BSD License","Programming Language :: Python :: 3.7","Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)"],"description_content_type":"text/markdown","docs_url":null,"download_url":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev6.tar.gz","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/sgherbst/anasymod","keywords":"analog,mixed-signal,mixed signal,vivado,xcelium,iverilog,icarus-verilog,icarus verilog,generator,verilog,system-verilog,system verilog,emulation,fpga","license":"BSD 3-Clause \"New\" or \"Revised\" License","maintainer":"","maintainer_email":"","name":"anasymod","package_url":"https://pypi.org/project/anasymod/","platform":"","project_url":"https://pypi.org/project/anasymod/","project_urls":{"Download":"https://github.com/sgherbst/anasymod/archive/v0.4.0.dev6.tar.gz","Homepage":"https://github.com/sgherbst/anasymod"},"provides_extra":null,"release_url":"https://pypi.org/project/anasymod/0.4.0.dev6/","requires_dist":null,"requires_python":">=3.7","summary":"Tool for running mixed-signal emulations on FPGAs","version":"0.4.0.dev6","yanked":false,"yanked_reason":null},"last_serial":11029860,"urls":[{"comment_text":"","digests":{"blake2b_256":"7b5bbb344d9d61703ba3fb6ec45c6a17326f79ae7a677a49db4bbfa13b350161","md5":"2897aa3eacac6a7d09db980d6842db66","sha256":"01c750c61461c34bcd2a6808e23d658cfc65df643a038ebe5159823eb36343da"},"downloads":-1,"filename":"anasymod-0.4.0.dev6.tar.gz","has_sig":false,"md5_digest":"2897aa3eacac6a7d09db980d6842db66","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":105022,"upload_time":"2021-07-23T16:42:56","upload_time_iso_8601":"2021-07-23T16:42:56.833287Z","url":"https://files.pythonhosted.org/packages/7b/5b/bb344d9d61703ba3fb6ec45c6a17326f79ae7a677a49db4bbfa13b350161/anasymod-0.4.0.dev6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}