

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  6 21:12:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution13
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1201|     1201| 48.040 us | 48.040 us |  1201|  1201|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |     1200|     1200|       600|          -|          -|     2|    no    |
        | + Col_Loop           |      598|      598|       299|          -|          -|     2|    no    |
        |  ++ Filter1_Loop     |      297|      297|        99|          -|          -|     3|    no    |
        |   +++ W_Row_Loop     |       96|       96|        32|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |     +++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     433|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     423|    -|
|Memory           |        1|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     164|    -|
|Register         |        -|      -|     217|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      5|     522|    1020|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1  |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U3  |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U2  |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_mux_42_32_eOg_U4  |conv_1_mux_42_32_eOg  |        0|      0|    0|   21|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  423|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_weights_U  |conv_1_conv_weights  |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                     |        1|  0|   0|    0|    54|   32|     1|         1728|
    +----------------+---------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_485_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_468_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_523_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln26_4_fu_550_p2    |     +    |      0|  0|   8|           7|           7|
    |add_ln26_5_fu_560_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_fu_411_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln34_fu_362_p2      |     +    |      0|  0|  13|           4|           4|
    |c_fu_318_p2             |     +    |      0|  0|  10|           2|           1|
    |ch_fu_509_p2            |     +    |      0|  0|  10|           2|           1|
    |f_fu_348_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_302_p2             |     +    |      0|  0|  10|           2|           1|
    |wc_fu_458_p2            |     +    |      0|  0|  10|           2|           1|
    |wr_fu_379_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_544_p2    |     -    |      0|  0|   8|           7|           7|
    |sub_ln26_fu_401_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_336_p2      |     -    |      0|  0|  13|           4|           4|
    |and_ln33_fu_623_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_312_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_fu_342_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_373_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_452_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_503_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_611_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_605_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_423_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_417_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_296_p2      |   icmp   |      0|  0|   9|           2|           3|
    |empty_11_fu_437_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_617_p2       |    or    |      0|  0|   2|           1|           1|
    |merge_i_fu_443_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i_fu_429_p3  |  select  |      0|  0|  31|           1|          31|
    |w_sum_4_fu_629_p3       |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 433|         170|         229|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  53|         12|    1|         12|
    |c_0_reg_185      |   9|          2|    2|          4|
    |ch_0_reg_267     |   9|          2|    2|          4|
    |f_0_reg_197      |   9|          2|    2|          4|
    |grp_fu_278_p0    |  15|          3|   32|         96|
    |grp_fu_278_p1    |  15|          3|   32|         96|
    |r_0_reg_173      |   9|          2|    2|          4|
    |w_sum_0_reg_220  |   9|          2|   32|         64|
    |w_sum_1_reg_232  |   9|          2|   32|         64|
    |w_sum_2_reg_255  |   9|          2|   32|         64|
    |wc_0_reg_244     |   9|          2|    2|          4|
    |wr_0_reg_209     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 164|         36|  173|        420|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln26_reg_700         |   2|   0|    2|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |c_0_reg_185              |   2|   0|    2|          0|
    |c_reg_654                |   2|   0|    2|          0|
    |ch_0_reg_267             |   2|   0|    2|          0|
    |ch_reg_731               |   2|   0|    2|          0|
    |conv_out_0_addr_reg_677  |   3|   0|    3|          0|
    |conv_out_1_addr_reg_682  |   3|   0|    3|          0|
    |f_0_reg_197              |   2|   0|    2|          0|
    |f_reg_667                |   2|   0|    2|          0|
    |r_0_reg_173              |   2|   0|    2|          0|
    |r_reg_642                |   2|   0|    2|          0|
    |sext_ln26_1_reg_718      |  63|   0|   64|          1|
    |sext_ln26_reg_695        |   6|   0|    6|          0|
    |sub_ln34_reg_659         |   4|   0|    4|          0|
    |trunc_ln34_reg_647       |   1|   0|    1|          0|
    |w_sum_0_reg_220          |  32|   0|   32|          0|
    |w_sum_1_reg_232          |  32|   0|   32|          0|
    |w_sum_2_reg_255          |  32|   0|   32|          0|
    |wc_0_reg_244             |   2|   0|    2|          0|
    |wc_reg_713               |   2|   0|    2|          0|
    |wr_0_reg_209             |   2|   0|    2|          0|
    |wr_reg_690               |   2|   0|    2|          0|
    |zext_ln24_reg_723        |   2|   0|    4|          2|
    |zext_ln34_1_reg_672      |   2|   0|    7|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 217|   0|  225|          8|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0     | out |    3|  ap_memory |    input_0   |     array    |
|input_0_ce0          | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0           |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0     | out |    3|  ap_memory |    input_1   |     array    |
|input_1_ce0          | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0           |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0     | out |    3|  ap_memory |    input_2   |     array    |
|input_2_ce0          | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0           |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0     | out |    3|  ap_memory |    input_3   |     array    |
|input_3_ce0          | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0           |  in |   32|  ap_memory |    input_3   |     array    |
|conv_out_0_address0  | out |    3|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_ce0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_we0       | out |    1|  ap_memory |  conv_out_0  |     array    |
|conv_out_0_d0        | out |   32|  ap_memory |  conv_out_0  |     array    |
|conv_out_1_address0  | out |    3|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_ce0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_we0       | out |    1|  ap_memory |  conv_out_1  |     array    |
|conv_out_1_d0        | out |   32|  ap_memory |  conv_out_1  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 11 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_3), !map !7"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_2), !map !15"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_1), !map !21"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %input_0), !map !27"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_1), !map !33"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x float]* %conv_out_0), !map !39"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.18ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln8 = icmp eq i2 %r_0, -2" [conv.cpp:8]   --->   Operation 21 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [conv.cpp:8]   --->   Operation 23 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %9, label %Row_Loop_begin" [conv.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [conv.cpp:9]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [conv.cpp:9]   --->   Operation 26 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i2 %r_0 to i1" [conv.cpp:34]   --->   Operation 27 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.18ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 28 'br' <Predicate = (!icmp_ln8)> <Delay = 1.18>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [conv.cpp:41]   --->   Operation 29 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 30 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.61ns)   --->   "%icmp_ln11 = icmp eq i2 %c_0, -2" [conv.cpp:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 32 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [conv.cpp:11]   --->   Operation 33 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv.cpp:11]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [conv.cpp:12]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [conv.cpp:12]   --->   Operation 36 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %c_0 to i4" [conv.cpp:34]   --->   Operation 37 'zext' 'zext_ln34' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %c_0, i2 0)" [conv.cpp:34]   --->   Operation 38 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.36ns)   --->   "%sub_ln34 = sub i4 %tmp_9, %zext_ln34" [conv.cpp:34]   --->   Operation 39 'sub' 'sub_ln34' <Predicate = (!icmp_ln11)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.18ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 40 'br' <Predicate = (!icmp_ln11)> <Delay = 1.18>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [conv.cpp:40]   --->   Operation 41 'specregionend' 'empty_14' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [conv.cpp:8]   --->   Operation 42 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.36>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 43 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.61ns)   --->   "%icmp_ln14 = icmp eq i2 %f_0, -1" [conv.cpp:14]   --->   Operation 44 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [conv.cpp:14]   --->   Operation 46 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv.cpp:14]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [conv.cpp:15]   --->   Operation 49 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i2 %f_0 to i7" [conv.cpp:34]   --->   Operation 50 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i2 %f_0 to i4" [conv.cpp:34]   --->   Operation 51 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.36ns)   --->   "%add_ln34 = add i4 %sub_ln34, %zext_ln34_2" [conv.cpp:34]   --->   Operation 52 'add' 'add_ln34' <Predicate = (!icmp_ln14)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i4 %add_ln34 to i64" [conv.cpp:34]   --->   Operation 53 'sext' 'sext_ln34' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [6 x float]* %conv_out_0, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 54 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [6 x float]* %conv_out_1, i64 0, i64 %sext_ln34" [conv.cpp:34]   --->   Operation 55 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.18ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 56 'br' <Predicate = (!icmp_ln14)> <Delay = 1.18>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_3) nounwind" [conv.cpp:39]   --->   Operation 57 'specregionend' 'empty_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [conv.cpp:11]   --->   Operation 58 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 17.2>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 59 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv.cpp:26]   --->   Operation 60 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.61ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv.cpp:18]   --->   Operation 61 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 62 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.00ns)   --->   "%wr = add i2 %wr_0, 1" [conv.cpp:18]   --->   Operation 63 'add' 'wr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %8, label %W_Row_Loop_begin" [conv.cpp:18]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv.cpp:19]   --->   Operation 65 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv.cpp:19]   --->   Operation 66 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0 to i5" [conv.cpp:26]   --->   Operation 67 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv.cpp:26]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_s to i5" [conv.cpp:26]   --->   Operation 69 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.36ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv.cpp:26]   --->   Operation 70 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv.cpp:26]   --->   Operation 71 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.00ns)   --->   "%add_ln26 = add i2 %r_0, %wr_0" [conv.cpp:26]   --->   Operation 72 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (1.18ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 73 'br' <Predicate = (!icmp_ln18)> <Delay = 1.18>
ST_5 : Operation 74 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i2 %f_0, 0" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 74 'icmp' 'icmp_ln7' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.61ns)   --->   "%icmp_ln7_1 = icmp eq i2 %f_0, 1" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 75 'icmp' 'icmp_ln7_1' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%select_ln7_i = select i1 %icmp_ln7_1, float 2.000000e+00, float 1.000000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 76 'select' 'select_ln7_i' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node merge_i)   --->   "%empty_11 = or i1 %icmp_ln7_1, %icmp_ln7" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 77 'or' 'empty_11' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.61ns) (out node of the LUT)   --->   "%merge_i = select i1 %empty_11, float %select_ln7_i, float 1.500000e+00" [aesl_mux_load.3floatP.i2:7->conv.cpp:30]   --->   Operation 78 'select' 'merge_i' <Predicate = (icmp_ln18)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [2/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 79 'fadd' 'w_sum' <Predicate = (icmp_ln18)> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.36>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [conv.cpp:26]   --->   Operation 80 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 81 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.61ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 83 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.00ns)   --->   "%wc = add i2 %wc_0, 1" [conv.cpp:21]   --->   Operation 84 'add' 'wc' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv.cpp:21]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 86 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6) nounwind" [conv.cpp:22]   --->   Operation 87 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i2 %wc_0 to i6" [conv.cpp:26]   --->   Operation 88 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.36ns)   --->   "%add_ln26_2 = add i6 %zext_ln26_2, %sext_ln26" [conv.cpp:26]   --->   Operation 89 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_2, i1 false)" [conv.cpp:26]   --->   Operation 90 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i7 %tmp_10 to i64" [conv.cpp:26]   --->   Operation 91 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.00ns)   --->   "%add_ln26_1 = add i2 %c_0, %wc_0" [conv.cpp:26]   --->   Operation 92 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_11 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %add_ln26_1, i1 false)" [conv.cpp:26]   --->   Operation 93 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i3 %tmp_11 to i4" [conv.cpp:24]   --->   Operation 94 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.18ns)   --->   "br label %6" [conv.cpp:24]   --->   Operation 95 'br' <Predicate = (!icmp_ln21)> <Delay = 1.18>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_6) nounwind" [conv.cpp:29]   --->   Operation 96 'specregionend' 'empty_10' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br label %4" [conv.cpp:18]   --->   Operation 97 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.39>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %7 ]"   --->   Operation 98 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %ch, %7 ]"   --->   Operation 99 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.61ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0, -2" [conv.cpp:24]   --->   Operation 100 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 101 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (1.00ns)   --->   "%ch = add i2 %ch_0, 1" [conv.cpp:24]   --->   Operation 102 'add' 'ch' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %7" [conv.cpp:24]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %ch_0 to i64" [conv.cpp:26]   --->   Operation 104 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %ch_0 to i4" [conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (1.38ns)   --->   "%add_ln26_3 = add i64 %zext_ln26_3, %sext_ln26_1" [conv.cpp:26]   --->   Operation 106 'add' 'add_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i64 %add_ln26_3 to i7" [conv.cpp:26]   --->   Operation 107 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i64 %add_ln26_3 to i5" [conv.cpp:26]   --->   Operation 108 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln26_1, i2 0)" [conv.cpp:26]   --->   Operation 109 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i7 %p_shl2_cast, %trunc_ln26" [conv.cpp:26]   --->   Operation 110 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 111 [1/1] (2.34ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i7 %zext_ln34_1, %sub_ln26_1" [conv.cpp:26]   --->   Operation 111 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 2.34> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26_4 to i64" [conv.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [54 x float]* @conv_weights, i64 0, i64 %zext_ln26_5" [conv.cpp:26]   --->   Operation 113 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.18ns)   --->   "%add_ln26_5 = add i4 %zext_ln26_4, %zext_ln24" [conv.cpp:26]   --->   Operation 114 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %add_ln26_5 to i64" [conv.cpp:26]   --->   Operation 115 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [8 x float]* %input_0, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 116 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [8 x float]* %input_1, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 117 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [8 x float]* %input_2, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 118 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [8 x float]* %input_3, i64 0, i64 %zext_ln26_6" [conv.cpp:26]   --->   Operation 119 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 120 [2/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 120 'load' 'conv_weights_load' <Predicate = (!icmp_ln24)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_7 : Operation 121 [2/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 121 'load' 'input_0_load' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 122 [2/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 122 'load' 'input_1_load' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 123 [2/2] (1.42ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv.cpp:26]   --->   Operation 123 'load' 'input_2_load' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 124 [2/2] (1.42ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv.cpp:26]   --->   Operation 124 'load' 'input_3_load' <Predicate = (!icmp_ln24)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_7) nounwind" [conv.cpp:28]   --->   Operation 125 'specregionend' 'empty_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "br label %5" [conv.cpp:21]   --->   Operation 126 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 12.8>
ST_8 : Operation 127 [1/2] (2.66ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv.cpp:26]   --->   Operation 127 'load' 'conv_weights_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_8 : Operation 128 [1/2] (1.42ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [conv.cpp:26]   --->   Operation 128 'load' 'input_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 129 [1/2] (1.42ns)   --->   "%input_1_load = load float* %input_1_addr, align 4" [conv.cpp:26]   --->   Operation 129 'load' 'input_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 130 [1/2] (1.42ns)   --->   "%input_2_load = load float* %input_2_addr, align 4" [conv.cpp:26]   --->   Operation 130 'load' 'input_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 131 [1/2] (1.42ns)   --->   "%input_3_load = load float* %input_3_addr, align 4" [conv.cpp:26]   --->   Operation 131 'load' 'input_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_8 : Operation 132 [1/1] (1.26ns)   --->   "%tmp_8 = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %input_0_load, float %input_1_load, float %input_2_load, float %input_3_load, i2 %add_ln26)" [conv.cpp:26]   --->   Operation 132 'mux' 'tmp_8' <Predicate = true> <Delay = 1.26> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [2/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %tmp_8" [conv.cpp:26]   --->   Operation 133 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 26.1>
ST_9 : Operation 134 [1/2] (10.1ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %tmp_8" [conv.cpp:26]   --->   Operation 134 'fmul' 'tmp_1' <Predicate = true> <Delay = 10.1> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 10.1> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [2/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 135 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 15.9>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [conv.cpp:25]   --->   Operation 136 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/2] (15.9ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv.cpp:26]   --->   Operation 137 'fadd' 'w_sum_3' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "br label %6" [conv.cpp:24]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 33.7>
ST_11 : Operation 139 [1/2] (15.9ns)   --->   "%w_sum = fadd float %w_sum_0, %merge_i" [conv.cpp:30]   --->   Operation 139 'fadd' 'w_sum' <Predicate = true> <Delay = 15.9> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 15.9> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast float %w_sum to i32" [conv.cpp:33]   --->   Operation 140 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln33, i32 23, i32 30)" [conv.cpp:33]   --->   Operation 141 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %bitcast_ln33 to i23" [conv.cpp:33]   --->   Operation 142 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (1.12ns)   --->   "%icmp_ln33 = icmp ne i8 %tmp, -1" [conv.cpp:33]   --->   Operation 143 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (1.48ns)   --->   "%icmp_ln33_1 = icmp eq i23 %trunc_ln33, 0" [conv.cpp:33]   --->   Operation 144 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln33 = or i1 %icmp_ln33_1, %icmp_ln33" [conv.cpp:33]   --->   Operation 145 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (15.7ns)   --->   "%tmp_5 = fcmp ogt float %w_sum, 0.000000e+00" [conv.cpp:33]   --->   Operation 146 'fcmp' 'tmp_5' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln33 = and i1 %or_ln33, %tmp_5" [conv.cpp:33]   --->   Operation 147 'and' 'and_ln33' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.61ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln33, float %w_sum, float 0.000000e+00" [conv.cpp:33]   --->   Operation 148 'select' 'w_sum_4' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %trunc_ln34, label %branch1, label %branch0" [conv.cpp:34]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.42ns)   --->   "store float %w_sum_4, float* %conv_out_0_addr, align 4" [conv.cpp:34]   --->   Operation 150 'store' <Predicate = (!trunc_ln34)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 151 'br' <Predicate = (!trunc_ln34)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.42ns)   --->   "store float %w_sum_4, float* %conv_out_1_addr, align 4" [conv.cpp:34]   --->   Operation 152 'store' <Predicate = (trunc_ln34)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [conv.cpp:34]   --->   Operation 153 'br' <Predicate = (trunc_ln34)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv.cpp:38]   --->   Operation 154 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br label %3" [conv.cpp:14]   --->   Operation 155 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000000]
br_ln8            (br               ) [ 011111111111]
r_0               (phi              ) [ 001011111111]
icmp_ln8          (icmp             ) [ 001111111111]
empty             (speclooptripcount) [ 000000000000]
r                 (add              ) [ 011111111111]
br_ln8            (br               ) [ 000000000000]
specloopname_ln9  (specloopname     ) [ 000000000000]
tmp_2             (specregionbegin  ) [ 000111111111]
trunc_ln34        (trunc            ) [ 000111111111]
br_ln11           (br               ) [ 001111111111]
ret_ln41          (ret              ) [ 000000000000]
c_0               (phi              ) [ 000101111110]
icmp_ln11         (icmp             ) [ 001111111111]
empty_4           (speclooptripcount) [ 000000000000]
c                 (add              ) [ 001111111111]
br_ln11           (br               ) [ 000000000000]
specloopname_ln12 (specloopname     ) [ 000000000000]
tmp_3             (specregionbegin  ) [ 000011111111]
zext_ln34         (zext             ) [ 000000000000]
tmp_9             (bitconcatenate   ) [ 000000000000]
sub_ln34          (sub              ) [ 000011111111]
br_ln14           (br               ) [ 001111111111]
empty_14          (specregionend    ) [ 000000000000]
br_ln8            (br               ) [ 011111111111]
f_0               (phi              ) [ 000011111110]
icmp_ln14         (icmp             ) [ 001111111111]
empty_5           (speclooptripcount) [ 000000000000]
f                 (add              ) [ 001111111111]
br_ln14           (br               ) [ 000000000000]
specloopname_ln15 (specloopname     ) [ 000000000000]
tmp_4             (specregionbegin  ) [ 000001111111]
zext_ln34_1       (zext             ) [ 000001111110]
zext_ln34_2       (zext             ) [ 000000000000]
add_ln34          (add              ) [ 000000000000]
sext_ln34         (sext             ) [ 000000000000]
conv_out_0_addr   (getelementptr    ) [ 000001111111]
conv_out_1_addr   (getelementptr    ) [ 000001111111]
br_ln18           (br               ) [ 001111111111]
empty_13          (specregionend    ) [ 000000000000]
br_ln11           (br               ) [ 001111111111]
wr_0              (phi              ) [ 000001000000]
w_sum_0           (phi              ) [ 000001111111]
icmp_ln18         (icmp             ) [ 001111111111]
empty_6           (speclooptripcount) [ 000000000000]
wr                (add              ) [ 001111111111]
br_ln18           (br               ) [ 000000000000]
specloopname_ln19 (specloopname     ) [ 000000000000]
tmp_6             (specregionbegin  ) [ 000000111110]
zext_ln26         (zext             ) [ 000000000000]
tmp_s             (bitconcatenate   ) [ 000000000000]
zext_ln26_1       (zext             ) [ 000000000000]
sub_ln26          (sub              ) [ 000000000000]
sext_ln26         (sext             ) [ 000000111110]
add_ln26          (add              ) [ 000000111110]
br_ln21           (br               ) [ 001111111111]
icmp_ln7          (icmp             ) [ 000000000000]
icmp_ln7_1        (icmp             ) [ 000000000000]
select_ln7_i      (select           ) [ 000000000000]
empty_11          (or               ) [ 000000000000]
merge_i           (select           ) [ 000000000001]
w_sum_1           (phi              ) [ 001111111111]
wc_0              (phi              ) [ 000000100000]
icmp_ln21         (icmp             ) [ 001111111111]
empty_7           (speclooptripcount) [ 000000000000]
wc                (add              ) [ 001111111111]
br_ln21           (br               ) [ 000000000000]
specloopname_ln22 (specloopname     ) [ 000000000000]
tmp_7             (specregionbegin  ) [ 000000011110]
zext_ln26_2       (zext             ) [ 000000000000]
add_ln26_2        (add              ) [ 000000000000]
tmp_10            (bitconcatenate   ) [ 000000000000]
sext_ln26_1       (sext             ) [ 000000011110]
add_ln26_1        (add              ) [ 000000000000]
tmp_11            (bitconcatenate   ) [ 000000000000]
zext_ln24         (zext             ) [ 000000011110]
br_ln24           (br               ) [ 001111111111]
empty_10          (specregionend    ) [ 000000000000]
br_ln18           (br               ) [ 001111111111]
w_sum_2           (phi              ) [ 001111111111]
ch_0              (phi              ) [ 000000010000]
icmp_ln24         (icmp             ) [ 001111111111]
empty_8           (speclooptripcount) [ 000000000000]
ch                (add              ) [ 001111111111]
br_ln24           (br               ) [ 000000000000]
zext_ln26_3       (zext             ) [ 000000000000]
zext_ln26_4       (zext             ) [ 000000000000]
add_ln26_3        (add              ) [ 000000000000]
trunc_ln26        (trunc            ) [ 000000000000]
trunc_ln26_1      (trunc            ) [ 000000000000]
p_shl2_cast       (bitconcatenate   ) [ 000000000000]
sub_ln26_1        (sub              ) [ 000000000000]
add_ln26_4        (add              ) [ 000000000000]
zext_ln26_5       (zext             ) [ 000000000000]
conv_weights_addr (getelementptr    ) [ 000000001000]
add_ln26_5        (add              ) [ 000000000000]
zext_ln26_6       (zext             ) [ 000000000000]
input_0_addr      (getelementptr    ) [ 000000001000]
input_1_addr      (getelementptr    ) [ 000000001000]
input_2_addr      (getelementptr    ) [ 000000001000]
input_3_addr      (getelementptr    ) [ 000000001000]
empty_9           (specregionend    ) [ 000000000000]
br_ln21           (br               ) [ 001111111111]
conv_weights_load (load             ) [ 000000000100]
input_0_load      (load             ) [ 000000000000]
input_1_load      (load             ) [ 000000000000]
input_2_load      (load             ) [ 000000000000]
input_3_load      (load             ) [ 000000000000]
tmp_8             (mux              ) [ 000000000100]
tmp_1             (fmul             ) [ 000000000010]
specloopname_ln25 (specloopname     ) [ 000000000000]
w_sum_3           (fadd             ) [ 001111111111]
br_ln24           (br               ) [ 001111111111]
w_sum             (fadd             ) [ 000000000000]
bitcast_ln33      (bitcast          ) [ 000000000000]
tmp               (partselect       ) [ 000000000000]
trunc_ln33        (trunc            ) [ 000000000000]
icmp_ln33         (icmp             ) [ 000000000000]
icmp_ln33_1       (icmp             ) [ 000000000000]
or_ln33           (or               ) [ 000000000000]
tmp_5             (fcmp             ) [ 000000000000]
and_ln33          (and              ) [ 000000000000]
w_sum_4           (select           ) [ 000000000000]
br_ln34           (br               ) [ 000000000000]
store_ln34        (store            ) [ 000000000000]
br_ln34           (br               ) [ 000000000000]
store_ln34        (store            ) [ 000000000000]
br_ln34           (br               ) [ 000000000000]
empty_12          (specregionend    ) [ 000000000000]
br_ln14           (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_out_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_out_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="conv_out_0_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="4" slack="0"/>
<pin id="88" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="conv_out_1_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_addr/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="conv_weights_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="input_0_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="input_2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_3_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="4" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln34_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="2"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln34_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="2"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/11 "/>
</bind>
</comp>

<comp id="173" class="1005" name="r_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="1"/>
<pin id="175" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="r_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="c_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="1"/>
<pin id="187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="f_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="f_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="wr_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="wr_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="w_sum_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="w_sum_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="32" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="w_sum_1_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="w_sum_1_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="32" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="wc_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="wc_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="2" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="255" class="1005" name="w_sum_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="w_sum_2_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="32" slack="1"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="ch_0_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="1"/>
<pin id="269" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="ch_0_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="2" slack="0"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/5 w_sum_3/9 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_5_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="r_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="2" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="trunc_ln34_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln11_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="c_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln34_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_9_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sub_ln34_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln34/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln14_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="f_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln34_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln34_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_2/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln34_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="1"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln34_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln18_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="wr_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln26_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="2" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln26_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sub_ln26_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln26_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln26_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="3"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln7_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="1"/>
<pin id="419" dir="0" index="1" bw="2" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln7_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="1"/>
<pin id="425" dir="0" index="1" bw="2" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_1/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="select_ln7_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="0"/>
<pin id="432" dir="0" index="2" bw="32" slack="0"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_i/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_11_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_11/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="merge_i_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="merge_i/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="icmp_ln21_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="wc_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln26_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln26_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="0" index="1" bw="5" slack="1"/>
<pin id="471" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_10_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="0" index="1" bw="6" slack="0"/>
<pin id="476" dir="0" index="2" bw="1" slack="0"/>
<pin id="477" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln26_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln26_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="3"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_11_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="0"/>
<pin id="493" dir="0" index="1" bw="2" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="zext_ln24_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln24_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="ch_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln26_3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="2" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln26_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/7 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln26_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="2" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="1"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln26_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln26_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="9" slack="0"/>
<pin id="534" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_shl2_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="0" index="1" bw="5" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sub_ln26_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/7 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln26_4_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="3"/>
<pin id="552" dir="0" index="1" bw="7" slack="0"/>
<pin id="553" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln26_5_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="0"/>
<pin id="557" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln26_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="3" slack="1"/>
<pin id="563" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln26_6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="0" index="2" bw="32" slack="0"/>
<pin id="577" dir="0" index="3" bw="32" slack="0"/>
<pin id="578" dir="0" index="4" bw="32" slack="0"/>
<pin id="579" dir="0" index="5" bw="2" slack="3"/>
<pin id="580" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="bitcast_ln33_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/11 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="6" slack="0"/>
<pin id="595" dir="0" index="3" bw="6" slack="0"/>
<pin id="596" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="601" class="1004" name="trunc_ln33_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/11 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln33_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln33_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="23" slack="0"/>
<pin id="613" dir="0" index="1" bw="23" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="or_ln33_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/11 "/>
</bind>
</comp>

<comp id="623" class="1004" name="and_ln33_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="w_sum_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="32" slack="0"/>
<pin id="633" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/11 "/>
</bind>
</comp>

<comp id="642" class="1005" name="r_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="647" class="1005" name="trunc_ln34_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="4"/>
<pin id="649" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln34 "/>
</bind>
</comp>

<comp id="654" class="1005" name="c_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="659" class="1005" name="sub_ln34_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="4" slack="1"/>
<pin id="661" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln34 "/>
</bind>
</comp>

<comp id="667" class="1005" name="f_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="672" class="1005" name="zext_ln34_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="3"/>
<pin id="674" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln34_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="conv_out_0_addr_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="3" slack="2"/>
<pin id="679" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_0_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="conv_out_1_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="2"/>
<pin id="684" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="conv_out_1_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="wr_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="695" class="1005" name="sext_ln26_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="1"/>
<pin id="697" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln26_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="3"/>
<pin id="702" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="705" class="1005" name="merge_i_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="merge_i "/>
</bind>
</comp>

<comp id="713" class="1005" name="wc_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="2" slack="0"/>
<pin id="715" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="718" class="1005" name="sext_ln26_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="64" slack="1"/>
<pin id="720" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="zext_ln24_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="4" slack="1"/>
<pin id="725" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="731" class="1005" name="ch_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="2" slack="0"/>
<pin id="733" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="736" class="1005" name="conv_weights_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="1"/>
<pin id="738" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="input_0_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="1"/>
<pin id="743" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="746" class="1005" name="input_1_addr_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="3" slack="1"/>
<pin id="748" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="751" class="1005" name="input_2_addr_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="3" slack="1"/>
<pin id="753" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="756" class="1005" name="input_3_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="1"/>
<pin id="758" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="conv_weights_load_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load "/>
</bind>
</comp>

<comp id="766" class="1005" name="tmp_8_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="w_sum_3_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="48" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="98" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="105" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="112" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="119" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="126" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="242"><net_src comp="220" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="265"><net_src comp="232" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="259" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="224" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="255" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="284" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="133" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="278" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="50" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="177" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="177" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="28" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="177" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="189" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="189" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="189" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="189" pin="4"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="324" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="201" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="201" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="201" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="201" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="377"><net_src comp="213" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="213" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="213" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="213" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="20" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="385" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="173" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="213" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="197" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="197" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="54" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="441"><net_src comp="423" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="417" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="429" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="451"><net_src comp="443" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="456"><net_src comp="248" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="42" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="248" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="28" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="248" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="468" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="64" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="185" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="248" pin="4"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="66" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="271" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="22" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="271" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="28" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="271" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="271" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="515" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="68" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="20" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="528" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="564"><net_src comp="519" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="572"><net_src comp="565" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="139" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="145" pin="3"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="151" pin="3"/><net_sink comp="573" pin=3"/></net>

<net id="585"><net_src comp="157" pin="3"/><net_sink comp="573" pin=4"/></net>

<net id="586"><net_src comp="573" pin="6"/><net_sink comp="284" pin=1"/></net>

<net id="590"><net_src comp="278" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="76" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="78" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="604"><net_src comp="587" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="591" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="80" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="601" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="82" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="605" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="290" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="278" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="50" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="637"><net_src comp="629" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="638"><net_src comp="629" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="645"><net_src comp="302" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="650"><net_src comp="308" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="318" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="662"><net_src comp="336" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="670"><net_src comp="348" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="675"><net_src comp="354" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="680"><net_src comp="84" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="685"><net_src comp="91" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="693"><net_src comp="379" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="698"><net_src comp="407" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="703"><net_src comp="411" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="573" pin=5"/></net>

<net id="708"><net_src comp="443" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="716"><net_src comp="458" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="721"><net_src comp="481" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="726"><net_src comp="499" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="734"><net_src comp="509" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="739"><net_src comp="98" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="744"><net_src comp="105" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="749"><net_src comp="112" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="754"><net_src comp="119" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="759"><net_src comp="126" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="764"><net_src comp="133" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="769"><net_src comp="573" pin="6"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="774"><net_src comp="284" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="779"><net_src comp="278" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="259" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0 | {11 }
	Port: conv_out_1 | {11 }
 - Input state : 
	Port: conv_1 : input_0 | {7 8 }
	Port: conv_1 : input_1 | {7 8 }
	Port: conv_1 : input_2 | {7 8 }
	Port: conv_1 : input_3 | {7 8 }
	Port: conv_1 : conv_weights | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		trunc_ln34 : 1
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln34 : 1
		tmp_9 : 1
		sub_ln34 : 2
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln34_1 : 1
		zext_ln34_2 : 1
		add_ln34 : 2
		sext_ln34 : 3
		conv_out_0_addr : 4
		conv_out_1_addr : 4
	State 5
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26 : 1
		tmp_s : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		add_ln26 : 1
		select_ln7_i : 1
		empty_11 : 1
		merge_i : 1
		w_sum : 2
	State 6
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_2 : 1
		add_ln26_2 : 2
		tmp_10 : 3
		sext_ln26_1 : 4
		add_ln26_1 : 1
		tmp_11 : 2
		zext_ln24 : 3
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln26_3 : 1
		zext_ln26_4 : 1
		add_ln26_3 : 2
		trunc_ln26 : 3
		trunc_ln26_1 : 3
		p_shl2_cast : 4
		sub_ln26_1 : 5
		add_ln26_4 : 6
		zext_ln26_5 : 7
		conv_weights_addr : 8
		add_ln26_5 : 2
		zext_ln26_6 : 3
		input_0_addr : 4
		input_1_addr : 4
		input_2_addr : 4
		input_3_addr : 4
		conv_weights_load : 9
		input_0_load : 5
		input_1_load : 5
		input_2_load : 5
		input_3_load : 5
	State 8
		tmp_8 : 1
		tmp_1 : 2
	State 9
		w_sum_3 : 1
	State 10
	State 11
		bitcast_ln33 : 1
		tmp : 2
		trunc_ln33 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		tmp_5 : 1
		and_ln33 : 4
		w_sum_4 : 4
		store_ln34 : 5
		store_ln34 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_278     |    2    |   177   |   198   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_284     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_302      |    0    |    0    |    10   |
|          |       c_fu_318      |    0    |    0    |    10   |
|          |       f_fu_348      |    0    |    0    |    10   |
|          |   add_ln34_fu_362   |    0    |    0    |    13   |
|          |      wr_fu_379      |    0    |    0    |    10   |
|          |   add_ln26_fu_411   |    0    |    0    |    10   |
|    add   |      wc_fu_458      |    0    |    0    |    10   |
|          |  add_ln26_2_fu_468  |    0    |    0    |    15   |
|          |  add_ln26_1_fu_485  |    0    |    0    |    10   |
|          |      ch_fu_509      |    0    |    0    |    10   |
|          |  add_ln26_3_fu_523  |    0    |    0    |    15   |
|          |  add_ln26_4_fu_550  |    0    |    0    |    8    |
|          |  add_ln26_5_fu_560  |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          | select_ln7_i_fu_429 |    0    |    0    |    32   |
|  select  |    merge_i_fu_443   |    0    |    0    |    32   |
|          |    w_sum_4_fu_629   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_296   |    0    |    0    |    8    |
|          |   icmp_ln11_fu_312  |    0    |    0    |    8    |
|          |   icmp_ln14_fu_342  |    0    |    0    |    8    |
|          |   icmp_ln18_fu_373  |    0    |    0    |    8    |
|   icmp   |   icmp_ln7_fu_417   |    0    |    0    |    8    |
|          |  icmp_ln7_1_fu_423  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_452  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_503  |    0    |    0    |    8    |
|          |   icmp_ln33_fu_605  |    0    |    0    |    11   |
|          |  icmp_ln33_1_fu_611 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_5_fu_290    |    0    |    0    |    66   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln34_fu_336   |    0    |    0    |    13   |
|    sub   |   sub_ln26_fu_401   |    0    |    0    |    13   |
|          |  sub_ln26_1_fu_544  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    mux   |     tmp_8_fu_573    |    0    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|    or    |   empty_11_fu_437   |    0    |    0    |    2    |
|          |    or_ln33_fu_617   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln33_fu_623   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln34_fu_308  |    0    |    0    |    0    |
|   trunc  |  trunc_ln26_fu_528  |    0    |    0    |    0    |
|          | trunc_ln26_1_fu_532 |    0    |    0    |    0    |
|          |  trunc_ln33_fu_601  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln34_fu_324  |    0    |    0    |    0    |
|          |  zext_ln34_1_fu_354 |    0    |    0    |    0    |
|          |  zext_ln34_2_fu_358 |    0    |    0    |    0    |
|          |   zext_ln26_fu_385  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_397 |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_464 |    0    |    0    |    0    |
|          |   zext_ln24_fu_499  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_515 |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_519 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_555 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_565 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_9_fu_328    |    0    |    0    |    0    |
|          |     tmp_s_fu_389    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_473    |    0    |    0    |    0    |
|          |    tmp_11_fu_491    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_536 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln34_fu_367  |    0    |    0    |    0    |
|   sext   |   sext_ln26_fu_407  |    0    |    0    |    0    |
|          |  sext_ln26_1_fu_481 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_591     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   305   |   795   |
|----------|---------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|conv_weights|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln26_reg_700    |    2   |
|       c_0_reg_185       |    2   |
|        c_reg_654        |    2   |
|       ch_0_reg_267      |    2   |
|        ch_reg_731       |    2   |
| conv_out_0_addr_reg_677 |    3   |
| conv_out_1_addr_reg_682 |    3   |
|conv_weights_addr_reg_736|    6   |
|conv_weights_load_reg_761|   32   |
|       f_0_reg_197       |    2   |
|        f_reg_667        |    2   |
|   input_0_addr_reg_741  |    3   |
|   input_1_addr_reg_746  |    3   |
|   input_2_addr_reg_751  |    3   |
|   input_3_addr_reg_756  |    3   |
|     merge_i_reg_705     |   32   |
|       r_0_reg_173       |    2   |
|        r_reg_642        |    2   |
|   sext_ln26_1_reg_718   |   64   |
|    sext_ln26_reg_695    |    6   |
|     sub_ln34_reg_659    |    4   |
|      tmp_1_reg_771      |   32   |
|      tmp_8_reg_766      |   32   |
|    trunc_ln34_reg_647   |    1   |
|     w_sum_0_reg_220     |   32   |
|     w_sum_1_reg_232     |   32   |
|     w_sum_2_reg_255     |   32   |
|     w_sum_3_reg_776     |   32   |
|       wc_0_reg_244      |    2   |
|        wc_reg_713       |    2   |
|       wr_0_reg_209      |    2   |
|        wr_reg_690       |    2   |
|    zext_ln24_reg_723    |    4   |
|   zext_ln34_1_reg_672   |    7   |
+-------------------------+--------+
|          Total          |   392  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_151 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   3  |    6   ||    9    |
|    r_0_reg_173    |  p0  |   2  |   2  |    4   ||    9    |
|    c_0_reg_185    |  p0  |   2  |   2  |    4   ||    9    |
|    f_0_reg_197    |  p0  |   2  |   2  |    4   ||    9    |
|  w_sum_0_reg_220  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_278    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_278    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_284    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_284    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   432  ||  15.492 ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   305  |   795  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   129  |
|  Register |    -   |    -   |    -   |   392  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   15   |   697  |   924  |
+-----------+--------+--------+--------+--------+--------+
