#Pin LOC constraints for the status signals init_calib_complete and data_compare_error

#LOC constraints provided if the pins are selected for status signals










#set_property IOSTANDARD LVDS [ get_ports "sysref_in_diff_p" ]



set_property PACKAGE_PIN AG15 [get_ports C0_SYS_CLK_0_clk_p]
set_property PACKAGE_PIN AH15 [get_ports C0_SYS_CLK_0_clk_n]
set_property PACKAGE_PIN AC13 [get_ports {C0_DDR4_0_adr[9]}]
set_property PACKAGE_PIN AC15 [get_ports {C0_DDR4_0_adr[16]}]
set_property PACKAGE_PIN AC16 [get_ports {C0_DDR4_0_adr[15]}]
set_property PACKAGE_PIN AC17 [get_ports {C0_DDR4_0_ba[0]}]
set_property PACKAGE_PIN AD13 [get_ports {C0_DDR4_0_adr[10]}]
set_property PACKAGE_PIN AD15 [get_ports {C0_DDR4_0_adr[13]}]
set_property PACKAGE_PIN AD16 [get_ports {C0_DDR4_0_ba[1]}]
set_property PACKAGE_PIN AD17 [get_ports {C0_DDR4_0_cke[0]}]
set_property PACKAGE_PIN AD18 [get_ports {C0_DDR4_0_bg[0]}]
set_property PACKAGE_PIN AE13 [get_ports {C0_DDR4_0_adr[12]}]
set_property PACKAGE_PIN AE14 [get_ports {C0_DDR4_0_adr[11]}]
set_property PACKAGE_PIN AE15 [get_ports {C0_DDR4_0_adr[14]}]
set_property PACKAGE_PIN AE16 [get_ports {C0_DDR4_0_adr[4]}]
set_property PACKAGE_PIN AE18 [get_ports {C0_DDR4_0_cs_n[0]}]
set_property PACKAGE_PIN AF13 [get_ports {C0_DDR4_0_adr[3]}]
set_property PACKAGE_PIN AF14 [get_ports {C0_DDR4_0_adr[2]}]
set_property PACKAGE_PIN AF16 [get_ports {C0_DDR4_0_adr[5]}]
set_property PACKAGE_PIN AF17 [get_ports {C0_DDR4_0_adr[7]}]
set_property PACKAGE_PIN AF18 [get_ports {C0_DDR4_0_adr[6]}]
set_property PACKAGE_PIN AG16 [get_ports {C0_DDR4_0_adr[8]}]
set_property PACKAGE_PIN AG17 [get_ports {C0_DDR4_0_adr[0]}]
set_property PACKAGE_PIN AH13 [get_ports {C0_DDR4_0_dm_n[1]}]
set_property PACKAGE_PIN AG14 [get_ports {C0_DDR4_0_ck_t[0]}]
set_property PACKAGE_PIN AH14 [get_ports {C0_DDR4_0_ck_c[0]}]
set_property PACKAGE_PIN AH17 [get_ports {C0_DDR4_0_adr[1]}]
set_property PACKAGE_PIN AJ13 [get_ports C0_DDR4_0_act_n]
set_property PACKAGE_PIN AJ15 [get_ports {C0_DDR4_0_dq[13]}]
set_property PACKAGE_PIN AJ16 [get_ports {C0_DDR4_0_dq[12]}]
set_property PACKAGE_PIN AJ17 [get_ports {C0_DDR4_0_dq[14]}]
set_property PACKAGE_PIN AH18 [get_ports {C0_DDR4_0_dqs_t[1]}]
set_property PACKAGE_PIN AJ18 [get_ports {C0_DDR4_0_dqs_c[1]}]
set_property PACKAGE_PIN AK14 [get_ports {C0_DDR4_0_dq[9]}]
set_property PACKAGE_PIN AK15 [get_ports {C0_DDR4_0_dq[8]}]
set_property PACKAGE_PIN AK16 [get_ports {C0_DDR4_0_dq[15]}]
set_property PACKAGE_PIN AK18 [get_ports {C0_DDR4_0_dq[10]}]
set_property PACKAGE_PIN AL16 [get_ports C0_DDR4_0_reset_n]
set_property PACKAGE_PIN AL18 [get_ports {C0_DDR4_0_dq[11]}]
set_property PACKAGE_PIN AM10 [get_ports {C0_DDR4_0_dq[30]}]
set_property PACKAGE_PIN AM14 [get_ports {C0_DDR4_0_dm_n[0]}]
set_property PACKAGE_PIN AM15 [get_ports {C0_DDR4_0_dq[0]}]
set_property PACKAGE_PIN AL17 [get_ports {C0_DDR4_0_dqs_t[0]}]
set_property PACKAGE_PIN AM16 [get_ports {C0_DDR4_0_dqs_c[0]}]
set_property PACKAGE_PIN AM17 [get_ports {C0_DDR4_0_dq[4]}]
set_property PACKAGE_PIN AM5 [get_ports {C0_DDR4_0_dq[19]}]
set_property PACKAGE_PIN AM6 [get_ports {C0_DDR4_0_dq[18]}]
set_property PACKAGE_PIN AM8 [get_ports {C0_DDR4_0_dqs_t[3]}]
set_property PACKAGE_PIN AM7 [get_ports {C0_DDR4_0_dqs_c[3]}]
set_property PACKAGE_PIN AN1 [get_ports {C0_DDR4_0_dq[23]}]
set_property PACKAGE_PIN AN10 [get_ports {C0_DDR4_0_dq[31]}]
set_property PACKAGE_PIN AN12 [get_ports {C0_DDR4_0_dq[25]}]
set_property PACKAGE_PIN AN13 [get_ports {C0_DDR4_0_dq[24]}]
set_property PACKAGE_PIN AN14 [get_ports {C0_DDR4_0_odt[0]}]
set_property PACKAGE_PIN AN15 [get_ports {C0_DDR4_0_dq[1]}]
set_property PACKAGE_PIN AN17 [get_ports {C0_DDR4_0_dq[5]}]
set_property PACKAGE_PIN AN18 [get_ports {C0_DDR4_0_dq[6]}]
set_property PACKAGE_PIN AN2 [get_ports {C0_DDR4_0_dq[22]}]
set_property PACKAGE_PIN AN5 [get_ports {C0_DDR4_0_dqs_t[2]}]
set_property PACKAGE_PIN AN4 [get_ports {C0_DDR4_0_dqs_c[2]}]
set_property PACKAGE_PIN AN7 [get_ports {C0_DDR4_0_dq[27]}]
set_property PACKAGE_PIN AN8 [get_ports {C0_DDR4_0_dq[26]}]
set_property PACKAGE_PIN AP10 [get_ports {C0_DDR4_0_dq[29]}]
set_property PACKAGE_PIN AP11 [get_ports {C0_DDR4_0_dq[28]}]
set_property PACKAGE_PIN AP13 [get_ports {C0_DDR4_0_dm_n[3]}]
set_property PACKAGE_PIN AP15 [get_ports {C0_DDR4_0_dq[3]}]
set_property PACKAGE_PIN AP16 [get_ports {C0_DDR4_0_dq[2]}]
set_property PACKAGE_PIN AP17 [get_ports {C0_DDR4_0_dq[7]}]
set_property PACKAGE_PIN AP2 [get_ports {C0_DDR4_0_dq[21]}]
set_property PACKAGE_PIN AP3 [get_ports {C0_DDR4_0_dq[20]}]
set_property PACKAGE_PIN AP5 [get_ports {C0_DDR4_0_dq[17]}]
set_property PACKAGE_PIN AP6 [get_ports {C0_DDR4_0_dq[16]}]
set_property PACKAGE_PIN AP8 [get_ports {C0_DDR4_0_dm_n[2]}]

set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_0_clk_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_0_clk_n]

####################################################################################
# Constraints from file : 'design_1_usp_rf_data_converter_0_0.xdc'
####################################################################################

#set_property PACKAGE_PIN AD4 [get_ports adc0_clk_clk_n]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets clk]

#create_clock -period 1.953125 -name adc_clk [get_pins nolabel_line299/design_1_i/adc0_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0]
#create_clock -period 2.604166 -name dac_clk [get_pins nolabel_line299/design_1_i/dac0_clk_wiz/inst/mmcme4_adv_inst/CLKOUT0]

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
