
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ea  00800200  000012a0  00001334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000012a0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000013  008002ea  008002ea  0000141e  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000141e  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001f0  00000000  00000000  0000147a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000016cc  00000000  00000000  0000166a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000bdb  00000000  00000000  00002d36  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000118a  00000000  00000000  00003911  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004f8  00000000  00000000  00004a9c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000052f  00000000  00000000  00004f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d65  00000000  00000000  000054c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001a0  00000000  00000000  00006228  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	6a c2       	rjmp	.+1236   	; 0x572 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d4 02       	muls	r29, r20
      e6:	26 03       	mulsu	r18, r22
      e8:	26 03       	mulsu	r18, r22
      ea:	26 03       	mulsu	r18, r22
      ec:	26 03       	mulsu	r18, r22
      ee:	26 03       	mulsu	r18, r22
      f0:	26 03       	mulsu	r18, r22
      f2:	26 03       	mulsu	r18, r22
      f4:	d4 02       	muls	r29, r20
      f6:	26 03       	mulsu	r18, r22
      f8:	26 03       	mulsu	r18, r22
      fa:	26 03       	mulsu	r18, r22
      fc:	26 03       	mulsu	r18, r22
      fe:	26 03       	mulsu	r18, r22
     100:	26 03       	mulsu	r18, r22
     102:	26 03       	mulsu	r18, r22
     104:	d6 02       	muls	r29, r22
     106:	26 03       	mulsu	r18, r22
     108:	26 03       	mulsu	r18, r22
     10a:	26 03       	mulsu	r18, r22
     10c:	26 03       	mulsu	r18, r22
     10e:	26 03       	mulsu	r18, r22
     110:	26 03       	mulsu	r18, r22
     112:	26 03       	mulsu	r18, r22
     114:	26 03       	mulsu	r18, r22
     116:	26 03       	mulsu	r18, r22
     118:	26 03       	mulsu	r18, r22
     11a:	26 03       	mulsu	r18, r22
     11c:	26 03       	mulsu	r18, r22
     11e:	26 03       	mulsu	r18, r22
     120:	26 03       	mulsu	r18, r22
     122:	26 03       	mulsu	r18, r22
     124:	d6 02       	muls	r29, r22
     126:	26 03       	mulsu	r18, r22
     128:	26 03       	mulsu	r18, r22
     12a:	26 03       	mulsu	r18, r22
     12c:	26 03       	mulsu	r18, r22
     12e:	26 03       	mulsu	r18, r22
     130:	26 03       	mulsu	r18, r22
     132:	26 03       	mulsu	r18, r22
     134:	26 03       	mulsu	r18, r22
     136:	26 03       	mulsu	r18, r22
     138:	26 03       	mulsu	r18, r22
     13a:	26 03       	mulsu	r18, r22
     13c:	26 03       	mulsu	r18, r22
     13e:	26 03       	mulsu	r18, r22
     140:	26 03       	mulsu	r18, r22
     142:	26 03       	mulsu	r18, r22
     144:	22 03       	mulsu	r18, r18
     146:	26 03       	mulsu	r18, r22
     148:	26 03       	mulsu	r18, r22
     14a:	26 03       	mulsu	r18, r22
     14c:	26 03       	mulsu	r18, r22
     14e:	26 03       	mulsu	r18, r22
     150:	26 03       	mulsu	r18, r22
     152:	26 03       	mulsu	r18, r22
     154:	ff 02       	muls	r31, r31
     156:	26 03       	mulsu	r18, r22
     158:	26 03       	mulsu	r18, r22
     15a:	26 03       	mulsu	r18, r22
     15c:	26 03       	mulsu	r18, r22
     15e:	26 03       	mulsu	r18, r22
     160:	26 03       	mulsu	r18, r22
     162:	26 03       	mulsu	r18, r22
     164:	26 03       	mulsu	r18, r22
     166:	26 03       	mulsu	r18, r22
     168:	26 03       	mulsu	r18, r22
     16a:	26 03       	mulsu	r18, r22
     16c:	26 03       	mulsu	r18, r22
     16e:	26 03       	mulsu	r18, r22
     170:	26 03       	mulsu	r18, r22
     172:	26 03       	mulsu	r18, r22
     174:	f3 02       	muls	r31, r19
     176:	26 03       	mulsu	r18, r22
     178:	26 03       	mulsu	r18, r22
     17a:	26 03       	mulsu	r18, r22
     17c:	26 03       	mulsu	r18, r22
     17e:	26 03       	mulsu	r18, r22
     180:	26 03       	mulsu	r18, r22
     182:	26 03       	mulsu	r18, r22
     184:	11 03       	mulsu	r17, r17

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ea       	ldi	r30, 0xA0	; 160
     19e:	f2 e1       	ldi	r31, 0x12	; 18
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 3e       	cpi	r26, 0xEA	; 234
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	aa ee       	ldi	r26, 0xEA	; 234
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 3f       	cpi	r26, 0xFD	; 253
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	8d d1       	rcall	.+794    	; 0x4dc <main>
     1c2:	0c 94 4e 09 	jmp	0x129c	; 0x129c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_init>:
#include "define2.h"
#include "ADC_driver.h"

void ADC_init(void)
{
	ADMUX = (1 << REFS0);
     1c8:	80 e4       	ldi	r24, 0x40	; 64
     1ca:	80 93 7c 00 	sts	0x007C, r24
	ADCSRB = (1 << MUX5);
     1ce:	88 e0       	ldi	r24, 0x08	; 8
     1d0:	80 93 7b 00 	sts	0x007B, r24
	
	ADCSRA = (1 << ADEN);
     1d4:	80 e8       	ldi	r24, 0x80	; 128
     1d6:	80 93 7a 00 	sts	0x007A, r24
     1da:	08 95       	ret

000001dc <CAN_init>:
	for(int i = 0; i < can_tx.length; i++)
	{
		MCP_write(MCP_TXB0D0 + i, can_tx.data[i]);
	}
	MCP_rts(MCP_RTS_TX0);
}
     1dc:	cf 93       	push	r28
     1de:	df 93       	push	r29
     1e0:	9f d0       	rcall	.+318    	; 0x320 <MCP_init>
     1e2:	60 e8       	ldi	r22, 0x80	; 128
     1e4:	8f e0       	ldi	r24, 0x0F	; 15
     1e6:	b0 d0       	rcall	.+352    	; 0x348 <MCP_write>
     1e8:	8e e0       	ldi	r24, 0x0E	; 14
     1ea:	a3 d0       	rcall	.+326    	; 0x332 <MCP_read>
     1ec:	1f 92       	push	r1
     1ee:	8f 93       	push	r24
     1f0:	c7 e0       	ldi	r28, 0x07	; 7
     1f2:	d2 e0       	ldi	r29, 0x02	; 2
     1f4:	df 93       	push	r29
     1f6:	cf 93       	push	r28
     1f8:	5e d5       	rcall	.+2748   	; 0xcb6 <printf>
     1fa:	60 e0       	ldi	r22, 0x00	; 0
     1fc:	8b e2       	ldi	r24, 0x2B	; 43
     1fe:	a4 d0       	rcall	.+328    	; 0x348 <MCP_write>
     200:	60 e0       	ldi	r22, 0x00	; 0
     202:	8c e2       	ldi	r24, 0x2C	; 44
     204:	a1 d0       	rcall	.+322    	; 0x348 <MCP_write>
     206:	60 e0       	ldi	r22, 0x00	; 0
     208:	8d e2       	ldi	r24, 0x2D	; 45
     20a:	9e d0       	rcall	.+316    	; 0x348 <MCP_write>
     20c:	60 e0       	ldi	r22, 0x00	; 0
     20e:	8c e0       	ldi	r24, 0x0C	; 12
     210:	9b d0       	rcall	.+310    	; 0x348 <MCP_write>
     212:	60 e0       	ldi	r22, 0x00	; 0
     214:	8d e0       	ldi	r24, 0x0D	; 13
     216:	98 d0       	rcall	.+304    	; 0x348 <MCP_write>
     218:	60 e6       	ldi	r22, 0x60	; 96
     21a:	80 e6       	ldi	r24, 0x60	; 96
     21c:	95 d0       	rcall	.+298    	; 0x348 <MCP_write>
     21e:	60 e6       	ldi	r22, 0x60	; 96
     220:	80 e7       	ldi	r24, 0x70	; 112
     222:	92 d0       	rcall	.+292    	; 0x348 <MCP_write>
     224:	60 e0       	ldi	r22, 0x00	; 0
     226:	8f e0       	ldi	r24, 0x0F	; 15
     228:	8f d0       	rcall	.+286    	; 0x348 <MCP_write>
     22a:	8e e0       	ldi	r24, 0x0E	; 14
     22c:	82 d0       	rcall	.+260    	; 0x332 <MCP_read>
     22e:	1f 92       	push	r1
     230:	8f 93       	push	r24
     232:	df 93       	push	r29
     234:	cf 93       	push	r28
     236:	3f d5       	rcall	.+2686   	; 0xcb6 <printf>
     238:	8d b7       	in	r24, 0x3d	; 61
     23a:	9e b7       	in	r25, 0x3e	; 62
     23c:	08 96       	adiw	r24, 0x08	; 8
     23e:	0f b6       	in	r0, 0x3f	; 63
     240:	f8 94       	cli
     242:	9e bf       	out	0x3e, r25	; 62
     244:	0f be       	out	0x3f, r0	; 63
     246:	8d bf       	out	0x3d, r24	; 61
     248:	df 91       	pop	r29
     24a:	cf 91       	pop	r28
     24c:	08 95       	ret

0000024e <CAN_data_receive>:

void CAN_data_receive(msg *message, int reg)
{
     24e:	ef 92       	push	r14
     250:	ff 92       	push	r15
     252:	0f 93       	push	r16
     254:	1f 93       	push	r17
     256:	cf 93       	push	r28
     258:	df 93       	push	r29
     25a:	8c 01       	movw	r16, r24
	//msg message
	if (reg == 1)
     25c:	61 30       	cpi	r22, 0x01	; 1
     25e:	71 05       	cpc	r23, r1
     260:	49 f5       	brne	.+82     	; 0x2b4 <CAN_data_receive+0x66>
	{
		message->id = (MCP_read(MCP_RXB1SIDH));
     262:	81 e7       	ldi	r24, 0x71	; 113
     264:	66 d0       	rcall	.+204    	; 0x332 <MCP_read>
     266:	90 e0       	ldi	r25, 0x00	; 0
     268:	f8 01       	movw	r30, r16
     26a:	91 83       	std	Z+1, r25	; 0x01
     26c:	80 83       	st	Z, r24

		//message.id = MCP_read(MCP_RXB0SIDL);

		message->length = MCP_read(MCP_RXB1DLC);
     26e:	85 e7       	ldi	r24, 0x75	; 117
     270:	60 d0       	rcall	.+192    	; 0x332 <MCP_read>
     272:	f8 01       	movw	r30, r16
     274:	82 83       	std	Z+2, r24	; 0x02
		
		if (message->length > 8){
     276:	89 30       	cpi	r24, 0x09	; 9
     278:	48 f0       	brcs	.+18     	; 0x28c <CAN_data_receive+0x3e>
			message->length = 8;
     27a:	88 e0       	ldi	r24, 0x08	; 8
     27c:	82 83       	std	Z+2, r24	; 0x02
     27e:	78 01       	movw	r14, r16
     280:	f3 e0       	ldi	r31, 0x03	; 3
     282:	ef 0e       	add	r14, r31
     284:	f1 1c       	adc	r15, r1
	}
	MCP_rts(MCP_RTS_TX0);
}

void CAN_data_receive(msg *message, int reg)
{
     286:	c0 e0       	ldi	r28, 0x00	; 0
     288:	d0 e0       	ldi	r29, 0x00	; 0
     28a:	03 c0       	rjmp	.+6      	; 0x292 <CAN_data_receive+0x44>
		
		if (message->length > 8){
			message->length = 8;
		}
		
		for(int i = 0; i < message->length; i++)
     28c:	81 11       	cpse	r24, r1
     28e:	f7 cf       	rjmp	.-18     	; 0x27e <CAN_data_receive+0x30>
     290:	0d c0       	rjmp	.+26     	; 0x2ac <CAN_data_receive+0x5e>
		{
			message->data[i] = MCP_read(MCP_RXB1DM + i);
     292:	8c 2f       	mov	r24, r28
     294:	8a 58       	subi	r24, 0x8A	; 138
     296:	4d d0       	rcall	.+154    	; 0x332 <MCP_read>
     298:	f7 01       	movw	r30, r14
     29a:	81 93       	st	Z+, r24
     29c:	7f 01       	movw	r14, r30
		
		if (message->length > 8){
			message->length = 8;
		}
		
		for(int i = 0; i < message->length; i++)
     29e:	21 96       	adiw	r28, 0x01	; 1
     2a0:	f8 01       	movw	r30, r16
     2a2:	82 81       	ldd	r24, Z+2	; 0x02
     2a4:	90 e0       	ldi	r25, 0x00	; 0
     2a6:	c8 17       	cp	r28, r24
     2a8:	d9 07       	cpc	r29, r25
     2aa:	9c f3       	brlt	.-26     	; 0x292 <CAN_data_receive+0x44>
		{
			message->data[i] = MCP_read(MCP_RXB1DM + i);
		}
		
		MCP_write(MCP_CANINTF,0x0);
     2ac:	60 e0       	ldi	r22, 0x00	; 0
     2ae:	8c e2       	ldi	r24, 0x2C	; 44
     2b0:	4b d0       	rcall	.+150    	; 0x348 <MCP_write>
     2b2:	28 c0       	rjmp	.+80     	; 0x304 <CAN_data_receive+0xb6>
	} else {
		message->id = (MCP_read(MCP_RXB0SIDH));
     2b4:	81 e6       	ldi	r24, 0x61	; 97
     2b6:	3d d0       	rcall	.+122    	; 0x332 <MCP_read>
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	f8 01       	movw	r30, r16
     2bc:	91 83       	std	Z+1, r25	; 0x01
     2be:	80 83       	st	Z, r24

		//message.id = MCP_read(MCP_RXB0SIDL);

		message->length = MCP_read(MCP_RXB0DLC);
     2c0:	85 e6       	ldi	r24, 0x65	; 101
     2c2:	37 d0       	rcall	.+110    	; 0x332 <MCP_read>
     2c4:	f8 01       	movw	r30, r16
     2c6:	82 83       	std	Z+2, r24	; 0x02
		
		if (message->length > 8){
     2c8:	89 30       	cpi	r24, 0x09	; 9
     2ca:	48 f0       	brcs	.+18     	; 0x2de <CAN_data_receive+0x90>
			message->length = 8;
     2cc:	88 e0       	ldi	r24, 0x08	; 8
     2ce:	82 83       	std	Z+2, r24	; 0x02
     2d0:	78 01       	movw	r14, r16
     2d2:	f3 e0       	ldi	r31, 0x03	; 3
     2d4:	ef 0e       	add	r14, r31
     2d6:	f1 1c       	adc	r15, r1
	}
	MCP_rts(MCP_RTS_TX0);
}

void CAN_data_receive(msg *message, int reg)
{
     2d8:	c0 e0       	ldi	r28, 0x00	; 0
     2da:	d0 e0       	ldi	r29, 0x00	; 0
     2dc:	03 c0       	rjmp	.+6      	; 0x2e4 <CAN_data_receive+0x96>
		
		if (message->length > 8){
			message->length = 8;
		}
		
		for(int i = 0; i < message->length; i++)
     2de:	81 11       	cpse	r24, r1
     2e0:	f7 cf       	rjmp	.-18     	; 0x2d0 <CAN_data_receive+0x82>
     2e2:	0d c0       	rjmp	.+26     	; 0x2fe <CAN_data_receive+0xb0>
		{
			message->data[i] = MCP_read(MCP_RXB0DM + i);
     2e4:	8c 2f       	mov	r24, r28
     2e6:	8a 59       	subi	r24, 0x9A	; 154
     2e8:	24 d0       	rcall	.+72     	; 0x332 <MCP_read>
     2ea:	f7 01       	movw	r30, r14
     2ec:	81 93       	st	Z+, r24
     2ee:	7f 01       	movw	r14, r30
		
		if (message->length > 8){
			message->length = 8;
		}
		
		for(int i = 0; i < message->length; i++)
     2f0:	21 96       	adiw	r28, 0x01	; 1
     2f2:	f8 01       	movw	r30, r16
     2f4:	82 81       	ldd	r24, Z+2	; 0x02
     2f6:	90 e0       	ldi	r25, 0x00	; 0
     2f8:	c8 17       	cp	r28, r24
     2fa:	d9 07       	cpc	r29, r25
     2fc:	9c f3       	brlt	.-26     	; 0x2e4 <CAN_data_receive+0x96>
		{
			message->data[i] = MCP_read(MCP_RXB0DM + i);
		}
		
		MCP_write(MCP_CANINTF,0x0);
     2fe:	60 e0       	ldi	r22, 0x00	; 0
     300:	8c e2       	ldi	r24, 0x2C	; 44
     302:	22 d0       	rcall	.+68     	; 0x348 <MCP_write>
	}
	//return message;
}
     304:	df 91       	pop	r29
     306:	cf 91       	pop	r28
     308:	1f 91       	pop	r17
     30a:	0f 91       	pop	r16
     30c:	ff 90       	pop	r15
     30e:	ef 90       	pop	r14
     310:	08 95       	ret

00000312 <MCP_reset>:
	return 0;
}

int MCP_reset(void)
{
	PORTB &= ~(1 << SS);
     312:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_MasterTransmit(MCP_RESET);
     314:	80 ec       	ldi	r24, 0xC0	; 192
     316:	f4 d0       	rcall	.+488    	; 0x500 <SPI_MasterTransmit>
	
	PORTB |= (1 << SS);
     318:	2f 9a       	sbi	0x05, 7	; 5
	
	return 0;
}
     31a:	80 e0       	ldi	r24, 0x00	; 0
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	08 95       	ret

00000320 <MCP_init>:
#include "SPI2.h"
#include "MCP2515.h"

int MCP_init(void)
{
	SPI_MasterInit();
     320:	e6 d0       	rcall	.+460    	; 0x4ee <SPI_MasterInit>
	MCP_reset();
     322:	f7 df       	rcall	.-18     	; 0x312 <MCP_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     324:	85 e3       	ldi	r24, 0x35	; 53
     326:	8a 95       	dec	r24
     328:	f1 f7       	brne	.-4      	; 0x326 <MCP_init+0x6>
     32a:	00 00       	nop
	_delay_us(10);
	return 0;
}
     32c:	80 e0       	ldi	r24, 0x00	; 0
     32e:	90 e0       	ldi	r25, 0x00	; 0
     330:	08 95       	ret

00000332 <MCP_read>:
	
	return 0;
}

char MCP_read(char address)
{
     332:	cf 93       	push	r28
     334:	c8 2f       	mov	r28, r24
	PORTB &= ~(1 << SS); 
     336:	2f 98       	cbi	0x05, 7	; 5
		
	SPI_MasterTransmit(MCP_READ);
     338:	83 e0       	ldi	r24, 0x03	; 3
     33a:	e2 d0       	rcall	.+452    	; 0x500 <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
     33c:	8c 2f       	mov	r24, r28
     33e:	e0 d0       	rcall	.+448    	; 0x500 <SPI_MasterTransmit>
	
	char data = SPI_SlaveReceive();
     340:	e4 d0       	rcall	.+456    	; 0x50a <SPI_SlaveReceive>
	
	PORTB |= (1 << SS);
     342:	2f 9a       	sbi	0x05, 7	; 5
	
	return data;

}
     344:	cf 91       	pop	r28
     346:	08 95       	ret

00000348 <MCP_write>:

void MCP_write(char address, char data)
{
     348:	cf 93       	push	r28
     34a:	df 93       	push	r29
     34c:	d8 2f       	mov	r29, r24
     34e:	c6 2f       	mov	r28, r22
	PORTB &= ~(1 << SS); 
     350:	2f 98       	cbi	0x05, 7	; 5
	
	SPI_MasterTransmit(MCP_WRITE);
     352:	82 e0       	ldi	r24, 0x02	; 2
     354:	d5 d0       	rcall	.+426    	; 0x500 <SPI_MasterTransmit>
	SPI_MasterTransmit(address);
     356:	8d 2f       	mov	r24, r29
     358:	d3 d0       	rcall	.+422    	; 0x500 <SPI_MasterTransmit>
	SPI_MasterTransmit(data);
     35a:	8c 2f       	mov	r24, r28
     35c:	d1 d0       	rcall	.+418    	; 0x500 <SPI_MasterTransmit>
	
	PORTB |= (1 << SS);
     35e:	2f 9a       	sbi	0x05, 7	; 5
}
     360:	df 91       	pop	r29
     362:	cf 91       	pop	r28
     364:	08 95       	ret

00000366 <motor_init>:
#include "motor.h"
#include "TWI_master.h"

void motor_init()
{
	MOTOR_DDR |= (1 << MOTOR_PIN_DIR) | (1 << MOTOR_PIN_OE) | (1 << MOTOR_PIN_EN) | (1 << MOTOR_PIN_SEL) | (1 << MOTOR_PIN_DIR);
     366:	e1 e0       	ldi	r30, 0x01	; 1
     368:	f1 e0       	ldi	r31, 0x01	; 1
     36a:	80 81       	ld	r24, Z
     36c:	8a 63       	ori	r24, 0x3A	; 58
     36e:	80 83       	st	Z, r24
	
	// Enable encoder pins as input
	ENCODER_DDR = 0;
     370:	10 92 07 01 	sts	0x0107, r1

	// Reset motor
	MOTOR_PORT &= ~(MOTOR_PIN_RST);
     374:	e2 e0       	ldi	r30, 0x02	; 2
     376:	f1 e0       	ldi	r31, 0x01	; 1
     378:	80 81       	ld	r24, Z
     37a:	89 7f       	andi	r24, 0xF9	; 249
     37c:	80 83       	st	Z, r24
     37e:	8a e6       	ldi	r24, 0x6A	; 106
     380:	8a 95       	dec	r24
     382:	f1 f7       	brne	.-4      	; 0x380 <motor_init+0x1a>
     384:	00 c0       	rjmp	.+0      	; 0x386 <motor_init+0x20>
	
	_delay_us(20);
	
	MOTOR_PORT |= (1 << MOTOR_PIN_RST);
     386:	80 81       	ld	r24, Z
     388:	80 64       	ori	r24, 0x40	; 64
     38a:	80 83       	st	Z, r24

	// Enable I2C
	TWI_Master_Initialise();
     38c:	c2 d0       	rcall	.+388    	; 0x512 <TWI_Master_Initialise>
	sei(); // enable interrupts
     38e:	78 94       	sei
     390:	08 95       	ret

00000392 <motor_read_encoder>:
}

int16_t motor_read_encoder()
{
	MOTOR_PORT &= ~((1 << MOTOR_PIN_OE) | (1 << MOTOR_PIN_SEL));
     392:	e2 e0       	ldi	r30, 0x02	; 2
     394:	f1 e0       	ldi	r31, 0x01	; 1
     396:	80 81       	ld	r24, Z
     398:	87 7d       	andi	r24, 0xD7	; 215
     39a:	80 83       	st	Z, r24
     39c:	8a e6       	ldi	r24, 0x6A	; 106
     39e:	8a 95       	dec	r24
     3a0:	f1 f7       	brne	.-4      	; 0x39e <motor_read_encoder+0xc>
     3a2:	00 c0       	rjmp	.+0      	; 0x3a4 <motor_read_encoder+0x12>
	_delay_us(20);
	
	uint8_t high_byte = ENCODER_INPUT;
     3a4:	20 91 06 01 	lds	r18, 0x0106
	
	MOTOR_PORT |= (1 << MOTOR_PIN_SEL);
     3a8:	80 81       	ld	r24, Z
     3aa:	88 60       	ori	r24, 0x08	; 8
     3ac:	80 83       	st	Z, r24
     3ae:	8a e6       	ldi	r24, 0x6A	; 106
     3b0:	8a 95       	dec	r24
     3b2:	f1 f7       	brne	.-4      	; 0x3b0 <motor_read_encoder+0x1e>
     3b4:	00 c0       	rjmp	.+0      	; 0x3b6 <motor_read_encoder+0x24>
	_delay_us(20);
	
	uint8_t low_byte = ENCODER_INPUT;
     3b6:	80 91 06 01 	lds	r24, 0x0106
	//clear_bit(MOTOR_PORT, MOTOR_PIN_RST);
	//_delay_us(20);
	//set_bit(MOTOR_PORT, MOTOR_PIN_RST);
	MOTOR_PORT |= (1 << MOTOR_PIN_OE);
     3ba:	90 81       	ld	r25, Z
     3bc:	90 62       	ori	r25, 0x20	; 32
     3be:	90 83       	st	Z, r25

	return ((int16_t)high_byte)<<8 | (low_byte);
     3c0:	90 e0       	ldi	r25, 0x00	; 0
}
     3c2:	92 2b       	or	r25, r18
     3c4:	08 95       	ret

000003c6 <motor_velocity>:

void motor_velocity(int16_t velocity)
{
     3c6:	cf 93       	push	r28
     3c8:	df 93       	push	r29
     3ca:	00 d0       	rcall	.+0      	; 0x3cc <motor_velocity+0x6>
     3cc:	cd b7       	in	r28, 0x3d	; 61
     3ce:	de b7       	in	r29, 0x3e	; 62
	MOTOR_PORT |= (1 << MOTOR_PIN_EN);
     3d0:	e2 e0       	ldi	r30, 0x02	; 2
     3d2:	f1 e0       	ldi	r31, 0x01	; 1
     3d4:	20 81       	ld	r18, Z
     3d6:	20 61       	ori	r18, 0x10	; 16
     3d8:	20 83       	st	Z, r18
	
	uint8_t speed;
	if (velocity < 0)
     3da:	99 23       	and	r25, r25
     3dc:	2c f4       	brge	.+10     	; 0x3e8 <motor_velocity+0x22>
	{
		MOTOR_PORT |= (1 << MOTOR_PIN_DIR);
     3de:	20 81       	ld	r18, Z
     3e0:	22 60       	ori	r18, 0x02	; 2
     3e2:	20 83       	st	Z, r18
		speed = (-velocity) & 0xff;
     3e4:	38 2f       	mov	r19, r24
     3e6:	31 95       	neg	r19
	}
	if (velocity > 0)
     3e8:	18 16       	cp	r1, r24
     3ea:	19 06       	cpc	r1, r25
     3ec:	34 f4       	brge	.+12     	; 0x3fa <motor_velocity+0x34>
	{
		MOTOR_PORT &= ~(1 << MOTOR_PIN_DIR);
     3ee:	e2 e0       	ldi	r30, 0x02	; 2
     3f0:	f1 e0       	ldi	r31, 0x01	; 1
     3f2:	90 81       	ld	r25, Z
     3f4:	9d 7f       	andi	r25, 0xFD	; 253
     3f6:	90 83       	st	Z, r25
		speed = (velocity) & 0xff;
     3f8:	38 2f       	mov	r19, r24
	}

	// This assumes the analog out channel used is OUT0
	uint8_t command = 0b00000000;
	uint8_t msg[] = { MAX520_ADDRESS << 1, command, speed };
     3fa:	80 e5       	ldi	r24, 0x50	; 80
     3fc:	89 83       	std	Y+1, r24	; 0x01
     3fe:	1a 82       	std	Y+2, r1	; 0x02
     400:	3b 83       	std	Y+3, r19	; 0x03
	TWI_Start_Transceiver_With_Data(msg, sizeof(msg));
     402:	63 e0       	ldi	r22, 0x03	; 3
     404:	ce 01       	movw	r24, r28
     406:	01 96       	adiw	r24, 0x01	; 1
     408:	92 d0       	rcall	.+292    	; 0x52e <TWI_Start_Transceiver_With_Data>
	while (TWI_Transceiver_Busy()) {
     40a:	03 c0       	rjmp	.+6      	; 0x412 <motor_velocity+0x4c>
		printf("buizzzy...\n");
     40c:	88 e2       	ldi	r24, 0x28	; 40
     40e:	92 e0       	ldi	r25, 0x02	; 2
     410:	63 d4       	rcall	.+2246   	; 0xcd8 <puts>

	// This assumes the analog out channel used is OUT0
	uint8_t command = 0b00000000;
	uint8_t msg[] = { MAX520_ADDRESS << 1, command, speed };
	TWI_Start_Transceiver_With_Data(msg, sizeof(msg));
	while (TWI_Transceiver_Busy()) {
     412:	89 d0       	rcall	.+274    	; 0x526 <TWI_Transceiver_Busy>
     414:	81 11       	cpse	r24, r1
     416:	fa cf       	rjmp	.-12     	; 0x40c <motor_velocity+0x46>
		printf("buizzzy...\n");
	}
	
}
     418:	0f 90       	pop	r0
     41a:	0f 90       	pop	r0
     41c:	0f 90       	pop	r0
     41e:	df 91       	pop	r29
     420:	cf 91       	pop	r28
     422:	08 95       	ret

00000424 <test_motor_can>:
	}
}


void motor_PD()
{
     424:	81 2c       	mov	r8, r1
     426:	91 2c       	mov	r9, r1
     428:	54 01       	movw	r10, r8
     42a:	c0 e0       	ldi	r28, 0x00	; 0
     42c:	d0 e0       	ldi	r29, 0x00	; 0
     42e:	0f 2e       	mov	r0, r31
     430:	f2 ee       	ldi	r31, 0xE2	; 226
     432:	ef 2e       	mov	r14, r31
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	ff 2e       	mov	r15, r31
     438:	f0 2d       	mov	r31, r0
     43a:	8b e0       	ldi	r24, 0x0B	; 11
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	ca d2       	rcall	.+1428   	; 0x9d4 <malloc>
     440:	8c 01       	movw	r16, r24
     442:	60 e0       	ldi	r22, 0x00	; 0
     444:	70 e0       	ldi	r23, 0x00	; 0
     446:	03 df       	rcall	.-506    	; 0x24e <CAN_data_receive>
     448:	a4 df       	rcall	.-184    	; 0x392 <motor_read_encoder>
     44a:	6c 01       	movw	r12, r24
     44c:	f8 01       	movw	r30, r16
     44e:	63 81       	ldd	r22, Z+3	; 0x03
     450:	70 e0       	ldi	r23, 0x00	; 0
     452:	60 58       	subi	r22, 0x80	; 128
     454:	71 09       	sbc	r23, r1
     456:	88 27       	eor	r24, r24
     458:	77 fd       	sbrc	r23, 7
     45a:	80 95       	com	r24
     45c:	98 2f       	mov	r25, r24
     45e:	c5 d1       	rcall	.+906    	; 0x7ea <__floatsisf>
     460:	2d ec       	ldi	r18, 0xCD	; 205
     462:	3c ec       	ldi	r19, 0xCC	; 204
     464:	44 e0       	ldi	r20, 0x04	; 4
     466:	52 e4       	ldi	r21, 0x42	; 66
     468:	4c d2       	rcall	.+1176   	; 0x902 <__mulsf3>
     46a:	2b 01       	movw	r4, r22
     46c:	3c 01       	movw	r6, r24
     46e:	b6 01       	movw	r22, r12
     470:	88 27       	eor	r24, r24
     472:	77 fd       	sbrc	r23, 7
     474:	80 95       	com	r24
     476:	98 2f       	mov	r25, r24
     478:	b8 d1       	rcall	.+880    	; 0x7ea <__floatsisf>
     47a:	9b 01       	movw	r18, r22
     47c:	ac 01       	movw	r20, r24
     47e:	c3 01       	movw	r24, r6
     480:	b2 01       	movw	r22, r4
     482:	1b d1       	rcall	.+566    	; 0x6ba <__subsf3>
     484:	2b 01       	movw	r4, r22
     486:	3c 01       	movw	r6, r24
     488:	9b 01       	movw	r18, r22
     48a:	ac 01       	movw	r20, r24
     48c:	c5 01       	movw	r24, r10
     48e:	b4 01       	movw	r22, r8
     490:	15 d1       	rcall	.+554    	; 0x6bc <__addsf3>
     492:	4b 01       	movw	r8, r22
     494:	5c 01       	movw	r10, r24
     496:	2f e8       	ldi	r18, 0x8F	; 143
     498:	32 ec       	ldi	r19, 0xC2	; 194
     49a:	45 ef       	ldi	r20, 0xF5	; 245
     49c:	5c e3       	ldi	r21, 0x3C	; 60
     49e:	c3 01       	movw	r24, r6
     4a0:	b2 01       	movw	r22, r4
     4a2:	2f d2       	rcall	.+1118   	; 0x902 <__mulsf3>
     4a4:	2b 01       	movw	r4, r22
     4a6:	3c 01       	movw	r6, r24
     4a8:	2f e6       	ldi	r18, 0x6F	; 111
     4aa:	32 e1       	ldi	r19, 0x12	; 18
     4ac:	43 e8       	ldi	r20, 0x83	; 131
     4ae:	5b e3       	ldi	r21, 0x3B	; 59
     4b0:	c5 01       	movw	r24, r10
     4b2:	b4 01       	movw	r22, r8
     4b4:	26 d2       	rcall	.+1100   	; 0x902 <__mulsf3>
     4b6:	9b 01       	movw	r18, r22
     4b8:	ac 01       	movw	r20, r24
     4ba:	c3 01       	movw	r24, r6
     4bc:	b2 01       	movw	r22, r4
     4be:	fe d0       	rcall	.+508    	; 0x6bc <__addsf3>
     4c0:	61 d1       	rcall	.+706    	; 0x784 <__fixsfsi>
     4c2:	cb 01       	movw	r24, r22
     4c4:	80 df       	rcall	.-256    	; 0x3c6 <motor_velocity>
     4c6:	df 93       	push	r29
     4c8:	cf 93       	push	r28
     4ca:	ff 92       	push	r15
     4cc:	ef 92       	push	r14
     4ce:	f3 d3       	rcall	.+2022   	; 0xcb6 <printf>
     4d0:	21 96       	adiw	r28, 0x01	; 1
     4d2:	0f 90       	pop	r0
     4d4:	0f 90       	pop	r0
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	af cf       	rjmp	.-162    	; 0x43a <test_motor_can+0x16>

000004dc <main>:


int main(void)
{
	//INIT
	USART_Init(MYUBRR);
     4dc:	87 e6       	ldi	r24, 0x67	; 103
     4de:	90 e0       	ldi	r25, 0x00	; 0
     4e0:	db d0       	rcall	.+438    	; 0x698 <USART_Init>
	MCP_init();
     4e2:	1e df       	rcall	.-452    	; 0x320 <MCP_init>
	CAN_init();
     4e4:	7b de       	rcall	.-778    	; 0x1dc <CAN_init>
	//PWM_init();	
	ADC_init();
     4e6:	70 de       	rcall	.-800    	; 0x1c8 <ADC_init>
	motor_init();
     4e8:	3e df       	rcall	.-388    	; 0x366 <motor_init>
	

	
	
	sei();
     4ea:	78 94       	sei
	test_motor_can();
     4ec:	9b df       	rcall	.-202    	; 0x424 <test_motor_can>

000004ee <SPI_MasterInit>:
{
	/* Set MISO output, all others input */
	DDRB = (1 << MISO);
	
	/* Enable SPI */
	SPCR = (1<<SPE);
     4ee:	84 b1       	in	r24, 0x04	; 4
     4f0:	87 68       	ori	r24, 0x87	; 135
     4f2:	84 b9       	out	0x04, r24	; 4
     4f4:	23 98       	cbi	0x04, 3	; 4
     4f6:	28 9a       	sbi	0x05, 0	; 5
     4f8:	8c b5       	in	r24, 0x2c	; 44
     4fa:	81 65       	ori	r24, 0x51	; 81
     4fc:	8c bd       	out	0x2c, r24	; 44
     4fe:	08 95       	ret

00000500 <SPI_MasterTransmit>:
     500:	8e bd       	out	0x2e, r24	; 46
     502:	0d b4       	in	r0, 0x2d	; 45
     504:	07 fe       	sbrs	r0, 7
     506:	fd cf       	rjmp	.-6      	; 0x502 <SPI_MasterTransmit+0x2>
     508:	08 95       	ret

0000050a <SPI_SlaveReceive>:
}


uint8_t SPI_SlaveReceive(void)
{
	SPI_MasterTransmit(0x0);
     50a:	80 e0       	ldi	r24, 0x00	; 0
     50c:	f9 df       	rcall	.-14     	; 0x500 <SPI_MasterTransmit>
	return SPDR;
     50e:	8e b5       	in	r24, 0x2e	; 46
     510:	08 95       	ret

00000512 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     512:	8c e0       	ldi	r24, 0x0C	; 12
     514:	80 93 b8 00 	sts	0x00B8, r24
     518:	8f ef       	ldi	r24, 0xFF	; 255
     51a:	80 93 bb 00 	sts	0x00BB, r24
     51e:	84 e0       	ldi	r24, 0x04	; 4
     520:	80 93 bc 00 	sts	0x00BC, r24
     524:	08 95       	ret

00000526 <TWI_Transceiver_Busy>:
     526:	80 91 bc 00 	lds	r24, 0x00BC
     52a:	81 70       	andi	r24, 0x01	; 1
     52c:	08 95       	ret

0000052e <TWI_Start_Transceiver_With_Data>:
     52e:	ec eb       	ldi	r30, 0xBC	; 188
     530:	f0 e0       	ldi	r31, 0x00	; 0
     532:	20 81       	ld	r18, Z
     534:	20 fd       	sbrc	r18, 0
     536:	fd cf       	rjmp	.-6      	; 0x532 <TWI_Start_Transceiver_With_Data+0x4>
     538:	60 93 ec 02 	sts	0x02EC, r22
     53c:	fc 01       	movw	r30, r24
     53e:	20 81       	ld	r18, Z
     540:	20 93 ed 02 	sts	0x02ED, r18
     544:	20 fd       	sbrc	r18, 0
     546:	0c c0       	rjmp	.+24     	; 0x560 <TWI_Start_Transceiver_With_Data+0x32>
     548:	62 30       	cpi	r22, 0x02	; 2
     54a:	50 f0       	brcs	.+20     	; 0x560 <TWI_Start_Transceiver_With_Data+0x32>
     54c:	dc 01       	movw	r26, r24
     54e:	11 96       	adiw	r26, 0x01	; 1
     550:	ee ee       	ldi	r30, 0xEE	; 238
     552:	f2 e0       	ldi	r31, 0x02	; 2
     554:	81 e0       	ldi	r24, 0x01	; 1
     556:	9d 91       	ld	r25, X+
     558:	91 93       	st	Z+, r25
     55a:	8f 5f       	subi	r24, 0xFF	; 255
     55c:	86 13       	cpse	r24, r22
     55e:	fb cf       	rjmp	.-10     	; 0x556 <TWI_Start_Transceiver_With_Data+0x28>
     560:	10 92 eb 02 	sts	0x02EB, r1
     564:	88 ef       	ldi	r24, 0xF8	; 248
     566:	80 93 06 02 	sts	0x0206, r24
     56a:	85 ea       	ldi	r24, 0xA5	; 165
     56c:	80 93 bc 00 	sts	0x00BC, r24
     570:	08 95       	ret

00000572 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     572:	1f 92       	push	r1
     574:	0f 92       	push	r0
     576:	0f b6       	in	r0, 0x3f	; 63
     578:	0f 92       	push	r0
     57a:	11 24       	eor	r1, r1
     57c:	0b b6       	in	r0, 0x3b	; 59
     57e:	0f 92       	push	r0
     580:	2f 93       	push	r18
     582:	3f 93       	push	r19
     584:	8f 93       	push	r24
     586:	9f 93       	push	r25
     588:	af 93       	push	r26
     58a:	bf 93       	push	r27
     58c:	ef 93       	push	r30
     58e:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     590:	80 91 b9 00 	lds	r24, 0x00B9
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	fc 01       	movw	r30, r24
     598:	38 97       	sbiw	r30, 0x08	; 8
     59a:	e1 35       	cpi	r30, 0x51	; 81
     59c:	f1 05       	cpc	r31, r1
     59e:	08 f0       	brcs	.+2      	; 0x5a2 <__vector_39+0x30>
     5a0:	55 c0       	rjmp	.+170    	; 0x64c <__vector_39+0xda>
     5a2:	ee 58       	subi	r30, 0x8E	; 142
     5a4:	ff 4f       	sbci	r31, 0xFF	; 255
     5a6:	10 c2       	rjmp	.+1056   	; 0x9c8 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     5a8:	10 92 ea 02 	sts	0x02EA, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     5ac:	e0 91 ea 02 	lds	r30, 0x02EA
     5b0:	80 91 ec 02 	lds	r24, 0x02EC
     5b4:	e8 17       	cp	r30, r24
     5b6:	70 f4       	brcc	.+28     	; 0x5d4 <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     5b8:	81 e0       	ldi	r24, 0x01	; 1
     5ba:	8e 0f       	add	r24, r30
     5bc:	80 93 ea 02 	sts	0x02EA, r24
     5c0:	f0 e0       	ldi	r31, 0x00	; 0
     5c2:	e3 51       	subi	r30, 0x13	; 19
     5c4:	fd 4f       	sbci	r31, 0xFD	; 253
     5c6:	80 81       	ld	r24, Z
     5c8:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     5cc:	85 e8       	ldi	r24, 0x85	; 133
     5ce:	80 93 bc 00 	sts	0x00BC, r24
     5d2:	43 c0       	rjmp	.+134    	; 0x65a <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     5d4:	80 91 eb 02 	lds	r24, 0x02EB
     5d8:	81 60       	ori	r24, 0x01	; 1
     5da:	80 93 eb 02 	sts	0x02EB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     5de:	84 e9       	ldi	r24, 0x94	; 148
     5e0:	80 93 bc 00 	sts	0x00BC, r24
     5e4:	3a c0       	rjmp	.+116    	; 0x65a <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     5e6:	e0 91 ea 02 	lds	r30, 0x02EA
     5ea:	81 e0       	ldi	r24, 0x01	; 1
     5ec:	8e 0f       	add	r24, r30
     5ee:	80 93 ea 02 	sts	0x02EA, r24
     5f2:	80 91 bb 00 	lds	r24, 0x00BB
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	e3 51       	subi	r30, 0x13	; 19
     5fa:	fd 4f       	sbci	r31, 0xFD	; 253
     5fc:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     5fe:	20 91 ea 02 	lds	r18, 0x02EA
     602:	30 e0       	ldi	r19, 0x00	; 0
     604:	80 91 ec 02 	lds	r24, 0x02EC
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	01 97       	sbiw	r24, 0x01	; 1
     60c:	28 17       	cp	r18, r24
     60e:	39 07       	cpc	r19, r25
     610:	24 f4       	brge	.+8      	; 0x61a <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     612:	85 ec       	ldi	r24, 0xC5	; 197
     614:	80 93 bc 00 	sts	0x00BC, r24
     618:	20 c0       	rjmp	.+64     	; 0x65a <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     61a:	85 e8       	ldi	r24, 0x85	; 133
     61c:	80 93 bc 00 	sts	0x00BC, r24
     620:	1c c0       	rjmp	.+56     	; 0x65a <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     622:	80 91 bb 00 	lds	r24, 0x00BB
     626:	e0 91 ea 02 	lds	r30, 0x02EA
     62a:	f0 e0       	ldi	r31, 0x00	; 0
     62c:	e3 51       	subi	r30, 0x13	; 19
     62e:	fd 4f       	sbci	r31, 0xFD	; 253
     630:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     632:	80 91 eb 02 	lds	r24, 0x02EB
     636:	81 60       	ori	r24, 0x01	; 1
     638:	80 93 eb 02 	sts	0x02EB, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     63c:	84 e9       	ldi	r24, 0x94	; 148
     63e:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     642:	0b c0       	rjmp	.+22     	; 0x65a <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     644:	85 ea       	ldi	r24, 0xA5	; 165
     646:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     64a:	07 c0       	rjmp	.+14     	; 0x65a <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     64c:	80 91 b9 00 	lds	r24, 0x00B9
     650:	80 93 06 02 	sts	0x0206, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     654:	84 e0       	ldi	r24, 0x04	; 4
     656:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     65a:	ff 91       	pop	r31
     65c:	ef 91       	pop	r30
     65e:	bf 91       	pop	r27
     660:	af 91       	pop	r26
     662:	9f 91       	pop	r25
     664:	8f 91       	pop	r24
     666:	3f 91       	pop	r19
     668:	2f 91       	pop	r18
     66a:	0f 90       	pop	r0
     66c:	0b be       	out	0x3b, r0	; 59
     66e:	0f 90       	pop	r0
     670:	0f be       	out	0x3f, r0	; 63
     672:	0f 90       	pop	r0
     674:	1f 90       	pop	r1
     676:	18 95       	reti

00000678 <USART_Transmit>:
}

void USART_Transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while ( !(UCSR0A & (1 << UDRE0)) );
     678:	e0 ec       	ldi	r30, 0xC0	; 192
     67a:	f0 e0       	ldi	r31, 0x00	; 0
     67c:	90 81       	ld	r25, Z
     67e:	95 ff       	sbrs	r25, 5
     680:	fd cf       	rjmp	.-6      	; 0x67c <USART_Transmit+0x4>
	
	/* Put data into buffer, sends the data */
	UDR0 = data;
     682:	80 93 c6 00 	sts	0x00C6, r24
     686:	08 95       	ret

00000688 <USART_Receive>:
}

unsigned char USART_Receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1 << RXC0)) );
     688:	e0 ec       	ldi	r30, 0xC0	; 192
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	80 81       	ld	r24, Z
     68e:	88 23       	and	r24, r24
     690:	ec f7       	brge	.-6      	; 0x68c <USART_Receive+0x4>
	
	/* Get and return received data from buffer */
	return UDR0;
     692:	80 91 c6 00 	lds	r24, 0x00C6
}
     696:	08 95       	ret

00000698 <USART_Init>:

FILE *uart;

void USART_Init(unsigned int ubrr)
{
	UBRR0H = (unsigned char)(ubrr >> 8);
     698:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
     69c:	80 93 c4 00 	sts	0x00C4, r24
	
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
     6a0:	88 e1       	ldi	r24, 0x18	; 24
     6a2:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&USART_Transmit, &USART_Receive);
     6a6:	64 e4       	ldi	r22, 0x44	; 68
     6a8:	73 e0       	ldi	r23, 0x03	; 3
     6aa:	8c e3       	ldi	r24, 0x3C	; 60
     6ac:	93 e0       	ldi	r25, 0x03	; 3
     6ae:	b9 d2       	rcall	.+1394   	; 0xc22 <fdevopen>
     6b0:	90 93 f2 02 	sts	0x02F2, r25
     6b4:	80 93 f1 02 	sts	0x02F1, r24
     6b8:	08 95       	ret

000006ba <__subsf3>:
     6ba:	50 58       	subi	r21, 0x80	; 128

000006bc <__addsf3>:
     6bc:	bb 27       	eor	r27, r27
     6be:	aa 27       	eor	r26, r26
     6c0:	0e d0       	rcall	.+28     	; 0x6de <__addsf3x>
     6c2:	e5 c0       	rjmp	.+458    	; 0x88e <__fp_round>
     6c4:	d6 d0       	rcall	.+428    	; 0x872 <__fp_pscA>
     6c6:	30 f0       	brcs	.+12     	; 0x6d4 <__addsf3+0x18>
     6c8:	db d0       	rcall	.+438    	; 0x880 <__fp_pscB>
     6ca:	20 f0       	brcs	.+8      	; 0x6d4 <__addsf3+0x18>
     6cc:	31 f4       	brne	.+12     	; 0x6da <__addsf3+0x1e>
     6ce:	9f 3f       	cpi	r25, 0xFF	; 255
     6d0:	11 f4       	brne	.+4      	; 0x6d6 <__addsf3+0x1a>
     6d2:	1e f4       	brtc	.+6      	; 0x6da <__addsf3+0x1e>
     6d4:	cb c0       	rjmp	.+406    	; 0x86c <__fp_nan>
     6d6:	0e f4       	brtc	.+2      	; 0x6da <__addsf3+0x1e>
     6d8:	e0 95       	com	r30
     6da:	e7 fb       	bst	r30, 7
     6dc:	c1 c0       	rjmp	.+386    	; 0x860 <__fp_inf>

000006de <__addsf3x>:
     6de:	e9 2f       	mov	r30, r25
     6e0:	e7 d0       	rcall	.+462    	; 0x8b0 <__fp_split3>
     6e2:	80 f3       	brcs	.-32     	; 0x6c4 <__addsf3+0x8>
     6e4:	ba 17       	cp	r27, r26
     6e6:	62 07       	cpc	r22, r18
     6e8:	73 07       	cpc	r23, r19
     6ea:	84 07       	cpc	r24, r20
     6ec:	95 07       	cpc	r25, r21
     6ee:	18 f0       	brcs	.+6      	; 0x6f6 <__addsf3x+0x18>
     6f0:	71 f4       	brne	.+28     	; 0x70e <__addsf3x+0x30>
     6f2:	9e f5       	brtc	.+102    	; 0x75a <__addsf3x+0x7c>
     6f4:	ff c0       	rjmp	.+510    	; 0x8f4 <__fp_zero>
     6f6:	0e f4       	brtc	.+2      	; 0x6fa <__addsf3x+0x1c>
     6f8:	e0 95       	com	r30
     6fa:	0b 2e       	mov	r0, r27
     6fc:	ba 2f       	mov	r27, r26
     6fe:	a0 2d       	mov	r26, r0
     700:	0b 01       	movw	r0, r22
     702:	b9 01       	movw	r22, r18
     704:	90 01       	movw	r18, r0
     706:	0c 01       	movw	r0, r24
     708:	ca 01       	movw	r24, r20
     70a:	a0 01       	movw	r20, r0
     70c:	11 24       	eor	r1, r1
     70e:	ff 27       	eor	r31, r31
     710:	59 1b       	sub	r21, r25
     712:	99 f0       	breq	.+38     	; 0x73a <__addsf3x+0x5c>
     714:	59 3f       	cpi	r21, 0xF9	; 249
     716:	50 f4       	brcc	.+20     	; 0x72c <__addsf3x+0x4e>
     718:	50 3e       	cpi	r21, 0xE0	; 224
     71a:	68 f1       	brcs	.+90     	; 0x776 <__addsf3x+0x98>
     71c:	1a 16       	cp	r1, r26
     71e:	f0 40       	sbci	r31, 0x00	; 0
     720:	a2 2f       	mov	r26, r18
     722:	23 2f       	mov	r18, r19
     724:	34 2f       	mov	r19, r20
     726:	44 27       	eor	r20, r20
     728:	58 5f       	subi	r21, 0xF8	; 248
     72a:	f3 cf       	rjmp	.-26     	; 0x712 <__addsf3x+0x34>
     72c:	46 95       	lsr	r20
     72e:	37 95       	ror	r19
     730:	27 95       	ror	r18
     732:	a7 95       	ror	r26
     734:	f0 40       	sbci	r31, 0x00	; 0
     736:	53 95       	inc	r21
     738:	c9 f7       	brne	.-14     	; 0x72c <__addsf3x+0x4e>
     73a:	7e f4       	brtc	.+30     	; 0x75a <__addsf3x+0x7c>
     73c:	1f 16       	cp	r1, r31
     73e:	ba 0b       	sbc	r27, r26
     740:	62 0b       	sbc	r22, r18
     742:	73 0b       	sbc	r23, r19
     744:	84 0b       	sbc	r24, r20
     746:	ba f0       	brmi	.+46     	; 0x776 <__addsf3x+0x98>
     748:	91 50       	subi	r25, 0x01	; 1
     74a:	a1 f0       	breq	.+40     	; 0x774 <__addsf3x+0x96>
     74c:	ff 0f       	add	r31, r31
     74e:	bb 1f       	adc	r27, r27
     750:	66 1f       	adc	r22, r22
     752:	77 1f       	adc	r23, r23
     754:	88 1f       	adc	r24, r24
     756:	c2 f7       	brpl	.-16     	; 0x748 <__addsf3x+0x6a>
     758:	0e c0       	rjmp	.+28     	; 0x776 <__addsf3x+0x98>
     75a:	ba 0f       	add	r27, r26
     75c:	62 1f       	adc	r22, r18
     75e:	73 1f       	adc	r23, r19
     760:	84 1f       	adc	r24, r20
     762:	48 f4       	brcc	.+18     	; 0x776 <__addsf3x+0x98>
     764:	87 95       	ror	r24
     766:	77 95       	ror	r23
     768:	67 95       	ror	r22
     76a:	b7 95       	ror	r27
     76c:	f7 95       	ror	r31
     76e:	9e 3f       	cpi	r25, 0xFE	; 254
     770:	08 f0       	brcs	.+2      	; 0x774 <__addsf3x+0x96>
     772:	b3 cf       	rjmp	.-154    	; 0x6da <__addsf3+0x1e>
     774:	93 95       	inc	r25
     776:	88 0f       	add	r24, r24
     778:	08 f0       	brcs	.+2      	; 0x77c <__addsf3x+0x9e>
     77a:	99 27       	eor	r25, r25
     77c:	ee 0f       	add	r30, r30
     77e:	97 95       	ror	r25
     780:	87 95       	ror	r24
     782:	08 95       	ret

00000784 <__fixsfsi>:
     784:	04 d0       	rcall	.+8      	; 0x78e <__fixunssfsi>
     786:	68 94       	set
     788:	b1 11       	cpse	r27, r1
     78a:	b5 c0       	rjmp	.+362    	; 0x8f6 <__fp_szero>
     78c:	08 95       	ret

0000078e <__fixunssfsi>:
     78e:	98 d0       	rcall	.+304    	; 0x8c0 <__fp_splitA>
     790:	88 f0       	brcs	.+34     	; 0x7b4 <__fixunssfsi+0x26>
     792:	9f 57       	subi	r25, 0x7F	; 127
     794:	90 f0       	brcs	.+36     	; 0x7ba <__fixunssfsi+0x2c>
     796:	b9 2f       	mov	r27, r25
     798:	99 27       	eor	r25, r25
     79a:	b7 51       	subi	r27, 0x17	; 23
     79c:	a0 f0       	brcs	.+40     	; 0x7c6 <__fixunssfsi+0x38>
     79e:	d1 f0       	breq	.+52     	; 0x7d4 <__fixunssfsi+0x46>
     7a0:	66 0f       	add	r22, r22
     7a2:	77 1f       	adc	r23, r23
     7a4:	88 1f       	adc	r24, r24
     7a6:	99 1f       	adc	r25, r25
     7a8:	1a f0       	brmi	.+6      	; 0x7b0 <__fixunssfsi+0x22>
     7aa:	ba 95       	dec	r27
     7ac:	c9 f7       	brne	.-14     	; 0x7a0 <__fixunssfsi+0x12>
     7ae:	12 c0       	rjmp	.+36     	; 0x7d4 <__fixunssfsi+0x46>
     7b0:	b1 30       	cpi	r27, 0x01	; 1
     7b2:	81 f0       	breq	.+32     	; 0x7d4 <__fixunssfsi+0x46>
     7b4:	9f d0       	rcall	.+318    	; 0x8f4 <__fp_zero>
     7b6:	b1 e0       	ldi	r27, 0x01	; 1
     7b8:	08 95       	ret
     7ba:	9c c0       	rjmp	.+312    	; 0x8f4 <__fp_zero>
     7bc:	67 2f       	mov	r22, r23
     7be:	78 2f       	mov	r23, r24
     7c0:	88 27       	eor	r24, r24
     7c2:	b8 5f       	subi	r27, 0xF8	; 248
     7c4:	39 f0       	breq	.+14     	; 0x7d4 <__fixunssfsi+0x46>
     7c6:	b9 3f       	cpi	r27, 0xF9	; 249
     7c8:	cc f3       	brlt	.-14     	; 0x7bc <__fixunssfsi+0x2e>
     7ca:	86 95       	lsr	r24
     7cc:	77 95       	ror	r23
     7ce:	67 95       	ror	r22
     7d0:	b3 95       	inc	r27
     7d2:	d9 f7       	brne	.-10     	; 0x7ca <__fixunssfsi+0x3c>
     7d4:	3e f4       	brtc	.+14     	; 0x7e4 <__fixunssfsi+0x56>
     7d6:	90 95       	com	r25
     7d8:	80 95       	com	r24
     7da:	70 95       	com	r23
     7dc:	61 95       	neg	r22
     7de:	7f 4f       	sbci	r23, 0xFF	; 255
     7e0:	8f 4f       	sbci	r24, 0xFF	; 255
     7e2:	9f 4f       	sbci	r25, 0xFF	; 255
     7e4:	08 95       	ret

000007e6 <__floatunsisf>:
     7e6:	e8 94       	clt
     7e8:	09 c0       	rjmp	.+18     	; 0x7fc <__floatsisf+0x12>

000007ea <__floatsisf>:
     7ea:	97 fb       	bst	r25, 7
     7ec:	3e f4       	brtc	.+14     	; 0x7fc <__floatsisf+0x12>
     7ee:	90 95       	com	r25
     7f0:	80 95       	com	r24
     7f2:	70 95       	com	r23
     7f4:	61 95       	neg	r22
     7f6:	7f 4f       	sbci	r23, 0xFF	; 255
     7f8:	8f 4f       	sbci	r24, 0xFF	; 255
     7fa:	9f 4f       	sbci	r25, 0xFF	; 255
     7fc:	99 23       	and	r25, r25
     7fe:	a9 f0       	breq	.+42     	; 0x82a <__floatsisf+0x40>
     800:	f9 2f       	mov	r31, r25
     802:	96 e9       	ldi	r25, 0x96	; 150
     804:	bb 27       	eor	r27, r27
     806:	93 95       	inc	r25
     808:	f6 95       	lsr	r31
     80a:	87 95       	ror	r24
     80c:	77 95       	ror	r23
     80e:	67 95       	ror	r22
     810:	b7 95       	ror	r27
     812:	f1 11       	cpse	r31, r1
     814:	f8 cf       	rjmp	.-16     	; 0x806 <__floatsisf+0x1c>
     816:	fa f4       	brpl	.+62     	; 0x856 <__floatsisf+0x6c>
     818:	bb 0f       	add	r27, r27
     81a:	11 f4       	brne	.+4      	; 0x820 <__floatsisf+0x36>
     81c:	60 ff       	sbrs	r22, 0
     81e:	1b c0       	rjmp	.+54     	; 0x856 <__floatsisf+0x6c>
     820:	6f 5f       	subi	r22, 0xFF	; 255
     822:	7f 4f       	sbci	r23, 0xFF	; 255
     824:	8f 4f       	sbci	r24, 0xFF	; 255
     826:	9f 4f       	sbci	r25, 0xFF	; 255
     828:	16 c0       	rjmp	.+44     	; 0x856 <__floatsisf+0x6c>
     82a:	88 23       	and	r24, r24
     82c:	11 f0       	breq	.+4      	; 0x832 <__floatsisf+0x48>
     82e:	96 e9       	ldi	r25, 0x96	; 150
     830:	11 c0       	rjmp	.+34     	; 0x854 <__floatsisf+0x6a>
     832:	77 23       	and	r23, r23
     834:	21 f0       	breq	.+8      	; 0x83e <__floatsisf+0x54>
     836:	9e e8       	ldi	r25, 0x8E	; 142
     838:	87 2f       	mov	r24, r23
     83a:	76 2f       	mov	r23, r22
     83c:	05 c0       	rjmp	.+10     	; 0x848 <__floatsisf+0x5e>
     83e:	66 23       	and	r22, r22
     840:	71 f0       	breq	.+28     	; 0x85e <__floatsisf+0x74>
     842:	96 e8       	ldi	r25, 0x86	; 134
     844:	86 2f       	mov	r24, r22
     846:	70 e0       	ldi	r23, 0x00	; 0
     848:	60 e0       	ldi	r22, 0x00	; 0
     84a:	2a f0       	brmi	.+10     	; 0x856 <__floatsisf+0x6c>
     84c:	9a 95       	dec	r25
     84e:	66 0f       	add	r22, r22
     850:	77 1f       	adc	r23, r23
     852:	88 1f       	adc	r24, r24
     854:	da f7       	brpl	.-10     	; 0x84c <__floatsisf+0x62>
     856:	88 0f       	add	r24, r24
     858:	96 95       	lsr	r25
     85a:	87 95       	ror	r24
     85c:	97 f9       	bld	r25, 7
     85e:	08 95       	ret

00000860 <__fp_inf>:
     860:	97 f9       	bld	r25, 7
     862:	9f 67       	ori	r25, 0x7F	; 127
     864:	80 e8       	ldi	r24, 0x80	; 128
     866:	70 e0       	ldi	r23, 0x00	; 0
     868:	60 e0       	ldi	r22, 0x00	; 0
     86a:	08 95       	ret

0000086c <__fp_nan>:
     86c:	9f ef       	ldi	r25, 0xFF	; 255
     86e:	80 ec       	ldi	r24, 0xC0	; 192
     870:	08 95       	ret

00000872 <__fp_pscA>:
     872:	00 24       	eor	r0, r0
     874:	0a 94       	dec	r0
     876:	16 16       	cp	r1, r22
     878:	17 06       	cpc	r1, r23
     87a:	18 06       	cpc	r1, r24
     87c:	09 06       	cpc	r0, r25
     87e:	08 95       	ret

00000880 <__fp_pscB>:
     880:	00 24       	eor	r0, r0
     882:	0a 94       	dec	r0
     884:	12 16       	cp	r1, r18
     886:	13 06       	cpc	r1, r19
     888:	14 06       	cpc	r1, r20
     88a:	05 06       	cpc	r0, r21
     88c:	08 95       	ret

0000088e <__fp_round>:
     88e:	09 2e       	mov	r0, r25
     890:	03 94       	inc	r0
     892:	00 0c       	add	r0, r0
     894:	11 f4       	brne	.+4      	; 0x89a <__fp_round+0xc>
     896:	88 23       	and	r24, r24
     898:	52 f0       	brmi	.+20     	; 0x8ae <__fp_round+0x20>
     89a:	bb 0f       	add	r27, r27
     89c:	40 f4       	brcc	.+16     	; 0x8ae <__fp_round+0x20>
     89e:	bf 2b       	or	r27, r31
     8a0:	11 f4       	brne	.+4      	; 0x8a6 <__fp_round+0x18>
     8a2:	60 ff       	sbrs	r22, 0
     8a4:	04 c0       	rjmp	.+8      	; 0x8ae <__fp_round+0x20>
     8a6:	6f 5f       	subi	r22, 0xFF	; 255
     8a8:	7f 4f       	sbci	r23, 0xFF	; 255
     8aa:	8f 4f       	sbci	r24, 0xFF	; 255
     8ac:	9f 4f       	sbci	r25, 0xFF	; 255
     8ae:	08 95       	ret

000008b0 <__fp_split3>:
     8b0:	57 fd       	sbrc	r21, 7
     8b2:	90 58       	subi	r25, 0x80	; 128
     8b4:	44 0f       	add	r20, r20
     8b6:	55 1f       	adc	r21, r21
     8b8:	59 f0       	breq	.+22     	; 0x8d0 <__fp_splitA+0x10>
     8ba:	5f 3f       	cpi	r21, 0xFF	; 255
     8bc:	71 f0       	breq	.+28     	; 0x8da <__fp_splitA+0x1a>
     8be:	47 95       	ror	r20

000008c0 <__fp_splitA>:
     8c0:	88 0f       	add	r24, r24
     8c2:	97 fb       	bst	r25, 7
     8c4:	99 1f       	adc	r25, r25
     8c6:	61 f0       	breq	.+24     	; 0x8e0 <__fp_splitA+0x20>
     8c8:	9f 3f       	cpi	r25, 0xFF	; 255
     8ca:	79 f0       	breq	.+30     	; 0x8ea <__fp_splitA+0x2a>
     8cc:	87 95       	ror	r24
     8ce:	08 95       	ret
     8d0:	12 16       	cp	r1, r18
     8d2:	13 06       	cpc	r1, r19
     8d4:	14 06       	cpc	r1, r20
     8d6:	55 1f       	adc	r21, r21
     8d8:	f2 cf       	rjmp	.-28     	; 0x8be <__fp_split3+0xe>
     8da:	46 95       	lsr	r20
     8dc:	f1 df       	rcall	.-30     	; 0x8c0 <__fp_splitA>
     8de:	08 c0       	rjmp	.+16     	; 0x8f0 <__fp_splitA+0x30>
     8e0:	16 16       	cp	r1, r22
     8e2:	17 06       	cpc	r1, r23
     8e4:	18 06       	cpc	r1, r24
     8e6:	99 1f       	adc	r25, r25
     8e8:	f1 cf       	rjmp	.-30     	; 0x8cc <__fp_splitA+0xc>
     8ea:	86 95       	lsr	r24
     8ec:	71 05       	cpc	r23, r1
     8ee:	61 05       	cpc	r22, r1
     8f0:	08 94       	sec
     8f2:	08 95       	ret

000008f4 <__fp_zero>:
     8f4:	e8 94       	clt

000008f6 <__fp_szero>:
     8f6:	bb 27       	eor	r27, r27
     8f8:	66 27       	eor	r22, r22
     8fa:	77 27       	eor	r23, r23
     8fc:	cb 01       	movw	r24, r22
     8fe:	97 f9       	bld	r25, 7
     900:	08 95       	ret

00000902 <__mulsf3>:
     902:	0b d0       	rcall	.+22     	; 0x91a <__mulsf3x>
     904:	c4 cf       	rjmp	.-120    	; 0x88e <__fp_round>
     906:	b5 df       	rcall	.-150    	; 0x872 <__fp_pscA>
     908:	28 f0       	brcs	.+10     	; 0x914 <__mulsf3+0x12>
     90a:	ba df       	rcall	.-140    	; 0x880 <__fp_pscB>
     90c:	18 f0       	brcs	.+6      	; 0x914 <__mulsf3+0x12>
     90e:	95 23       	and	r25, r21
     910:	09 f0       	breq	.+2      	; 0x914 <__mulsf3+0x12>
     912:	a6 cf       	rjmp	.-180    	; 0x860 <__fp_inf>
     914:	ab cf       	rjmp	.-170    	; 0x86c <__fp_nan>
     916:	11 24       	eor	r1, r1
     918:	ee cf       	rjmp	.-36     	; 0x8f6 <__fp_szero>

0000091a <__mulsf3x>:
     91a:	ca df       	rcall	.-108    	; 0x8b0 <__fp_split3>
     91c:	a0 f3       	brcs	.-24     	; 0x906 <__mulsf3+0x4>

0000091e <__mulsf3_pse>:
     91e:	95 9f       	mul	r25, r21
     920:	d1 f3       	breq	.-12     	; 0x916 <__mulsf3+0x14>
     922:	95 0f       	add	r25, r21
     924:	50 e0       	ldi	r21, 0x00	; 0
     926:	55 1f       	adc	r21, r21
     928:	62 9f       	mul	r22, r18
     92a:	f0 01       	movw	r30, r0
     92c:	72 9f       	mul	r23, r18
     92e:	bb 27       	eor	r27, r27
     930:	f0 0d       	add	r31, r0
     932:	b1 1d       	adc	r27, r1
     934:	63 9f       	mul	r22, r19
     936:	aa 27       	eor	r26, r26
     938:	f0 0d       	add	r31, r0
     93a:	b1 1d       	adc	r27, r1
     93c:	aa 1f       	adc	r26, r26
     93e:	64 9f       	mul	r22, r20
     940:	66 27       	eor	r22, r22
     942:	b0 0d       	add	r27, r0
     944:	a1 1d       	adc	r26, r1
     946:	66 1f       	adc	r22, r22
     948:	82 9f       	mul	r24, r18
     94a:	22 27       	eor	r18, r18
     94c:	b0 0d       	add	r27, r0
     94e:	a1 1d       	adc	r26, r1
     950:	62 1f       	adc	r22, r18
     952:	73 9f       	mul	r23, r19
     954:	b0 0d       	add	r27, r0
     956:	a1 1d       	adc	r26, r1
     958:	62 1f       	adc	r22, r18
     95a:	83 9f       	mul	r24, r19
     95c:	a0 0d       	add	r26, r0
     95e:	61 1d       	adc	r22, r1
     960:	22 1f       	adc	r18, r18
     962:	74 9f       	mul	r23, r20
     964:	33 27       	eor	r19, r19
     966:	a0 0d       	add	r26, r0
     968:	61 1d       	adc	r22, r1
     96a:	23 1f       	adc	r18, r19
     96c:	84 9f       	mul	r24, r20
     96e:	60 0d       	add	r22, r0
     970:	21 1d       	adc	r18, r1
     972:	82 2f       	mov	r24, r18
     974:	76 2f       	mov	r23, r22
     976:	6a 2f       	mov	r22, r26
     978:	11 24       	eor	r1, r1
     97a:	9f 57       	subi	r25, 0x7F	; 127
     97c:	50 40       	sbci	r21, 0x00	; 0
     97e:	8a f0       	brmi	.+34     	; 0x9a2 <__mulsf3_pse+0x84>
     980:	e1 f0       	breq	.+56     	; 0x9ba <__mulsf3_pse+0x9c>
     982:	88 23       	and	r24, r24
     984:	4a f0       	brmi	.+18     	; 0x998 <__mulsf3_pse+0x7a>
     986:	ee 0f       	add	r30, r30
     988:	ff 1f       	adc	r31, r31
     98a:	bb 1f       	adc	r27, r27
     98c:	66 1f       	adc	r22, r22
     98e:	77 1f       	adc	r23, r23
     990:	88 1f       	adc	r24, r24
     992:	91 50       	subi	r25, 0x01	; 1
     994:	50 40       	sbci	r21, 0x00	; 0
     996:	a9 f7       	brne	.-22     	; 0x982 <__mulsf3_pse+0x64>
     998:	9e 3f       	cpi	r25, 0xFE	; 254
     99a:	51 05       	cpc	r21, r1
     99c:	70 f0       	brcs	.+28     	; 0x9ba <__mulsf3_pse+0x9c>
     99e:	60 cf       	rjmp	.-320    	; 0x860 <__fp_inf>
     9a0:	aa cf       	rjmp	.-172    	; 0x8f6 <__fp_szero>
     9a2:	5f 3f       	cpi	r21, 0xFF	; 255
     9a4:	ec f3       	brlt	.-6      	; 0x9a0 <__mulsf3_pse+0x82>
     9a6:	98 3e       	cpi	r25, 0xE8	; 232
     9a8:	dc f3       	brlt	.-10     	; 0x9a0 <__mulsf3_pse+0x82>
     9aa:	86 95       	lsr	r24
     9ac:	77 95       	ror	r23
     9ae:	67 95       	ror	r22
     9b0:	b7 95       	ror	r27
     9b2:	f7 95       	ror	r31
     9b4:	e7 95       	ror	r30
     9b6:	9f 5f       	subi	r25, 0xFF	; 255
     9b8:	c1 f7       	brne	.-16     	; 0x9aa <__mulsf3_pse+0x8c>
     9ba:	fe 2b       	or	r31, r30
     9bc:	88 0f       	add	r24, r24
     9be:	91 1d       	adc	r25, r1
     9c0:	96 95       	lsr	r25
     9c2:	87 95       	ror	r24
     9c4:	97 f9       	bld	r25, 7
     9c6:	08 95       	ret

000009c8 <__tablejump2__>:
     9c8:	ee 0f       	add	r30, r30
     9ca:	ff 1f       	adc	r31, r31

000009cc <__tablejump__>:
     9cc:	05 90       	lpm	r0, Z+
     9ce:	f4 91       	lpm	r31, Z
     9d0:	e0 2d       	mov	r30, r0
     9d2:	19 94       	eijmp

000009d4 <malloc>:
     9d4:	cf 93       	push	r28
     9d6:	df 93       	push	r29
     9d8:	82 30       	cpi	r24, 0x02	; 2
     9da:	91 05       	cpc	r25, r1
     9dc:	10 f4       	brcc	.+4      	; 0x9e2 <malloc+0xe>
     9de:	82 e0       	ldi	r24, 0x02	; 2
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	e0 91 f5 02 	lds	r30, 0x02F5
     9e6:	f0 91 f6 02 	lds	r31, 0x02F6
     9ea:	20 e0       	ldi	r18, 0x00	; 0
     9ec:	30 e0       	ldi	r19, 0x00	; 0
     9ee:	a0 e0       	ldi	r26, 0x00	; 0
     9f0:	b0 e0       	ldi	r27, 0x00	; 0
     9f2:	30 97       	sbiw	r30, 0x00	; 0
     9f4:	39 f1       	breq	.+78     	; 0xa44 <malloc+0x70>
     9f6:	40 81       	ld	r20, Z
     9f8:	51 81       	ldd	r21, Z+1	; 0x01
     9fa:	48 17       	cp	r20, r24
     9fc:	59 07       	cpc	r21, r25
     9fe:	b8 f0       	brcs	.+46     	; 0xa2e <malloc+0x5a>
     a00:	48 17       	cp	r20, r24
     a02:	59 07       	cpc	r21, r25
     a04:	71 f4       	brne	.+28     	; 0xa22 <malloc+0x4e>
     a06:	82 81       	ldd	r24, Z+2	; 0x02
     a08:	93 81       	ldd	r25, Z+3	; 0x03
     a0a:	10 97       	sbiw	r26, 0x00	; 0
     a0c:	29 f0       	breq	.+10     	; 0xa18 <malloc+0x44>
     a0e:	13 96       	adiw	r26, 0x03	; 3
     a10:	9c 93       	st	X, r25
     a12:	8e 93       	st	-X, r24
     a14:	12 97       	sbiw	r26, 0x02	; 2
     a16:	2c c0       	rjmp	.+88     	; 0xa70 <malloc+0x9c>
     a18:	90 93 f6 02 	sts	0x02F6, r25
     a1c:	80 93 f5 02 	sts	0x02F5, r24
     a20:	27 c0       	rjmp	.+78     	; 0xa70 <malloc+0x9c>
     a22:	21 15       	cp	r18, r1
     a24:	31 05       	cpc	r19, r1
     a26:	31 f0       	breq	.+12     	; 0xa34 <malloc+0x60>
     a28:	42 17       	cp	r20, r18
     a2a:	53 07       	cpc	r21, r19
     a2c:	18 f0       	brcs	.+6      	; 0xa34 <malloc+0x60>
     a2e:	a9 01       	movw	r20, r18
     a30:	db 01       	movw	r26, r22
     a32:	01 c0       	rjmp	.+2      	; 0xa36 <malloc+0x62>
     a34:	ef 01       	movw	r28, r30
     a36:	9a 01       	movw	r18, r20
     a38:	bd 01       	movw	r22, r26
     a3a:	df 01       	movw	r26, r30
     a3c:	02 80       	ldd	r0, Z+2	; 0x02
     a3e:	f3 81       	ldd	r31, Z+3	; 0x03
     a40:	e0 2d       	mov	r30, r0
     a42:	d7 cf       	rjmp	.-82     	; 0x9f2 <malloc+0x1e>
     a44:	21 15       	cp	r18, r1
     a46:	31 05       	cpc	r19, r1
     a48:	f9 f0       	breq	.+62     	; 0xa88 <malloc+0xb4>
     a4a:	28 1b       	sub	r18, r24
     a4c:	39 0b       	sbc	r19, r25
     a4e:	24 30       	cpi	r18, 0x04	; 4
     a50:	31 05       	cpc	r19, r1
     a52:	80 f4       	brcc	.+32     	; 0xa74 <malloc+0xa0>
     a54:	8a 81       	ldd	r24, Y+2	; 0x02
     a56:	9b 81       	ldd	r25, Y+3	; 0x03
     a58:	61 15       	cp	r22, r1
     a5a:	71 05       	cpc	r23, r1
     a5c:	21 f0       	breq	.+8      	; 0xa66 <malloc+0x92>
     a5e:	fb 01       	movw	r30, r22
     a60:	93 83       	std	Z+3, r25	; 0x03
     a62:	82 83       	std	Z+2, r24	; 0x02
     a64:	04 c0       	rjmp	.+8      	; 0xa6e <malloc+0x9a>
     a66:	90 93 f6 02 	sts	0x02F6, r25
     a6a:	80 93 f5 02 	sts	0x02F5, r24
     a6e:	fe 01       	movw	r30, r28
     a70:	32 96       	adiw	r30, 0x02	; 2
     a72:	44 c0       	rjmp	.+136    	; 0xafc <malloc+0x128>
     a74:	fe 01       	movw	r30, r28
     a76:	e2 0f       	add	r30, r18
     a78:	f3 1f       	adc	r31, r19
     a7a:	81 93       	st	Z+, r24
     a7c:	91 93       	st	Z+, r25
     a7e:	22 50       	subi	r18, 0x02	; 2
     a80:	31 09       	sbc	r19, r1
     a82:	39 83       	std	Y+1, r19	; 0x01
     a84:	28 83       	st	Y, r18
     a86:	3a c0       	rjmp	.+116    	; 0xafc <malloc+0x128>
     a88:	20 91 f3 02 	lds	r18, 0x02F3
     a8c:	30 91 f4 02 	lds	r19, 0x02F4
     a90:	23 2b       	or	r18, r19
     a92:	41 f4       	brne	.+16     	; 0xaa4 <malloc+0xd0>
     a94:	20 91 02 02 	lds	r18, 0x0202
     a98:	30 91 03 02 	lds	r19, 0x0203
     a9c:	30 93 f4 02 	sts	0x02F4, r19
     aa0:	20 93 f3 02 	sts	0x02F3, r18
     aa4:	20 91 00 02 	lds	r18, 0x0200
     aa8:	30 91 01 02 	lds	r19, 0x0201
     aac:	21 15       	cp	r18, r1
     aae:	31 05       	cpc	r19, r1
     ab0:	41 f4       	brne	.+16     	; 0xac2 <malloc+0xee>
     ab2:	2d b7       	in	r18, 0x3d	; 61
     ab4:	3e b7       	in	r19, 0x3e	; 62
     ab6:	40 91 04 02 	lds	r20, 0x0204
     aba:	50 91 05 02 	lds	r21, 0x0205
     abe:	24 1b       	sub	r18, r20
     ac0:	35 0b       	sbc	r19, r21
     ac2:	e0 91 f3 02 	lds	r30, 0x02F3
     ac6:	f0 91 f4 02 	lds	r31, 0x02F4
     aca:	e2 17       	cp	r30, r18
     acc:	f3 07       	cpc	r31, r19
     ace:	a0 f4       	brcc	.+40     	; 0xaf8 <malloc+0x124>
     ad0:	2e 1b       	sub	r18, r30
     ad2:	3f 0b       	sbc	r19, r31
     ad4:	28 17       	cp	r18, r24
     ad6:	39 07       	cpc	r19, r25
     ad8:	78 f0       	brcs	.+30     	; 0xaf8 <malloc+0x124>
     ada:	ac 01       	movw	r20, r24
     adc:	4e 5f       	subi	r20, 0xFE	; 254
     ade:	5f 4f       	sbci	r21, 0xFF	; 255
     ae0:	24 17       	cp	r18, r20
     ae2:	35 07       	cpc	r19, r21
     ae4:	48 f0       	brcs	.+18     	; 0xaf8 <malloc+0x124>
     ae6:	4e 0f       	add	r20, r30
     ae8:	5f 1f       	adc	r21, r31
     aea:	50 93 f4 02 	sts	0x02F4, r21
     aee:	40 93 f3 02 	sts	0x02F3, r20
     af2:	81 93       	st	Z+, r24
     af4:	91 93       	st	Z+, r25
     af6:	02 c0       	rjmp	.+4      	; 0xafc <malloc+0x128>
     af8:	e0 e0       	ldi	r30, 0x00	; 0
     afa:	f0 e0       	ldi	r31, 0x00	; 0
     afc:	cf 01       	movw	r24, r30
     afe:	df 91       	pop	r29
     b00:	cf 91       	pop	r28
     b02:	08 95       	ret

00000b04 <free>:
     b04:	cf 93       	push	r28
     b06:	df 93       	push	r29
     b08:	00 97       	sbiw	r24, 0x00	; 0
     b0a:	09 f4       	brne	.+2      	; 0xb0e <free+0xa>
     b0c:	87 c0       	rjmp	.+270    	; 0xc1c <free+0x118>
     b0e:	fc 01       	movw	r30, r24
     b10:	32 97       	sbiw	r30, 0x02	; 2
     b12:	13 82       	std	Z+3, r1	; 0x03
     b14:	12 82       	std	Z+2, r1	; 0x02
     b16:	c0 91 f5 02 	lds	r28, 0x02F5
     b1a:	d0 91 f6 02 	lds	r29, 0x02F6
     b1e:	20 97       	sbiw	r28, 0x00	; 0
     b20:	81 f4       	brne	.+32     	; 0xb42 <free+0x3e>
     b22:	20 81       	ld	r18, Z
     b24:	31 81       	ldd	r19, Z+1	; 0x01
     b26:	28 0f       	add	r18, r24
     b28:	39 1f       	adc	r19, r25
     b2a:	80 91 f3 02 	lds	r24, 0x02F3
     b2e:	90 91 f4 02 	lds	r25, 0x02F4
     b32:	82 17       	cp	r24, r18
     b34:	93 07       	cpc	r25, r19
     b36:	79 f5       	brne	.+94     	; 0xb96 <free+0x92>
     b38:	f0 93 f4 02 	sts	0x02F4, r31
     b3c:	e0 93 f3 02 	sts	0x02F3, r30
     b40:	6d c0       	rjmp	.+218    	; 0xc1c <free+0x118>
     b42:	de 01       	movw	r26, r28
     b44:	20 e0       	ldi	r18, 0x00	; 0
     b46:	30 e0       	ldi	r19, 0x00	; 0
     b48:	ae 17       	cp	r26, r30
     b4a:	bf 07       	cpc	r27, r31
     b4c:	50 f4       	brcc	.+20     	; 0xb62 <free+0x5e>
     b4e:	12 96       	adiw	r26, 0x02	; 2
     b50:	4d 91       	ld	r20, X+
     b52:	5c 91       	ld	r21, X
     b54:	13 97       	sbiw	r26, 0x03	; 3
     b56:	9d 01       	movw	r18, r26
     b58:	41 15       	cp	r20, r1
     b5a:	51 05       	cpc	r21, r1
     b5c:	09 f1       	breq	.+66     	; 0xba0 <free+0x9c>
     b5e:	da 01       	movw	r26, r20
     b60:	f3 cf       	rjmp	.-26     	; 0xb48 <free+0x44>
     b62:	b3 83       	std	Z+3, r27	; 0x03
     b64:	a2 83       	std	Z+2, r26	; 0x02
     b66:	40 81       	ld	r20, Z
     b68:	51 81       	ldd	r21, Z+1	; 0x01
     b6a:	84 0f       	add	r24, r20
     b6c:	95 1f       	adc	r25, r21
     b6e:	8a 17       	cp	r24, r26
     b70:	9b 07       	cpc	r25, r27
     b72:	71 f4       	brne	.+28     	; 0xb90 <free+0x8c>
     b74:	8d 91       	ld	r24, X+
     b76:	9c 91       	ld	r25, X
     b78:	11 97       	sbiw	r26, 0x01	; 1
     b7a:	84 0f       	add	r24, r20
     b7c:	95 1f       	adc	r25, r21
     b7e:	02 96       	adiw	r24, 0x02	; 2
     b80:	91 83       	std	Z+1, r25	; 0x01
     b82:	80 83       	st	Z, r24
     b84:	12 96       	adiw	r26, 0x02	; 2
     b86:	8d 91       	ld	r24, X+
     b88:	9c 91       	ld	r25, X
     b8a:	13 97       	sbiw	r26, 0x03	; 3
     b8c:	93 83       	std	Z+3, r25	; 0x03
     b8e:	82 83       	std	Z+2, r24	; 0x02
     b90:	21 15       	cp	r18, r1
     b92:	31 05       	cpc	r19, r1
     b94:	29 f4       	brne	.+10     	; 0xba0 <free+0x9c>
     b96:	f0 93 f6 02 	sts	0x02F6, r31
     b9a:	e0 93 f5 02 	sts	0x02F5, r30
     b9e:	3e c0       	rjmp	.+124    	; 0xc1c <free+0x118>
     ba0:	d9 01       	movw	r26, r18
     ba2:	13 96       	adiw	r26, 0x03	; 3
     ba4:	fc 93       	st	X, r31
     ba6:	ee 93       	st	-X, r30
     ba8:	12 97       	sbiw	r26, 0x02	; 2
     baa:	4d 91       	ld	r20, X+
     bac:	5d 91       	ld	r21, X+
     bae:	a4 0f       	add	r26, r20
     bb0:	b5 1f       	adc	r27, r21
     bb2:	ea 17       	cp	r30, r26
     bb4:	fb 07       	cpc	r31, r27
     bb6:	79 f4       	brne	.+30     	; 0xbd6 <free+0xd2>
     bb8:	80 81       	ld	r24, Z
     bba:	91 81       	ldd	r25, Z+1	; 0x01
     bbc:	84 0f       	add	r24, r20
     bbe:	95 1f       	adc	r25, r21
     bc0:	02 96       	adiw	r24, 0x02	; 2
     bc2:	d9 01       	movw	r26, r18
     bc4:	11 96       	adiw	r26, 0x01	; 1
     bc6:	9c 93       	st	X, r25
     bc8:	8e 93       	st	-X, r24
     bca:	82 81       	ldd	r24, Z+2	; 0x02
     bcc:	93 81       	ldd	r25, Z+3	; 0x03
     bce:	13 96       	adiw	r26, 0x03	; 3
     bd0:	9c 93       	st	X, r25
     bd2:	8e 93       	st	-X, r24
     bd4:	12 97       	sbiw	r26, 0x02	; 2
     bd6:	e0 e0       	ldi	r30, 0x00	; 0
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	8a 81       	ldd	r24, Y+2	; 0x02
     bdc:	9b 81       	ldd	r25, Y+3	; 0x03
     bde:	00 97       	sbiw	r24, 0x00	; 0
     be0:	19 f0       	breq	.+6      	; 0xbe8 <free+0xe4>
     be2:	fe 01       	movw	r30, r28
     be4:	ec 01       	movw	r28, r24
     be6:	f9 cf       	rjmp	.-14     	; 0xbda <free+0xd6>
     be8:	ce 01       	movw	r24, r28
     bea:	02 96       	adiw	r24, 0x02	; 2
     bec:	28 81       	ld	r18, Y
     bee:	39 81       	ldd	r19, Y+1	; 0x01
     bf0:	82 0f       	add	r24, r18
     bf2:	93 1f       	adc	r25, r19
     bf4:	20 91 f3 02 	lds	r18, 0x02F3
     bf8:	30 91 f4 02 	lds	r19, 0x02F4
     bfc:	28 17       	cp	r18, r24
     bfe:	39 07       	cpc	r19, r25
     c00:	69 f4       	brne	.+26     	; 0xc1c <free+0x118>
     c02:	30 97       	sbiw	r30, 0x00	; 0
     c04:	29 f4       	brne	.+10     	; 0xc10 <free+0x10c>
     c06:	10 92 f6 02 	sts	0x02F6, r1
     c0a:	10 92 f5 02 	sts	0x02F5, r1
     c0e:	02 c0       	rjmp	.+4      	; 0xc14 <free+0x110>
     c10:	13 82       	std	Z+3, r1	; 0x03
     c12:	12 82       	std	Z+2, r1	; 0x02
     c14:	d0 93 f4 02 	sts	0x02F4, r29
     c18:	c0 93 f3 02 	sts	0x02F3, r28
     c1c:	df 91       	pop	r29
     c1e:	cf 91       	pop	r28
     c20:	08 95       	ret

00000c22 <fdevopen>:
     c22:	0f 93       	push	r16
     c24:	1f 93       	push	r17
     c26:	cf 93       	push	r28
     c28:	df 93       	push	r29
     c2a:	ec 01       	movw	r28, r24
     c2c:	8b 01       	movw	r16, r22
     c2e:	00 97       	sbiw	r24, 0x00	; 0
     c30:	31 f4       	brne	.+12     	; 0xc3e <fdevopen+0x1c>
     c32:	61 15       	cp	r22, r1
     c34:	71 05       	cpc	r23, r1
     c36:	19 f4       	brne	.+6      	; 0xc3e <fdevopen+0x1c>
     c38:	80 e0       	ldi	r24, 0x00	; 0
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	37 c0       	rjmp	.+110    	; 0xcac <fdevopen+0x8a>
     c3e:	6e e0       	ldi	r22, 0x0E	; 14
     c40:	70 e0       	ldi	r23, 0x00	; 0
     c42:	81 e0       	ldi	r24, 0x01	; 1
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	63 d2       	rcall	.+1222   	; 0x110e <calloc>
     c48:	fc 01       	movw	r30, r24
     c4a:	00 97       	sbiw	r24, 0x00	; 0
     c4c:	a9 f3       	breq	.-22     	; 0xc38 <fdevopen+0x16>
     c4e:	80 e8       	ldi	r24, 0x80	; 128
     c50:	83 83       	std	Z+3, r24	; 0x03
     c52:	01 15       	cp	r16, r1
     c54:	11 05       	cpc	r17, r1
     c56:	71 f0       	breq	.+28     	; 0xc74 <fdevopen+0x52>
     c58:	13 87       	std	Z+11, r17	; 0x0b
     c5a:	02 87       	std	Z+10, r16	; 0x0a
     c5c:	81 e8       	ldi	r24, 0x81	; 129
     c5e:	83 83       	std	Z+3, r24	; 0x03
     c60:	80 91 f7 02 	lds	r24, 0x02F7
     c64:	90 91 f8 02 	lds	r25, 0x02F8
     c68:	89 2b       	or	r24, r25
     c6a:	21 f4       	brne	.+8      	; 0xc74 <fdevopen+0x52>
     c6c:	f0 93 f8 02 	sts	0x02F8, r31
     c70:	e0 93 f7 02 	sts	0x02F7, r30
     c74:	20 97       	sbiw	r28, 0x00	; 0
     c76:	c9 f0       	breq	.+50     	; 0xcaa <fdevopen+0x88>
     c78:	d1 87       	std	Z+9, r29	; 0x09
     c7a:	c0 87       	std	Z+8, r28	; 0x08
     c7c:	83 81       	ldd	r24, Z+3	; 0x03
     c7e:	82 60       	ori	r24, 0x02	; 2
     c80:	83 83       	std	Z+3, r24	; 0x03
     c82:	80 91 f9 02 	lds	r24, 0x02F9
     c86:	90 91 fa 02 	lds	r25, 0x02FA
     c8a:	89 2b       	or	r24, r25
     c8c:	71 f4       	brne	.+28     	; 0xcaa <fdevopen+0x88>
     c8e:	f0 93 fa 02 	sts	0x02FA, r31
     c92:	e0 93 f9 02 	sts	0x02F9, r30
     c96:	80 91 fb 02 	lds	r24, 0x02FB
     c9a:	90 91 fc 02 	lds	r25, 0x02FC
     c9e:	89 2b       	or	r24, r25
     ca0:	21 f4       	brne	.+8      	; 0xcaa <fdevopen+0x88>
     ca2:	f0 93 fc 02 	sts	0x02FC, r31
     ca6:	e0 93 fb 02 	sts	0x02FB, r30
     caa:	cf 01       	movw	r24, r30
     cac:	df 91       	pop	r29
     cae:	cf 91       	pop	r28
     cb0:	1f 91       	pop	r17
     cb2:	0f 91       	pop	r16
     cb4:	08 95       	ret

00000cb6 <printf>:
     cb6:	cf 93       	push	r28
     cb8:	df 93       	push	r29
     cba:	cd b7       	in	r28, 0x3d	; 61
     cbc:	de b7       	in	r29, 0x3e	; 62
     cbe:	fe 01       	movw	r30, r28
     cc0:	36 96       	adiw	r30, 0x06	; 6
     cc2:	61 91       	ld	r22, Z+
     cc4:	71 91       	ld	r23, Z+
     cc6:	af 01       	movw	r20, r30
     cc8:	80 91 f9 02 	lds	r24, 0x02F9
     ccc:	90 91 fa 02 	lds	r25, 0x02FA
     cd0:	30 d0       	rcall	.+96     	; 0xd32 <vfprintf>
     cd2:	df 91       	pop	r29
     cd4:	cf 91       	pop	r28
     cd6:	08 95       	ret

00000cd8 <puts>:
     cd8:	0f 93       	push	r16
     cda:	1f 93       	push	r17
     cdc:	cf 93       	push	r28
     cde:	df 93       	push	r29
     ce0:	e0 91 f9 02 	lds	r30, 0x02F9
     ce4:	f0 91 fa 02 	lds	r31, 0x02FA
     ce8:	23 81       	ldd	r18, Z+3	; 0x03
     cea:	21 ff       	sbrs	r18, 1
     cec:	1b c0       	rjmp	.+54     	; 0xd24 <puts+0x4c>
     cee:	ec 01       	movw	r28, r24
     cf0:	00 e0       	ldi	r16, 0x00	; 0
     cf2:	10 e0       	ldi	r17, 0x00	; 0
     cf4:	89 91       	ld	r24, Y+
     cf6:	60 91 f9 02 	lds	r22, 0x02F9
     cfa:	70 91 fa 02 	lds	r23, 0x02FA
     cfe:	db 01       	movw	r26, r22
     d00:	18 96       	adiw	r26, 0x08	; 8
     d02:	ed 91       	ld	r30, X+
     d04:	fc 91       	ld	r31, X
     d06:	19 97       	sbiw	r26, 0x09	; 9
     d08:	88 23       	and	r24, r24
     d0a:	31 f0       	breq	.+12     	; 0xd18 <puts+0x40>
     d0c:	19 95       	eicall
     d0e:	89 2b       	or	r24, r25
     d10:	89 f3       	breq	.-30     	; 0xcf4 <puts+0x1c>
     d12:	0f ef       	ldi	r16, 0xFF	; 255
     d14:	1f ef       	ldi	r17, 0xFF	; 255
     d16:	ee cf       	rjmp	.-36     	; 0xcf4 <puts+0x1c>
     d18:	8a e0       	ldi	r24, 0x0A	; 10
     d1a:	19 95       	eicall
     d1c:	89 2b       	or	r24, r25
     d1e:	11 f4       	brne	.+4      	; 0xd24 <puts+0x4c>
     d20:	c8 01       	movw	r24, r16
     d22:	02 c0       	rjmp	.+4      	; 0xd28 <puts+0x50>
     d24:	8f ef       	ldi	r24, 0xFF	; 255
     d26:	9f ef       	ldi	r25, 0xFF	; 255
     d28:	df 91       	pop	r29
     d2a:	cf 91       	pop	r28
     d2c:	1f 91       	pop	r17
     d2e:	0f 91       	pop	r16
     d30:	08 95       	ret

00000d32 <vfprintf>:
     d32:	2f 92       	push	r2
     d34:	3f 92       	push	r3
     d36:	4f 92       	push	r4
     d38:	5f 92       	push	r5
     d3a:	6f 92       	push	r6
     d3c:	7f 92       	push	r7
     d3e:	8f 92       	push	r8
     d40:	9f 92       	push	r9
     d42:	af 92       	push	r10
     d44:	bf 92       	push	r11
     d46:	cf 92       	push	r12
     d48:	df 92       	push	r13
     d4a:	ef 92       	push	r14
     d4c:	ff 92       	push	r15
     d4e:	0f 93       	push	r16
     d50:	1f 93       	push	r17
     d52:	cf 93       	push	r28
     d54:	df 93       	push	r29
     d56:	cd b7       	in	r28, 0x3d	; 61
     d58:	de b7       	in	r29, 0x3e	; 62
     d5a:	2c 97       	sbiw	r28, 0x0c	; 12
     d5c:	0f b6       	in	r0, 0x3f	; 63
     d5e:	f8 94       	cli
     d60:	de bf       	out	0x3e, r29	; 62
     d62:	0f be       	out	0x3f, r0	; 63
     d64:	cd bf       	out	0x3d, r28	; 61
     d66:	7c 01       	movw	r14, r24
     d68:	6b 01       	movw	r12, r22
     d6a:	8a 01       	movw	r16, r20
     d6c:	fc 01       	movw	r30, r24
     d6e:	17 82       	std	Z+7, r1	; 0x07
     d70:	16 82       	std	Z+6, r1	; 0x06
     d72:	83 81       	ldd	r24, Z+3	; 0x03
     d74:	81 ff       	sbrs	r24, 1
     d76:	b0 c1       	rjmp	.+864    	; 0x10d8 <vfprintf+0x3a6>
     d78:	ce 01       	movw	r24, r28
     d7a:	01 96       	adiw	r24, 0x01	; 1
     d7c:	4c 01       	movw	r8, r24
     d7e:	f7 01       	movw	r30, r14
     d80:	93 81       	ldd	r25, Z+3	; 0x03
     d82:	f6 01       	movw	r30, r12
     d84:	93 fd       	sbrc	r25, 3
     d86:	85 91       	lpm	r24, Z+
     d88:	93 ff       	sbrs	r25, 3
     d8a:	81 91       	ld	r24, Z+
     d8c:	6f 01       	movw	r12, r30
     d8e:	88 23       	and	r24, r24
     d90:	09 f4       	brne	.+2      	; 0xd94 <vfprintf+0x62>
     d92:	9e c1       	rjmp	.+828    	; 0x10d0 <vfprintf+0x39e>
     d94:	85 32       	cpi	r24, 0x25	; 37
     d96:	39 f4       	brne	.+14     	; 0xda6 <vfprintf+0x74>
     d98:	93 fd       	sbrc	r25, 3
     d9a:	85 91       	lpm	r24, Z+
     d9c:	93 ff       	sbrs	r25, 3
     d9e:	81 91       	ld	r24, Z+
     da0:	6f 01       	movw	r12, r30
     da2:	85 32       	cpi	r24, 0x25	; 37
     da4:	21 f4       	brne	.+8      	; 0xdae <vfprintf+0x7c>
     da6:	b7 01       	movw	r22, r14
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	e8 d1       	rcall	.+976    	; 0x117c <fputc>
     dac:	e8 cf       	rjmp	.-48     	; 0xd7e <vfprintf+0x4c>
     dae:	51 2c       	mov	r5, r1
     db0:	31 2c       	mov	r3, r1
     db2:	20 e0       	ldi	r18, 0x00	; 0
     db4:	20 32       	cpi	r18, 0x20	; 32
     db6:	a0 f4       	brcc	.+40     	; 0xde0 <vfprintf+0xae>
     db8:	8b 32       	cpi	r24, 0x2B	; 43
     dba:	69 f0       	breq	.+26     	; 0xdd6 <vfprintf+0xa4>
     dbc:	30 f4       	brcc	.+12     	; 0xdca <vfprintf+0x98>
     dbe:	80 32       	cpi	r24, 0x20	; 32
     dc0:	59 f0       	breq	.+22     	; 0xdd8 <vfprintf+0xa6>
     dc2:	83 32       	cpi	r24, 0x23	; 35
     dc4:	69 f4       	brne	.+26     	; 0xde0 <vfprintf+0xae>
     dc6:	20 61       	ori	r18, 0x10	; 16
     dc8:	2c c0       	rjmp	.+88     	; 0xe22 <vfprintf+0xf0>
     dca:	8d 32       	cpi	r24, 0x2D	; 45
     dcc:	39 f0       	breq	.+14     	; 0xddc <vfprintf+0xaa>
     dce:	80 33       	cpi	r24, 0x30	; 48
     dd0:	39 f4       	brne	.+14     	; 0xde0 <vfprintf+0xae>
     dd2:	21 60       	ori	r18, 0x01	; 1
     dd4:	26 c0       	rjmp	.+76     	; 0xe22 <vfprintf+0xf0>
     dd6:	22 60       	ori	r18, 0x02	; 2
     dd8:	24 60       	ori	r18, 0x04	; 4
     dda:	23 c0       	rjmp	.+70     	; 0xe22 <vfprintf+0xf0>
     ddc:	28 60       	ori	r18, 0x08	; 8
     dde:	21 c0       	rjmp	.+66     	; 0xe22 <vfprintf+0xf0>
     de0:	27 fd       	sbrc	r18, 7
     de2:	27 c0       	rjmp	.+78     	; 0xe32 <vfprintf+0x100>
     de4:	30 ed       	ldi	r19, 0xD0	; 208
     de6:	38 0f       	add	r19, r24
     de8:	3a 30       	cpi	r19, 0x0A	; 10
     dea:	78 f4       	brcc	.+30     	; 0xe0a <vfprintf+0xd8>
     dec:	26 ff       	sbrs	r18, 6
     dee:	06 c0       	rjmp	.+12     	; 0xdfc <vfprintf+0xca>
     df0:	fa e0       	ldi	r31, 0x0A	; 10
     df2:	5f 9e       	mul	r5, r31
     df4:	30 0d       	add	r19, r0
     df6:	11 24       	eor	r1, r1
     df8:	53 2e       	mov	r5, r19
     dfa:	13 c0       	rjmp	.+38     	; 0xe22 <vfprintf+0xf0>
     dfc:	8a e0       	ldi	r24, 0x0A	; 10
     dfe:	38 9e       	mul	r3, r24
     e00:	30 0d       	add	r19, r0
     e02:	11 24       	eor	r1, r1
     e04:	33 2e       	mov	r3, r19
     e06:	20 62       	ori	r18, 0x20	; 32
     e08:	0c c0       	rjmp	.+24     	; 0xe22 <vfprintf+0xf0>
     e0a:	8e 32       	cpi	r24, 0x2E	; 46
     e0c:	21 f4       	brne	.+8      	; 0xe16 <vfprintf+0xe4>
     e0e:	26 fd       	sbrc	r18, 6
     e10:	5f c1       	rjmp	.+702    	; 0x10d0 <vfprintf+0x39e>
     e12:	20 64       	ori	r18, 0x40	; 64
     e14:	06 c0       	rjmp	.+12     	; 0xe22 <vfprintf+0xf0>
     e16:	8c 36       	cpi	r24, 0x6C	; 108
     e18:	11 f4       	brne	.+4      	; 0xe1e <vfprintf+0xec>
     e1a:	20 68       	ori	r18, 0x80	; 128
     e1c:	02 c0       	rjmp	.+4      	; 0xe22 <vfprintf+0xf0>
     e1e:	88 36       	cpi	r24, 0x68	; 104
     e20:	41 f4       	brne	.+16     	; 0xe32 <vfprintf+0x100>
     e22:	f6 01       	movw	r30, r12
     e24:	93 fd       	sbrc	r25, 3
     e26:	85 91       	lpm	r24, Z+
     e28:	93 ff       	sbrs	r25, 3
     e2a:	81 91       	ld	r24, Z+
     e2c:	6f 01       	movw	r12, r30
     e2e:	81 11       	cpse	r24, r1
     e30:	c1 cf       	rjmp	.-126    	; 0xdb4 <vfprintf+0x82>
     e32:	98 2f       	mov	r25, r24
     e34:	9f 7d       	andi	r25, 0xDF	; 223
     e36:	95 54       	subi	r25, 0x45	; 69
     e38:	93 30       	cpi	r25, 0x03	; 3
     e3a:	28 f4       	brcc	.+10     	; 0xe46 <vfprintf+0x114>
     e3c:	0c 5f       	subi	r16, 0xFC	; 252
     e3e:	1f 4f       	sbci	r17, 0xFF	; 255
     e40:	ff e3       	ldi	r31, 0x3F	; 63
     e42:	f9 83       	std	Y+1, r31	; 0x01
     e44:	0d c0       	rjmp	.+26     	; 0xe60 <vfprintf+0x12e>
     e46:	83 36       	cpi	r24, 0x63	; 99
     e48:	31 f0       	breq	.+12     	; 0xe56 <vfprintf+0x124>
     e4a:	83 37       	cpi	r24, 0x73	; 115
     e4c:	71 f0       	breq	.+28     	; 0xe6a <vfprintf+0x138>
     e4e:	83 35       	cpi	r24, 0x53	; 83
     e50:	09 f0       	breq	.+2      	; 0xe54 <vfprintf+0x122>
     e52:	57 c0       	rjmp	.+174    	; 0xf02 <vfprintf+0x1d0>
     e54:	21 c0       	rjmp	.+66     	; 0xe98 <vfprintf+0x166>
     e56:	f8 01       	movw	r30, r16
     e58:	80 81       	ld	r24, Z
     e5a:	89 83       	std	Y+1, r24	; 0x01
     e5c:	0e 5f       	subi	r16, 0xFE	; 254
     e5e:	1f 4f       	sbci	r17, 0xFF	; 255
     e60:	44 24       	eor	r4, r4
     e62:	43 94       	inc	r4
     e64:	51 2c       	mov	r5, r1
     e66:	54 01       	movw	r10, r8
     e68:	14 c0       	rjmp	.+40     	; 0xe92 <vfprintf+0x160>
     e6a:	38 01       	movw	r6, r16
     e6c:	f2 e0       	ldi	r31, 0x02	; 2
     e6e:	6f 0e       	add	r6, r31
     e70:	71 1c       	adc	r7, r1
     e72:	f8 01       	movw	r30, r16
     e74:	a0 80       	ld	r10, Z
     e76:	b1 80       	ldd	r11, Z+1	; 0x01
     e78:	26 ff       	sbrs	r18, 6
     e7a:	03 c0       	rjmp	.+6      	; 0xe82 <vfprintf+0x150>
     e7c:	65 2d       	mov	r22, r5
     e7e:	70 e0       	ldi	r23, 0x00	; 0
     e80:	02 c0       	rjmp	.+4      	; 0xe86 <vfprintf+0x154>
     e82:	6f ef       	ldi	r22, 0xFF	; 255
     e84:	7f ef       	ldi	r23, 0xFF	; 255
     e86:	c5 01       	movw	r24, r10
     e88:	2c 87       	std	Y+12, r18	; 0x0c
     e8a:	6d d1       	rcall	.+730    	; 0x1166 <strnlen>
     e8c:	2c 01       	movw	r4, r24
     e8e:	83 01       	movw	r16, r6
     e90:	2c 85       	ldd	r18, Y+12	; 0x0c
     e92:	2f 77       	andi	r18, 0x7F	; 127
     e94:	22 2e       	mov	r2, r18
     e96:	16 c0       	rjmp	.+44     	; 0xec4 <vfprintf+0x192>
     e98:	38 01       	movw	r6, r16
     e9a:	f2 e0       	ldi	r31, 0x02	; 2
     e9c:	6f 0e       	add	r6, r31
     e9e:	71 1c       	adc	r7, r1
     ea0:	f8 01       	movw	r30, r16
     ea2:	a0 80       	ld	r10, Z
     ea4:	b1 80       	ldd	r11, Z+1	; 0x01
     ea6:	26 ff       	sbrs	r18, 6
     ea8:	03 c0       	rjmp	.+6      	; 0xeb0 <vfprintf+0x17e>
     eaa:	65 2d       	mov	r22, r5
     eac:	70 e0       	ldi	r23, 0x00	; 0
     eae:	02 c0       	rjmp	.+4      	; 0xeb4 <vfprintf+0x182>
     eb0:	6f ef       	ldi	r22, 0xFF	; 255
     eb2:	7f ef       	ldi	r23, 0xFF	; 255
     eb4:	c5 01       	movw	r24, r10
     eb6:	2c 87       	std	Y+12, r18	; 0x0c
     eb8:	44 d1       	rcall	.+648    	; 0x1142 <strnlen_P>
     eba:	2c 01       	movw	r4, r24
     ebc:	2c 85       	ldd	r18, Y+12	; 0x0c
     ebe:	20 68       	ori	r18, 0x80	; 128
     ec0:	22 2e       	mov	r2, r18
     ec2:	83 01       	movw	r16, r6
     ec4:	23 fc       	sbrc	r2, 3
     ec6:	19 c0       	rjmp	.+50     	; 0xefa <vfprintf+0x1c8>
     ec8:	83 2d       	mov	r24, r3
     eca:	90 e0       	ldi	r25, 0x00	; 0
     ecc:	48 16       	cp	r4, r24
     ece:	59 06       	cpc	r5, r25
     ed0:	a0 f4       	brcc	.+40     	; 0xefa <vfprintf+0x1c8>
     ed2:	b7 01       	movw	r22, r14
     ed4:	80 e2       	ldi	r24, 0x20	; 32
     ed6:	90 e0       	ldi	r25, 0x00	; 0
     ed8:	51 d1       	rcall	.+674    	; 0x117c <fputc>
     eda:	3a 94       	dec	r3
     edc:	f5 cf       	rjmp	.-22     	; 0xec8 <vfprintf+0x196>
     ede:	f5 01       	movw	r30, r10
     ee0:	27 fc       	sbrc	r2, 7
     ee2:	85 91       	lpm	r24, Z+
     ee4:	27 fe       	sbrs	r2, 7
     ee6:	81 91       	ld	r24, Z+
     ee8:	5f 01       	movw	r10, r30
     eea:	b7 01       	movw	r22, r14
     eec:	90 e0       	ldi	r25, 0x00	; 0
     eee:	46 d1       	rcall	.+652    	; 0x117c <fputc>
     ef0:	31 10       	cpse	r3, r1
     ef2:	3a 94       	dec	r3
     ef4:	f1 e0       	ldi	r31, 0x01	; 1
     ef6:	4f 1a       	sub	r4, r31
     ef8:	51 08       	sbc	r5, r1
     efa:	41 14       	cp	r4, r1
     efc:	51 04       	cpc	r5, r1
     efe:	79 f7       	brne	.-34     	; 0xede <vfprintf+0x1ac>
     f00:	de c0       	rjmp	.+444    	; 0x10be <vfprintf+0x38c>
     f02:	84 36       	cpi	r24, 0x64	; 100
     f04:	11 f0       	breq	.+4      	; 0xf0a <vfprintf+0x1d8>
     f06:	89 36       	cpi	r24, 0x69	; 105
     f08:	31 f5       	brne	.+76     	; 0xf56 <vfprintf+0x224>
     f0a:	f8 01       	movw	r30, r16
     f0c:	27 ff       	sbrs	r18, 7
     f0e:	07 c0       	rjmp	.+14     	; 0xf1e <vfprintf+0x1ec>
     f10:	60 81       	ld	r22, Z
     f12:	71 81       	ldd	r23, Z+1	; 0x01
     f14:	82 81       	ldd	r24, Z+2	; 0x02
     f16:	93 81       	ldd	r25, Z+3	; 0x03
     f18:	0c 5f       	subi	r16, 0xFC	; 252
     f1a:	1f 4f       	sbci	r17, 0xFF	; 255
     f1c:	08 c0       	rjmp	.+16     	; 0xf2e <vfprintf+0x1fc>
     f1e:	60 81       	ld	r22, Z
     f20:	71 81       	ldd	r23, Z+1	; 0x01
     f22:	88 27       	eor	r24, r24
     f24:	77 fd       	sbrc	r23, 7
     f26:	80 95       	com	r24
     f28:	98 2f       	mov	r25, r24
     f2a:	0e 5f       	subi	r16, 0xFE	; 254
     f2c:	1f 4f       	sbci	r17, 0xFF	; 255
     f2e:	2f 76       	andi	r18, 0x6F	; 111
     f30:	b2 2e       	mov	r11, r18
     f32:	97 ff       	sbrs	r25, 7
     f34:	09 c0       	rjmp	.+18     	; 0xf48 <vfprintf+0x216>
     f36:	90 95       	com	r25
     f38:	80 95       	com	r24
     f3a:	70 95       	com	r23
     f3c:	61 95       	neg	r22
     f3e:	7f 4f       	sbci	r23, 0xFF	; 255
     f40:	8f 4f       	sbci	r24, 0xFF	; 255
     f42:	9f 4f       	sbci	r25, 0xFF	; 255
     f44:	20 68       	ori	r18, 0x80	; 128
     f46:	b2 2e       	mov	r11, r18
     f48:	2a e0       	ldi	r18, 0x0A	; 10
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	a4 01       	movw	r20, r8
     f4e:	48 d1       	rcall	.+656    	; 0x11e0 <__ultoa_invert>
     f50:	a8 2e       	mov	r10, r24
     f52:	a8 18       	sub	r10, r8
     f54:	43 c0       	rjmp	.+134    	; 0xfdc <vfprintf+0x2aa>
     f56:	85 37       	cpi	r24, 0x75	; 117
     f58:	29 f4       	brne	.+10     	; 0xf64 <vfprintf+0x232>
     f5a:	2f 7e       	andi	r18, 0xEF	; 239
     f5c:	b2 2e       	mov	r11, r18
     f5e:	2a e0       	ldi	r18, 0x0A	; 10
     f60:	30 e0       	ldi	r19, 0x00	; 0
     f62:	25 c0       	rjmp	.+74     	; 0xfae <vfprintf+0x27c>
     f64:	f2 2f       	mov	r31, r18
     f66:	f9 7f       	andi	r31, 0xF9	; 249
     f68:	bf 2e       	mov	r11, r31
     f6a:	8f 36       	cpi	r24, 0x6F	; 111
     f6c:	c1 f0       	breq	.+48     	; 0xf9e <vfprintf+0x26c>
     f6e:	18 f4       	brcc	.+6      	; 0xf76 <vfprintf+0x244>
     f70:	88 35       	cpi	r24, 0x58	; 88
     f72:	79 f0       	breq	.+30     	; 0xf92 <vfprintf+0x260>
     f74:	ad c0       	rjmp	.+346    	; 0x10d0 <vfprintf+0x39e>
     f76:	80 37       	cpi	r24, 0x70	; 112
     f78:	19 f0       	breq	.+6      	; 0xf80 <vfprintf+0x24e>
     f7a:	88 37       	cpi	r24, 0x78	; 120
     f7c:	21 f0       	breq	.+8      	; 0xf86 <vfprintf+0x254>
     f7e:	a8 c0       	rjmp	.+336    	; 0x10d0 <vfprintf+0x39e>
     f80:	2f 2f       	mov	r18, r31
     f82:	20 61       	ori	r18, 0x10	; 16
     f84:	b2 2e       	mov	r11, r18
     f86:	b4 fe       	sbrs	r11, 4
     f88:	0d c0       	rjmp	.+26     	; 0xfa4 <vfprintf+0x272>
     f8a:	8b 2d       	mov	r24, r11
     f8c:	84 60       	ori	r24, 0x04	; 4
     f8e:	b8 2e       	mov	r11, r24
     f90:	09 c0       	rjmp	.+18     	; 0xfa4 <vfprintf+0x272>
     f92:	24 ff       	sbrs	r18, 4
     f94:	0a c0       	rjmp	.+20     	; 0xfaa <vfprintf+0x278>
     f96:	9f 2f       	mov	r25, r31
     f98:	96 60       	ori	r25, 0x06	; 6
     f9a:	b9 2e       	mov	r11, r25
     f9c:	06 c0       	rjmp	.+12     	; 0xfaa <vfprintf+0x278>
     f9e:	28 e0       	ldi	r18, 0x08	; 8
     fa0:	30 e0       	ldi	r19, 0x00	; 0
     fa2:	05 c0       	rjmp	.+10     	; 0xfae <vfprintf+0x27c>
     fa4:	20 e1       	ldi	r18, 0x10	; 16
     fa6:	30 e0       	ldi	r19, 0x00	; 0
     fa8:	02 c0       	rjmp	.+4      	; 0xfae <vfprintf+0x27c>
     faa:	20 e1       	ldi	r18, 0x10	; 16
     fac:	32 e0       	ldi	r19, 0x02	; 2
     fae:	f8 01       	movw	r30, r16
     fb0:	b7 fe       	sbrs	r11, 7
     fb2:	07 c0       	rjmp	.+14     	; 0xfc2 <vfprintf+0x290>
     fb4:	60 81       	ld	r22, Z
     fb6:	71 81       	ldd	r23, Z+1	; 0x01
     fb8:	82 81       	ldd	r24, Z+2	; 0x02
     fba:	93 81       	ldd	r25, Z+3	; 0x03
     fbc:	0c 5f       	subi	r16, 0xFC	; 252
     fbe:	1f 4f       	sbci	r17, 0xFF	; 255
     fc0:	06 c0       	rjmp	.+12     	; 0xfce <vfprintf+0x29c>
     fc2:	60 81       	ld	r22, Z
     fc4:	71 81       	ldd	r23, Z+1	; 0x01
     fc6:	80 e0       	ldi	r24, 0x00	; 0
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	0e 5f       	subi	r16, 0xFE	; 254
     fcc:	1f 4f       	sbci	r17, 0xFF	; 255
     fce:	a4 01       	movw	r20, r8
     fd0:	07 d1       	rcall	.+526    	; 0x11e0 <__ultoa_invert>
     fd2:	a8 2e       	mov	r10, r24
     fd4:	a8 18       	sub	r10, r8
     fd6:	fb 2d       	mov	r31, r11
     fd8:	ff 77       	andi	r31, 0x7F	; 127
     fda:	bf 2e       	mov	r11, r31
     fdc:	b6 fe       	sbrs	r11, 6
     fde:	0b c0       	rjmp	.+22     	; 0xff6 <vfprintf+0x2c4>
     fe0:	2b 2d       	mov	r18, r11
     fe2:	2e 7f       	andi	r18, 0xFE	; 254
     fe4:	a5 14       	cp	r10, r5
     fe6:	50 f4       	brcc	.+20     	; 0xffc <vfprintf+0x2ca>
     fe8:	b4 fe       	sbrs	r11, 4
     fea:	0a c0       	rjmp	.+20     	; 0x1000 <vfprintf+0x2ce>
     fec:	b2 fc       	sbrc	r11, 2
     fee:	08 c0       	rjmp	.+16     	; 0x1000 <vfprintf+0x2ce>
     ff0:	2b 2d       	mov	r18, r11
     ff2:	2e 7e       	andi	r18, 0xEE	; 238
     ff4:	05 c0       	rjmp	.+10     	; 0x1000 <vfprintf+0x2ce>
     ff6:	7a 2c       	mov	r7, r10
     ff8:	2b 2d       	mov	r18, r11
     ffa:	03 c0       	rjmp	.+6      	; 0x1002 <vfprintf+0x2d0>
     ffc:	7a 2c       	mov	r7, r10
     ffe:	01 c0       	rjmp	.+2      	; 0x1002 <vfprintf+0x2d0>
    1000:	75 2c       	mov	r7, r5
    1002:	24 ff       	sbrs	r18, 4
    1004:	0d c0       	rjmp	.+26     	; 0x1020 <vfprintf+0x2ee>
    1006:	fe 01       	movw	r30, r28
    1008:	ea 0d       	add	r30, r10
    100a:	f1 1d       	adc	r31, r1
    100c:	80 81       	ld	r24, Z
    100e:	80 33       	cpi	r24, 0x30	; 48
    1010:	11 f4       	brne	.+4      	; 0x1016 <vfprintf+0x2e4>
    1012:	29 7e       	andi	r18, 0xE9	; 233
    1014:	09 c0       	rjmp	.+18     	; 0x1028 <vfprintf+0x2f6>
    1016:	22 ff       	sbrs	r18, 2
    1018:	06 c0       	rjmp	.+12     	; 0x1026 <vfprintf+0x2f4>
    101a:	73 94       	inc	r7
    101c:	73 94       	inc	r7
    101e:	04 c0       	rjmp	.+8      	; 0x1028 <vfprintf+0x2f6>
    1020:	82 2f       	mov	r24, r18
    1022:	86 78       	andi	r24, 0x86	; 134
    1024:	09 f0       	breq	.+2      	; 0x1028 <vfprintf+0x2f6>
    1026:	73 94       	inc	r7
    1028:	23 fd       	sbrc	r18, 3
    102a:	12 c0       	rjmp	.+36     	; 0x1050 <vfprintf+0x31e>
    102c:	20 ff       	sbrs	r18, 0
    102e:	06 c0       	rjmp	.+12     	; 0x103c <vfprintf+0x30a>
    1030:	5a 2c       	mov	r5, r10
    1032:	73 14       	cp	r7, r3
    1034:	18 f4       	brcc	.+6      	; 0x103c <vfprintf+0x30a>
    1036:	53 0c       	add	r5, r3
    1038:	57 18       	sub	r5, r7
    103a:	73 2c       	mov	r7, r3
    103c:	73 14       	cp	r7, r3
    103e:	60 f4       	brcc	.+24     	; 0x1058 <vfprintf+0x326>
    1040:	b7 01       	movw	r22, r14
    1042:	80 e2       	ldi	r24, 0x20	; 32
    1044:	90 e0       	ldi	r25, 0x00	; 0
    1046:	2c 87       	std	Y+12, r18	; 0x0c
    1048:	99 d0       	rcall	.+306    	; 0x117c <fputc>
    104a:	73 94       	inc	r7
    104c:	2c 85       	ldd	r18, Y+12	; 0x0c
    104e:	f6 cf       	rjmp	.-20     	; 0x103c <vfprintf+0x30a>
    1050:	73 14       	cp	r7, r3
    1052:	10 f4       	brcc	.+4      	; 0x1058 <vfprintf+0x326>
    1054:	37 18       	sub	r3, r7
    1056:	01 c0       	rjmp	.+2      	; 0x105a <vfprintf+0x328>
    1058:	31 2c       	mov	r3, r1
    105a:	24 ff       	sbrs	r18, 4
    105c:	11 c0       	rjmp	.+34     	; 0x1080 <vfprintf+0x34e>
    105e:	b7 01       	movw	r22, r14
    1060:	80 e3       	ldi	r24, 0x30	; 48
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	2c 87       	std	Y+12, r18	; 0x0c
    1066:	8a d0       	rcall	.+276    	; 0x117c <fputc>
    1068:	2c 85       	ldd	r18, Y+12	; 0x0c
    106a:	22 ff       	sbrs	r18, 2
    106c:	16 c0       	rjmp	.+44     	; 0x109a <vfprintf+0x368>
    106e:	21 ff       	sbrs	r18, 1
    1070:	03 c0       	rjmp	.+6      	; 0x1078 <vfprintf+0x346>
    1072:	88 e5       	ldi	r24, 0x58	; 88
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	02 c0       	rjmp	.+4      	; 0x107c <vfprintf+0x34a>
    1078:	88 e7       	ldi	r24, 0x78	; 120
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	b7 01       	movw	r22, r14
    107e:	0c c0       	rjmp	.+24     	; 0x1098 <vfprintf+0x366>
    1080:	82 2f       	mov	r24, r18
    1082:	86 78       	andi	r24, 0x86	; 134
    1084:	51 f0       	breq	.+20     	; 0x109a <vfprintf+0x368>
    1086:	21 fd       	sbrc	r18, 1
    1088:	02 c0       	rjmp	.+4      	; 0x108e <vfprintf+0x35c>
    108a:	80 e2       	ldi	r24, 0x20	; 32
    108c:	01 c0       	rjmp	.+2      	; 0x1090 <vfprintf+0x35e>
    108e:	8b e2       	ldi	r24, 0x2B	; 43
    1090:	27 fd       	sbrc	r18, 7
    1092:	8d e2       	ldi	r24, 0x2D	; 45
    1094:	b7 01       	movw	r22, r14
    1096:	90 e0       	ldi	r25, 0x00	; 0
    1098:	71 d0       	rcall	.+226    	; 0x117c <fputc>
    109a:	a5 14       	cp	r10, r5
    109c:	30 f4       	brcc	.+12     	; 0x10aa <vfprintf+0x378>
    109e:	b7 01       	movw	r22, r14
    10a0:	80 e3       	ldi	r24, 0x30	; 48
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	6b d0       	rcall	.+214    	; 0x117c <fputc>
    10a6:	5a 94       	dec	r5
    10a8:	f8 cf       	rjmp	.-16     	; 0x109a <vfprintf+0x368>
    10aa:	aa 94       	dec	r10
    10ac:	f4 01       	movw	r30, r8
    10ae:	ea 0d       	add	r30, r10
    10b0:	f1 1d       	adc	r31, r1
    10b2:	80 81       	ld	r24, Z
    10b4:	b7 01       	movw	r22, r14
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	61 d0       	rcall	.+194    	; 0x117c <fputc>
    10ba:	a1 10       	cpse	r10, r1
    10bc:	f6 cf       	rjmp	.-20     	; 0x10aa <vfprintf+0x378>
    10be:	33 20       	and	r3, r3
    10c0:	09 f4       	brne	.+2      	; 0x10c4 <vfprintf+0x392>
    10c2:	5d ce       	rjmp	.-838    	; 0xd7e <vfprintf+0x4c>
    10c4:	b7 01       	movw	r22, r14
    10c6:	80 e2       	ldi	r24, 0x20	; 32
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	58 d0       	rcall	.+176    	; 0x117c <fputc>
    10cc:	3a 94       	dec	r3
    10ce:	f7 cf       	rjmp	.-18     	; 0x10be <vfprintf+0x38c>
    10d0:	f7 01       	movw	r30, r14
    10d2:	86 81       	ldd	r24, Z+6	; 0x06
    10d4:	97 81       	ldd	r25, Z+7	; 0x07
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <vfprintf+0x3aa>
    10d8:	8f ef       	ldi	r24, 0xFF	; 255
    10da:	9f ef       	ldi	r25, 0xFF	; 255
    10dc:	2c 96       	adiw	r28, 0x0c	; 12
    10de:	0f b6       	in	r0, 0x3f	; 63
    10e0:	f8 94       	cli
    10e2:	de bf       	out	0x3e, r29	; 62
    10e4:	0f be       	out	0x3f, r0	; 63
    10e6:	cd bf       	out	0x3d, r28	; 61
    10e8:	df 91       	pop	r29
    10ea:	cf 91       	pop	r28
    10ec:	1f 91       	pop	r17
    10ee:	0f 91       	pop	r16
    10f0:	ff 90       	pop	r15
    10f2:	ef 90       	pop	r14
    10f4:	df 90       	pop	r13
    10f6:	cf 90       	pop	r12
    10f8:	bf 90       	pop	r11
    10fa:	af 90       	pop	r10
    10fc:	9f 90       	pop	r9
    10fe:	8f 90       	pop	r8
    1100:	7f 90       	pop	r7
    1102:	6f 90       	pop	r6
    1104:	5f 90       	pop	r5
    1106:	4f 90       	pop	r4
    1108:	3f 90       	pop	r3
    110a:	2f 90       	pop	r2
    110c:	08 95       	ret

0000110e <calloc>:
    110e:	0f 93       	push	r16
    1110:	1f 93       	push	r17
    1112:	cf 93       	push	r28
    1114:	df 93       	push	r29
    1116:	86 9f       	mul	r24, r22
    1118:	80 01       	movw	r16, r0
    111a:	87 9f       	mul	r24, r23
    111c:	10 0d       	add	r17, r0
    111e:	96 9f       	mul	r25, r22
    1120:	10 0d       	add	r17, r0
    1122:	11 24       	eor	r1, r1
    1124:	c8 01       	movw	r24, r16
    1126:	56 dc       	rcall	.-1876   	; 0x9d4 <malloc>
    1128:	ec 01       	movw	r28, r24
    112a:	00 97       	sbiw	r24, 0x00	; 0
    112c:	21 f0       	breq	.+8      	; 0x1136 <calloc+0x28>
    112e:	a8 01       	movw	r20, r16
    1130:	60 e0       	ldi	r22, 0x00	; 0
    1132:	70 e0       	ldi	r23, 0x00	; 0
    1134:	11 d0       	rcall	.+34     	; 0x1158 <memset>
    1136:	ce 01       	movw	r24, r28
    1138:	df 91       	pop	r29
    113a:	cf 91       	pop	r28
    113c:	1f 91       	pop	r17
    113e:	0f 91       	pop	r16
    1140:	08 95       	ret

00001142 <strnlen_P>:
    1142:	fc 01       	movw	r30, r24
    1144:	05 90       	lpm	r0, Z+
    1146:	61 50       	subi	r22, 0x01	; 1
    1148:	70 40       	sbci	r23, 0x00	; 0
    114a:	01 10       	cpse	r0, r1
    114c:	d8 f7       	brcc	.-10     	; 0x1144 <strnlen_P+0x2>
    114e:	80 95       	com	r24
    1150:	90 95       	com	r25
    1152:	8e 0f       	add	r24, r30
    1154:	9f 1f       	adc	r25, r31
    1156:	08 95       	ret

00001158 <memset>:
    1158:	dc 01       	movw	r26, r24
    115a:	01 c0       	rjmp	.+2      	; 0x115e <memset+0x6>
    115c:	6d 93       	st	X+, r22
    115e:	41 50       	subi	r20, 0x01	; 1
    1160:	50 40       	sbci	r21, 0x00	; 0
    1162:	e0 f7       	brcc	.-8      	; 0x115c <memset+0x4>
    1164:	08 95       	ret

00001166 <strnlen>:
    1166:	fc 01       	movw	r30, r24
    1168:	61 50       	subi	r22, 0x01	; 1
    116a:	70 40       	sbci	r23, 0x00	; 0
    116c:	01 90       	ld	r0, Z+
    116e:	01 10       	cpse	r0, r1
    1170:	d8 f7       	brcc	.-10     	; 0x1168 <strnlen+0x2>
    1172:	80 95       	com	r24
    1174:	90 95       	com	r25
    1176:	8e 0f       	add	r24, r30
    1178:	9f 1f       	adc	r25, r31
    117a:	08 95       	ret

0000117c <fputc>:
    117c:	0f 93       	push	r16
    117e:	1f 93       	push	r17
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
    1184:	18 2f       	mov	r17, r24
    1186:	09 2f       	mov	r16, r25
    1188:	eb 01       	movw	r28, r22
    118a:	8b 81       	ldd	r24, Y+3	; 0x03
    118c:	81 fd       	sbrc	r24, 1
    118e:	03 c0       	rjmp	.+6      	; 0x1196 <fputc+0x1a>
    1190:	8f ef       	ldi	r24, 0xFF	; 255
    1192:	9f ef       	ldi	r25, 0xFF	; 255
    1194:	20 c0       	rjmp	.+64     	; 0x11d6 <fputc+0x5a>
    1196:	82 ff       	sbrs	r24, 2
    1198:	10 c0       	rjmp	.+32     	; 0x11ba <fputc+0x3e>
    119a:	4e 81       	ldd	r20, Y+6	; 0x06
    119c:	5f 81       	ldd	r21, Y+7	; 0x07
    119e:	2c 81       	ldd	r18, Y+4	; 0x04
    11a0:	3d 81       	ldd	r19, Y+5	; 0x05
    11a2:	42 17       	cp	r20, r18
    11a4:	53 07       	cpc	r21, r19
    11a6:	7c f4       	brge	.+30     	; 0x11c6 <fputc+0x4a>
    11a8:	e8 81       	ld	r30, Y
    11aa:	f9 81       	ldd	r31, Y+1	; 0x01
    11ac:	9f 01       	movw	r18, r30
    11ae:	2f 5f       	subi	r18, 0xFF	; 255
    11b0:	3f 4f       	sbci	r19, 0xFF	; 255
    11b2:	39 83       	std	Y+1, r19	; 0x01
    11b4:	28 83       	st	Y, r18
    11b6:	10 83       	st	Z, r17
    11b8:	06 c0       	rjmp	.+12     	; 0x11c6 <fputc+0x4a>
    11ba:	e8 85       	ldd	r30, Y+8	; 0x08
    11bc:	f9 85       	ldd	r31, Y+9	; 0x09
    11be:	81 2f       	mov	r24, r17
    11c0:	19 95       	eicall
    11c2:	89 2b       	or	r24, r25
    11c4:	29 f7       	brne	.-54     	; 0x1190 <fputc+0x14>
    11c6:	2e 81       	ldd	r18, Y+6	; 0x06
    11c8:	3f 81       	ldd	r19, Y+7	; 0x07
    11ca:	2f 5f       	subi	r18, 0xFF	; 255
    11cc:	3f 4f       	sbci	r19, 0xFF	; 255
    11ce:	3f 83       	std	Y+7, r19	; 0x07
    11d0:	2e 83       	std	Y+6, r18	; 0x06
    11d2:	81 2f       	mov	r24, r17
    11d4:	90 2f       	mov	r25, r16
    11d6:	df 91       	pop	r29
    11d8:	cf 91       	pop	r28
    11da:	1f 91       	pop	r17
    11dc:	0f 91       	pop	r16
    11de:	08 95       	ret

000011e0 <__ultoa_invert>:
    11e0:	fa 01       	movw	r30, r20
    11e2:	aa 27       	eor	r26, r26
    11e4:	28 30       	cpi	r18, 0x08	; 8
    11e6:	51 f1       	breq	.+84     	; 0x123c <__ultoa_invert+0x5c>
    11e8:	20 31       	cpi	r18, 0x10	; 16
    11ea:	81 f1       	breq	.+96     	; 0x124c <__ultoa_invert+0x6c>
    11ec:	e8 94       	clt
    11ee:	6f 93       	push	r22
    11f0:	6e 7f       	andi	r22, 0xFE	; 254
    11f2:	6e 5f       	subi	r22, 0xFE	; 254
    11f4:	7f 4f       	sbci	r23, 0xFF	; 255
    11f6:	8f 4f       	sbci	r24, 0xFF	; 255
    11f8:	9f 4f       	sbci	r25, 0xFF	; 255
    11fa:	af 4f       	sbci	r26, 0xFF	; 255
    11fc:	b1 e0       	ldi	r27, 0x01	; 1
    11fe:	3e d0       	rcall	.+124    	; 0x127c <__ultoa_invert+0x9c>
    1200:	b4 e0       	ldi	r27, 0x04	; 4
    1202:	3c d0       	rcall	.+120    	; 0x127c <__ultoa_invert+0x9c>
    1204:	67 0f       	add	r22, r23
    1206:	78 1f       	adc	r23, r24
    1208:	89 1f       	adc	r24, r25
    120a:	9a 1f       	adc	r25, r26
    120c:	a1 1d       	adc	r26, r1
    120e:	68 0f       	add	r22, r24
    1210:	79 1f       	adc	r23, r25
    1212:	8a 1f       	adc	r24, r26
    1214:	91 1d       	adc	r25, r1
    1216:	a1 1d       	adc	r26, r1
    1218:	6a 0f       	add	r22, r26
    121a:	71 1d       	adc	r23, r1
    121c:	81 1d       	adc	r24, r1
    121e:	91 1d       	adc	r25, r1
    1220:	a1 1d       	adc	r26, r1
    1222:	20 d0       	rcall	.+64     	; 0x1264 <__ultoa_invert+0x84>
    1224:	09 f4       	brne	.+2      	; 0x1228 <__ultoa_invert+0x48>
    1226:	68 94       	set
    1228:	3f 91       	pop	r19
    122a:	2a e0       	ldi	r18, 0x0A	; 10
    122c:	26 9f       	mul	r18, r22
    122e:	11 24       	eor	r1, r1
    1230:	30 19       	sub	r19, r0
    1232:	30 5d       	subi	r19, 0xD0	; 208
    1234:	31 93       	st	Z+, r19
    1236:	de f6       	brtc	.-74     	; 0x11ee <__ultoa_invert+0xe>
    1238:	cf 01       	movw	r24, r30
    123a:	08 95       	ret
    123c:	46 2f       	mov	r20, r22
    123e:	47 70       	andi	r20, 0x07	; 7
    1240:	40 5d       	subi	r20, 0xD0	; 208
    1242:	41 93       	st	Z+, r20
    1244:	b3 e0       	ldi	r27, 0x03	; 3
    1246:	0f d0       	rcall	.+30     	; 0x1266 <__ultoa_invert+0x86>
    1248:	c9 f7       	brne	.-14     	; 0x123c <__ultoa_invert+0x5c>
    124a:	f6 cf       	rjmp	.-20     	; 0x1238 <__ultoa_invert+0x58>
    124c:	46 2f       	mov	r20, r22
    124e:	4f 70       	andi	r20, 0x0F	; 15
    1250:	40 5d       	subi	r20, 0xD0	; 208
    1252:	4a 33       	cpi	r20, 0x3A	; 58
    1254:	18 f0       	brcs	.+6      	; 0x125c <__ultoa_invert+0x7c>
    1256:	49 5d       	subi	r20, 0xD9	; 217
    1258:	31 fd       	sbrc	r19, 1
    125a:	40 52       	subi	r20, 0x20	; 32
    125c:	41 93       	st	Z+, r20
    125e:	02 d0       	rcall	.+4      	; 0x1264 <__ultoa_invert+0x84>
    1260:	a9 f7       	brne	.-22     	; 0x124c <__ultoa_invert+0x6c>
    1262:	ea cf       	rjmp	.-44     	; 0x1238 <__ultoa_invert+0x58>
    1264:	b4 e0       	ldi	r27, 0x04	; 4
    1266:	a6 95       	lsr	r26
    1268:	97 95       	ror	r25
    126a:	87 95       	ror	r24
    126c:	77 95       	ror	r23
    126e:	67 95       	ror	r22
    1270:	ba 95       	dec	r27
    1272:	c9 f7       	brne	.-14     	; 0x1266 <__ultoa_invert+0x86>
    1274:	00 97       	sbiw	r24, 0x00	; 0
    1276:	61 05       	cpc	r22, r1
    1278:	71 05       	cpc	r23, r1
    127a:	08 95       	ret
    127c:	9b 01       	movw	r18, r22
    127e:	ac 01       	movw	r20, r24
    1280:	0a 2e       	mov	r0, r26
    1282:	06 94       	lsr	r0
    1284:	57 95       	ror	r21
    1286:	47 95       	ror	r20
    1288:	37 95       	ror	r19
    128a:	27 95       	ror	r18
    128c:	ba 95       	dec	r27
    128e:	c9 f7       	brne	.-14     	; 0x1282 <__ultoa_invert+0xa2>
    1290:	62 0f       	add	r22, r18
    1292:	73 1f       	adc	r23, r19
    1294:	84 1f       	adc	r24, r20
    1296:	95 1f       	adc	r25, r21
    1298:	a0 1d       	adc	r26, r0
    129a:	08 95       	ret

0000129c <_exit>:
    129c:	f8 94       	cli

0000129e <__stop_program>:
    129e:	ff cf       	rjmp	.-2      	; 0x129e <__stop_program>
