Information: Updating design information... (UID-85)
Warning: Design 'fe' contains 72 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
rst_async_n
i_static_pipe_lat[9]
i_static_pipe_lat[8]
i_static_pipe_lat[7]
i_static_pipe_lat[6]
i_static_pipe_lat[5]
i_static_pipe_lat[4]
i_static_pipe_lat[3]
i_static_pipe_lat[2]
i_static_pipe_lat[1]
i_static_pipe_lat[0]
i_static_coef[4][8]
i_static_coef[4][7]
i_static_coef[4][6]
i_static_coef[4][5]
i_static_coef[4][4]
i_static_coef[4][3]
i_static_coef[4][2]
i_static_coef[4][1]
i_static_coef[4][0]
i_static_coef[3][8]
i_static_coef[3][7]
i_static_coef[3][6]
i_static_coef[3][5]
i_static_coef[3][4]
i_static_coef[3][3]
i_static_coef[3][2]
i_static_coef[3][1]
i_static_coef[3][0]
i_static_coef[2][8]
i_static_coef[2][7]
i_static_coef[2][6]
i_static_coef[2][5]
i_static_coef[2][4]
i_static_coef[2][3]
i_static_coef[2][2]
i_static_coef[2][1]
i_static_coef[2][0]
i_static_coef[1][8]
i_static_coef[1][7]
i_static_coef[1][6]
i_static_coef[1][5]
i_static_coef[1][4]
i_static_coef[1][3]
i_static_coef[1][2]
i_static_coef[1][1]
i_static_coef[1][0]
i_static_coef[0][8]
i_static_coef[0][7]
i_static_coef[0][6]
i_static_coef[0][5]
i_static_coef[0][4]
i_static_coef[0][3]
i_static_coef[0][2]
i_static_coef[0][1]
i_static_coef[0][0]

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
