
// Generated by Cadence Genus(TM) Synthesis Solution 21.10-p002_1
// Generated on: Aug 18 2023 16:37:12 IST (Aug 18 2023 11:07:12 UTC)

// Verification Directory fv/counter 

module counter(clk, rst, count);
  input clk, rst;
  output [7:0] count;
  wire clk, rst;
  wire [7:0] count;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  DFFRHQX1 \count_reg[6] (.RN (rst), .CK (clk), .D (n_15), .Q
       (count[6]));
  DFFRHQX1 \count_reg[5] (.RN (rst), .CK (clk), .D (n_14), .Q
       (count[5]));
  DFFRHQX1 \count_reg[7] (.RN (rst), .CK (clk), .D (n_12), .Q
       (count[7]));
  XNOR2X1 g260__2398(.A (count[6]), .B (n_13), .Y (n_15));
  OA21X1 g263__5107(.A0 (count[5]), .A1 (n_11), .B0 (n_13), .Y (n_14));
  XNOR2X1 g269__6260(.A (count[7]), .B (n_6), .Y (n_12));
  DFFRHQX1 \count_reg[3] (.RN (rst), .CK (clk), .D (n_9), .Q
       (count[3]));
  DFFRHQX1 \count_reg[4] (.RN (rst), .CK (clk), .D (n_10), .Q
       (count[4]));
  DFFRHQX1 \count_reg[2] (.RN (rst), .CK (clk), .D (n_8), .Q
       (count[2]));
  NAND2X1 g267__4319(.A (count[5]), .B (n_11), .Y (n_13));
  AOI2BB1XL g270__8428(.A0N (count[4]), .A1N (n_5), .B0 (n_11), .Y
       (n_10));
  XNOR2X1 g266__5526(.A (count[3]), .B (n_7), .Y (n_9));
  OA21X1 g272__6783(.A0 (count[2]), .A1 (n_4), .B0 (n_7), .Y (n_8));
  NAND4XL g273__3680(.A (count[6]), .B (count[4]), .C (count[5]), .D
       (n_5), .Y (n_6));
  AND2XL g271__1617(.A (count[4]), .B (n_5), .Y (n_11));
  DFFRHQX1 \count_reg[1] (.RN (rst), .CK (clk), .D (n_3), .Q
       (count[1]));
  NAND2X1 g275__2802(.A (count[2]), .B (n_4), .Y (n_7));
  NOR2X1 g276__1705(.A (n_1), .B (n_2), .Y (n_5));
  OA21X1 g278__5122(.A0 (count[1]), .A1 (count[0]), .B0 (n_2), .Y
       (n_3));
  INVX1 g277(.A (n_2), .Y (n_4));
  NAND2X1 g280__8246(.A (count[3]), .B (count[2]), .Y (n_1));
  NAND2X1 g281__7098(.A (count[1]), .B (count[0]), .Y (n_2));
  DFFRX1 \count_reg[0] (.RN (rst), .CK (clk), .D (n_0), .Q (count[0]),
       .QN (n_0));
endmodule

