set ::env(PROJECT_NAME) design3
set ::env(DESIGN_TOP) design3_15_36_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/random_test_cases/design3
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/random_test_cases/design3/design3_15_36.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) random_design_gen
