<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='179' type='bool llvm::ARMBaseInstrInfo::isAm2ScaledReg(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='178'>// Scaled register offset in address mode 2</doc>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='616' ll='620' type='bool llvm::ARMBaseInstrInfo::isAm2ScaledReg(const llvm::MachineInstr &amp; MI, unsigned int Op) const'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='615'>// Load, scaled register offset</doc>
