Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_002.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3581218 heartbeat IPC: 2.79235 cumulative IPC: 2.79235 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7170040 heartbeat IPC: 2.78643 cumulative IPC: 2.78939 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10710795 heartbeat IPC: 2.82426 cumulative IPC: 2.80091 (Simulation time: 0 hr 4 min 49 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14261040 heartbeat IPC: 2.81671 cumulative IPC: 2.80484 (Simulation time: 0 hr 6 min 42 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17808811 heartbeat IPC: 2.81867 cumulative IPC: 2.8076 (Simulation time: 0 hr 8 min 36 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17808811 (Simulation time: 0 hr 8 min 36 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24246292 heartbeat IPC: 1.5534 cumulative IPC: 1.5534 (Simulation time: 0 hr 10 min 32 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 30679844 heartbeat IPC: 1.55435 cumulative IPC: 1.55388 (Simulation time: 0 hr 12 min 25 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37116030 heartbeat IPC: 1.55372 cumulative IPC: 1.55382 (Simulation time: 0 hr 14 min 20 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 43549534 heartbeat IPC: 1.55436 cumulative IPC: 1.55396 (Simulation time: 0 hr 15 min 56 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 49983054 heartbeat IPC: 1.55436 cumulative IPC: 1.55404 (Simulation time: 0 hr 16 min 49 sec) 
Finished CPU 0 instructions: 50000002 cycles: 32174243 cumulative IPC: 1.55404 (Simulation time: 0 hr 16 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.55404 instructions: 50000002 cycles: 32174243
L1D TOTAL     ACCESS:   21521709  HIT:   21520900  MISS:        809
L1D LOAD      ACCESS:    6600491  HIT:    6600114  MISS:        377
L1D RFO       ACCESS:    8433011  HIT:    8432899  MISS:        112
L1D PREFETCH  ACCESS:    6488207  HIT:    6487887  MISS:        320
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6600540  ISSUED:    6495578  USEFUL:         90  USELESS:        231
L1D AVERAGE MISS LATENCY: 33.403 cycles
L1I TOTAL     ACCESS:   18833348  HIT:   15310241  MISS:    3523107
L1I LOAD      ACCESS:    9917906  HIT:    9901758  MISS:      16148
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8915442  HIT:    5408483  MISS:    3506959
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9210823  ISSUED:    9123103  USEFUL:    2296250  USELESS:    1210698
L1I AVERAGE MISS LATENCY: 14.4982 cycles
L2C TOTAL     ACCESS:    5143910  HIT:    5143589  MISS:        321
L2C LOAD      ACCESS:      16447  HIT:      16369  MISS:         78
L2C RFO       ACCESS:        112  HIT:        107  MISS:          5
L2C PREFETCH  ACCESS:    5127015  HIT:    5126778  MISS:        237
L2C WRITEBACK ACCESS:        336  HIT:        335  MISS:          1
L2C PREFETCH  REQUESTED:    3691026  ISSUED:    3689802  USEFUL:        116  USELESS:        140
L2C AVERAGE MISS LATENCY: 84.6262 cycles
LLC TOTAL     ACCESS:     653878  HIT:     653284  MISS:        594
LLC LOAD      ACCESS:         77  HIT:         63  MISS:         14
LLC RFO       ACCESS:          5  HIT:          4  MISS:          1
LLC PREFETCH  ACCESS:     653707  HIT:     653130  MISS:        577
LLC WRITEBACK ACCESS:         89  HIT:         87  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         19  USELESS:        190
LLC AVERAGE MISS LATENCY: 267.456 cycles
Major fault: 0 Minor fault: 1874
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        122  ROW_BUFFER_MISS:        470
 DBUS_CONGESTED:        343
 WQ ROW_BUFFER_HIT:         72  ROW_BUFFER_MISS:        292  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8789% MPKI: 0.20388 Average ROB Occupancy at Mispredict: 276.565

Branch types
NOT_BRANCH: 41580695 83.1614%
BRANCH_DIRECT_JUMP: 461630 0.92326%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5376437 10.7529%
BRANCH_DIRECT_CALL: 1175775 2.35155%
BRANCH_INDIRECT_CALL: 114840 0.22968%
BRANCH_RETURN: 1290625 2.58125%
BRANCH_OTHER: 0 0%

