// Seed: 1667606283
module module_0 (
    input tri1 id_0,
    output wor id_1,
    output uwire id_2,
    output wand id_3[-1 : 1],
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    input wor id_8,
    output wor id_9
);
  wire id_11, id_12;
  bit id_13, id_14;
  assign module_1.id_0 = 0;
  wire [1 : !  -1  ==  -1] id_15;
  always id_13 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    output wor id_2,
    output uwire id_3[1 : (  -1  )],
    input wand id_4,
    inout supply0 id_5,
    input tri void id_6,
    output wor id_7,
    output supply0 id_8,
    input supply0 id_9
);
  logic id_11 = id_6;
  logic id_12;
  assign id_3 = id_11;
  wire id_13;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_9,
      id_7,
      id_6,
      id_8
  );
  wire  id_14;
  logic id_15;
  logic id_16;
  logic id_17, id_18;
  assign id_13 = id_12;
  logic id_19;
  ;
  assign id_1 = id_18;
  wire id_20;
  ;
  wire id_21;
endmodule
