Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,0.76421458228413,catapult,CLB,87,catapult_fpga_latency
Throughput,0.76421458228413,catapult,LUT,415,catapult_fpga_latency
Throughput,0.76421458228413,catapult,FF,248,catapult_fpga_latency
Throughput,0.76421458228413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.76421458228413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.782184343641741,catapult,CLB,115,catapult_fpga_latency
Throughput,0.782184343641741,catapult,LUT,515,catapult_fpga_latency
Throughput,0.782184343641741,catapult,FF,251,catapult_fpga_latency
Throughput,0.782184343641741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.782184343641741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.714940395419234,catapult,CLB,159,catapult_fpga_latency
Throughput,0.714940395419234,catapult,LUT,652,catapult_fpga_latency
Throughput,0.714940395419234,catapult,FF,260,catapult_fpga_latency
Throughput,0.714940395419234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.714940395419234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.835183264263677,catapult,CLB,93,catapult_fpga_latency
Throughput,0.835183264263677,catapult,LUT,429,catapult_fpga_latency
Throughput,0.835183264263677,catapult,FF,265,catapult_fpga_latency
Throughput,0.835183264263677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.835183264263677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.737336431129459,catapult,CLB,133,catapult_fpga_latency
Throughput,0.737336431129459,catapult,LUT,543,catapult_fpga_latency
Throughput,0.737336431129459,catapult,FF,267,catapult_fpga_latency
Throughput,0.737336431129459,catapult,DSP,1,catapult_fpga_latency
Throughput,0.737336431129459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768229706828179,catapult,CLB,197,catapult_fpga_latency
Throughput,0.768229706828179,catapult,LUT,683,catapult_fpga_latency
Throughput,0.768229706828179,catapult,FF,276,catapult_fpga_latency
Throughput,0.768229706828179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768229706828179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.777175898221044,catapult,CLB,126,catapult_fpga_latency
Throughput,0.777175898221044,catapult,LUT,616,catapult_fpga_latency
Throughput,0.777175898221044,catapult,FF,234,catapult_fpga_latency
Throughput,0.777175898221044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.777175898221044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.716445798367793,catapult,CLB,245,catapult_fpga_latency
Throughput,0.716445798367793,catapult,LUT,903,catapult_fpga_latency
Throughput,0.716445798367793,catapult,FF,241,catapult_fpga_latency
Throughput,0.716445798367793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.716445798367793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74280739598468,catapult,CLB,150,catapult_fpga_latency
Throughput,0.74280739598468,catapult,LUT,743,catapult_fpga_latency
Throughput,0.74280739598468,catapult,FF,240,catapult_fpga_latency
Throughput,0.74280739598468,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74280739598468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67346733986462,catapult,CLB,208,catapult_fpga_latency
Throughput,0.67346733986462,catapult,LUT,923,catapult_fpga_latency
Throughput,0.67346733986462,catapult,FF,242,catapult_fpga_latency
Throughput,0.67346733986462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67346733986462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688818139612416,catapult,CLB,269,catapult_fpga_latency
Throughput,0.688818139612416,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.688818139612416,catapult,FF,250,catapult_fpga_latency
Throughput,0.688818139612416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688818139612416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.700477795904587,catapult,CLB,85,catapult_fpga_latency
Throughput,0.700477795904587,catapult,LUT,432,catapult_fpga_latency
Throughput,0.700477795904587,catapult,FF,266,catapult_fpga_latency
Throughput,0.700477795904587,catapult,DSP,1,catapult_fpga_latency
Throughput,0.700477795904587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688184356330849,catapult,CLB,115,catapult_fpga_latency
Throughput,0.688184356330849,catapult,LUT,529,catapult_fpga_latency
Throughput,0.688184356330849,catapult,FF,268,catapult_fpga_latency
Throughput,0.688184356330849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688184356330849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.711589805479811,catapult,CLB,151,catapult_fpga_latency
Throughput,0.711589805479811,catapult,LUT,675,catapult_fpga_latency
Throughput,0.711589805479811,catapult,FF,277,catapult_fpga_latency
Throughput,0.711589805479811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.711589805479811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673293218523374,catapult,CLB,119,catapult_fpga_latency
Throughput,0.673293218523374,catapult,LUT,609,catapult_fpga_latency
Throughput,0.673293218523374,catapult,FF,301,catapult_fpga_latency
Throughput,0.673293218523374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673293218523374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.598331970133661,catapult,CLB,176,catapult_fpga_latency
Throughput,0.598331970133661,catapult,LUT,725,catapult_fpga_latency
Throughput,0.598331970133661,catapult,FF,303,catapult_fpga_latency
Throughput,0.598331970133661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.598331970133661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.600150757870377,catapult,CLB,229,catapult_fpga_latency
Throughput,0.600150757870377,catapult,LUT,920,catapult_fpga_latency
Throughput,0.600150757870377,catapult,FF,310,catapult_fpga_latency
Throughput,0.600150757870377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.600150757870377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658169262705629,catapult,CLB,122,catapult_fpga_latency
Throughput,0.658169262705629,catapult,LUT,684,catapult_fpga_latency
Throughput,0.658169262705629,catapult,FF,240,catapult_fpga_latency
Throughput,0.658169262705629,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658169262705629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632784435021581,catapult,CLB,198,catapult_fpga_latency
Throughput,0.632784435021581,catapult,LUT,867,catapult_fpga_latency
Throughput,0.632784435021581,catapult,FF,242,catapult_fpga_latency
Throughput,0.632784435021581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632784435021581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640656031776539,catapult,CLB,212,catapult_fpga_latency
Throughput,0.640656031776539,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.640656031776539,catapult,FF,249,catapult_fpga_latency
Throughput,0.640656031776539,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640656031776539,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639718319229677,catapult,CLB,172,catapult_fpga_latency
Throughput,0.639718319229677,catapult,LUT,951,catapult_fpga_latency
Throughput,0.639718319229677,catapult,FF,241,catapult_fpga_latency
Throughput,0.639718319229677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639718319229677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618089374487372,catapult,CLB,256,catapult_fpga_latency
Throughput,0.618089374487372,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.618089374487372,catapult,FF,244,catapult_fpga_latency
Throughput,0.618089374487372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618089374487372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.598660795799796,catapult,CLB,363,catapult_fpga_latency
Throughput,0.598660795799796,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.598660795799796,catapult,FF,254,catapult_fpga_latency
Throughput,0.598660795799796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.598660795799796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.712617679902115,catapult,CLB,119,catapult_fpga_latency
Throughput,0.712617679902115,catapult,LUT,614,catapult_fpga_latency
Throughput,0.712617679902115,catapult,FF,235,catapult_fpga_latency
Throughput,0.712617679902115,catapult,DSP,1,catapult_fpga_latency
Throughput,0.712617679902115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61365354593565,catapult,CLB,166,catapult_fpga_latency
Throughput,0.61365354593565,catapult,LUT,758,catapult_fpga_latency
Throughput,0.61365354593565,catapult,FF,234,catapult_fpga_latency
Throughput,0.61365354593565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61365354593565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615311535306884,catapult,CLB,172,catapult_fpga_latency
Throughput,0.615311535306884,catapult,LUT,925,catapult_fpga_latency
Throughput,0.615311535306884,catapult,FF,241,catapult_fpga_latency
Throughput,0.615311535306884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615311535306884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697068131439167,catapult,CLB,139,catapult_fpga_latency
Throughput,0.697068131439167,catapult,LUT,759,catapult_fpga_latency
Throughput,0.697068131439167,catapult,FF,240,catapult_fpga_latency
Throughput,0.697068131439167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697068131439167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603023196493299,catapult,CLB,173,catapult_fpga_latency
Throughput,0.603023196493299,catapult,LUT,956,catapult_fpga_latency
Throughput,0.603023196493299,catapult,FF,242,catapult_fpga_latency
Throughput,0.603023196493299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603023196493299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,307,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,249,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639411127927624,catapult,CLB,166,catapult_fpga_latency
Throughput,0.639411127927624,catapult,LUT,851,catapult_fpga_latency
Throughput,0.639411127927624,catapult,FF,241,catapult_fpga_latency
Throughput,0.639411127927624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639411127927624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635091605613194,catapult,CLB,213,catapult_fpga_latency
Throughput,0.635091605613194,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.635091605613194,catapult,FF,243,catapult_fpga_latency
Throughput,0.635091605613194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635091605613194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64776404805891,catapult,CLB,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.64776404805891,catapult,FF,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64776404805891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.596430601422725,catapult,CLB,377,catapult_fpga_latency
Throughput,0.596430601422725,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.596430601422725,catapult,FF,248,catapult_fpga_latency
Throughput,0.596430601422725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.596430601422725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616674128423621,catapult,CLB,524,catapult_fpga_latency
Throughput,0.616674128423621,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.616674128423621,catapult,FF,253,catapult_fpga_latency
Throughput,0.616674128423621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616674128423621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695051649288059,catapult,CLB,140,catapult_fpga_latency
Throughput,0.695051649288059,catapult,LUT,779,catapult_fpga_latency
Throughput,0.695051649288059,catapult,FF,240,catapult_fpga_latency
Throughput,0.695051649288059,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695051649288059,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601070265715132,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601070265715132,catapult,LUT,951,catapult_fpga_latency
Throughput,0.601070265715132,catapult,FF,242,catapult_fpga_latency
Throughput,0.601070265715132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601070265715132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61710719892574,catapult,CLB,304,catapult_fpga_latency
Throughput,0.61710719892574,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.61710719892574,catapult,FF,249,catapult_fpga_latency
Throughput,0.61710719892574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61710719892574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,194,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,241,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616905429631448,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616905429631448,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.616905429631448,catapult,FF,252,catapult_fpga_latency
Throughput,0.616905429631448,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616905429631448,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620585311242151,catapult,CLB,223,catapult_fpga_latency
Throughput,0.620585311242151,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.620585311242151,catapult,FF,242,catapult_fpga_latency
Throughput,0.620585311242151,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620585311242151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60697548365324,catapult,CLB,343,catapult_fpga_latency
Throughput,0.60697548365324,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.60697548365324,catapult,FF,246,catapult_fpga_latency
Throughput,0.60697548365324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60697548365324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616708356151543,catapult,CLB,426,catapult_fpga_latency
Throughput,0.616708356151543,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.616708356151543,catapult,FF,254,catapult_fpga_latency
Throughput,0.616708356151543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616708356151543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.784570941689118,catapult,CLB,103,catapult_fpga_latency
Throughput,0.784570941689118,catapult,LUT,480,catapult_fpga_latency
Throughput,0.784570941689118,catapult,FF,278,catapult_fpga_latency
Throughput,0.784570941689118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.784570941689118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763003486925935,catapult,CLB,112,catapult_fpga_latency
Throughput,0.763003486925935,catapult,LUT,572,catapult_fpga_latency
Throughput,0.763003486925935,catapult,FF,280,catapult_fpga_latency
Throughput,0.763003486925935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763003486925935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68489022579461,catapult,CLB,196,catapult_fpga_latency
Throughput,0.68489022579461,catapult,LUT,785,catapult_fpga_latency
Throughput,0.68489022579461,catapult,FF,271,catapult_fpga_latency
Throughput,0.68489022579461,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68489022579461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74354749483978,catapult,CLB,154,catapult_fpga_latency
Throughput,0.74354749483978,catapult,LUT,800,catapult_fpga_latency
Throughput,0.74354749483978,catapult,FF,414,catapult_fpga_latency
Throughput,0.74354749483978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74354749483978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606626055074366,catapult,CLB,229,catapult_fpga_latency
Throughput,0.606626055074366,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.606626055074366,catapult,FF,422,catapult_fpga_latency
Throughput,0.606626055074366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606626055074366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608419059578828,catapult,CLB,311,catapult_fpga_latency
Throughput,0.608419059578828,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.608419059578828,catapult,FF,355,catapult_fpga_latency
Throughput,0.608419059578828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608419059578828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720343805691581,catapult,CLB,210,catapult_fpga_latency
Throughput,0.720343805691581,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.720343805691581,catapult,FF,394,catapult_fpga_latency
Throughput,0.720343805691581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720343805691581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658738962828678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.658738962828678,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.658738962828678,catapult,FF,406,catapult_fpga_latency
Throughput,0.658738962828678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658738962828678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637289734218316,catapult,CLB,430,catapult_fpga_latency
Throughput,0.637289734218316,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.637289734218316,catapult,FF,259,catapult_fpga_latency
Throughput,0.637289734218316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637289734218316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.752421103004192,catapult,CLB,102,catapult_fpga_latency
Throughput,0.752421103004192,catapult,LUT,514,catapult_fpga_latency
Throughput,0.752421103004192,catapult,FF,324,catapult_fpga_latency
Throughput,0.752421103004192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.752421103004192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684419598492087,catapult,CLB,145,catapult_fpga_latency
Throughput,0.684419598492087,catapult,LUT,748,catapult_fpga_latency
Throughput,0.684419598492087,catapult,FF,326,catapult_fpga_latency
Throughput,0.684419598492087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684419598492087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683556902010751,catapult,CLB,235,catapult_fpga_latency
Throughput,0.683556902010751,catapult,LUT,852,catapult_fpga_latency
Throughput,0.683556902010751,catapult,FF,297,catapult_fpga_latency
Throughput,0.683556902010751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683556902010751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611601717622264,catapult,CLB,201,catapult_fpga_latency
Throughput,0.611601717622264,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.611601717622264,catapult,FF,418,catapult_fpga_latency
Throughput,0.611601717622264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611601717622264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635432612053775,catapult,CLB,254,catapult_fpga_latency
Throughput,0.635432612053775,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.635432612053775,catapult,FF,352,catapult_fpga_latency
Throughput,0.635432612053775,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635432612053775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688092490640222,catapult,CLB,200,catapult_fpga_latency
Throughput,0.688092490640222,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.688092490640222,catapult,FF,396,catapult_fpga_latency
Throughput,0.688092490640222,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688092490640222,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623415356091734,catapult,CLB,339,catapult_fpga_latency
Throughput,0.623415356091734,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.623415356091734,catapult,FF,400,catapult_fpga_latency
Throughput,0.623415356091734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623415356091734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636307988337747,catapult,CLB,368,catapult_fpga_latency
Throughput,0.636307988337747,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.636307988337747,catapult,FF,263,catapult_fpga_latency
Throughput,0.636307988337747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636307988337747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635188018829514,catapult,CLB,333,catapult_fpga_latency
Throughput,0.635188018829514,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.635188018829514,catapult,FF,554,catapult_fpga_latency
Throughput,0.635188018829514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635188018829514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608015467913504,catapult,CLB,646,catapult_fpga_latency
Throughput,0.608015467913504,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.608015467913504,catapult,FF,656,catapult_fpga_latency
Throughput,0.608015467913504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608015467913504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649413060475942,catapult,CLB,200,catapult_fpga_latency
Throughput,0.649413060475942,catapult,LUT,899,catapult_fpga_latency
Throughput,0.649413060475942,catapult,FF,419,catapult_fpga_latency
Throughput,0.649413060475942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649413060475942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637684745241756,catapult,CLB,246,catapult_fpga_latency
Throughput,0.637684745241756,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.637684745241756,catapult,FF,352,catapult_fpga_latency
Throughput,0.637684745241756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637684745241756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63006691940751,catapult,CLB,227,catapult_fpga_latency
Throughput,0.63006691940751,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.63006691940751,catapult,FF,397,catapult_fpga_latency
Throughput,0.63006691940751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63006691940751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652379554424764,catapult,CLB,347,catapult_fpga_latency
Throughput,0.652379554424764,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.652379554424764,catapult,FF,397,catapult_fpga_latency
Throughput,0.652379554424764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652379554424764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642616528868262,catapult,CLB,357,catapult_fpga_latency
Throughput,0.642616528868262,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.642616528868262,catapult,FF,255,catapult_fpga_latency
Throughput,0.642616528868262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642616528868262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658489543515294,catapult,CLB,323,catapult_fpga_latency
Throughput,0.658489543515294,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.658489543515294,catapult,FF,562,catapult_fpga_latency
Throughput,0.658489543515294,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658489543515294,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629397521810198,catapult,CLB,563,catapult_fpga_latency
Throughput,0.629397521810198,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.629397521810198,catapult,FF,657,catapult_fpga_latency
Throughput,0.629397521810198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629397521810198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623611295596119,catapult,CLB,716,catapult_fpga_latency
Throughput,0.623611295596119,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.623611295596119,catapult,FF,382,catapult_fpga_latency
Throughput,0.623611295596119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623611295596119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621240331170796,catapult,CLB,560,catapult_fpga_latency
Throughput,0.621240331170796,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.621240331170796,catapult,FF,875,catapult_fpga_latency
Throughput,0.621240331170796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621240331170796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633570225240551,catapult,CLB,820,catapult_fpga_latency
Throughput,0.633570225240551,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.633570225240551,catapult,FF,890,catapult_fpga_latency
Throughput,0.633570225240551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633570225240551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632563082353388,catapult,CLB,891,catapult_fpga_latency
Throughput,0.632563082353388,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.632563082353388,catapult,FF,313,catapult_fpga_latency
Throughput,0.632563082353388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632563082353388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655692558872996,catapult,CLB,196,catapult_fpga_latency
Throughput,0.655692558872996,catapult,LUT,998,catapult_fpga_latency
Throughput,0.655692558872996,catapult,FF,396,catapult_fpga_latency
Throughput,0.655692558872996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655692558872996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637412411566996,catapult,CLB,237,catapult_fpga_latency
Throughput,0.637412411566996,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.637412411566996,catapult,FF,398,catapult_fpga_latency
Throughput,0.637412411566996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637412411566996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.691879206193149,catapult,CLB,273,catapult_fpga_latency
Throughput,0.691879206193149,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.691879206193149,catapult,FF,255,catapult_fpga_latency
Throughput,0.691879206193149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.691879206193149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641373874148336,catapult,CLB,340,catapult_fpga_latency
Throughput,0.641373874148336,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.641373874148336,catapult,FF,556,catapult_fpga_latency
Throughput,0.641373874148336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641373874148336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652950782528865,catapult,CLB,476,catapult_fpga_latency
Throughput,0.652950782528865,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.652950782528865,catapult,FF,591,catapult_fpga_latency
Throughput,0.652950782528865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652950782528865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636178045877344,catapult,CLB,547,catapult_fpga_latency
Throughput,0.636178045877344,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.636178045877344,catapult,FF,295,catapult_fpga_latency
Throughput,0.636178045877344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636178045877344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668219609038071,catapult,CLB,604,catapult_fpga_latency
Throughput,0.668219609038071,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.668219609038071,catapult,FF,878,catapult_fpga_latency
Throughput,0.668219609038071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668219609038071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640816554085878,catapult,CLB,939,catapult_fpga_latency
Throughput,0.640816554085878,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.640816554085878,catapult,FF,972,catapult_fpga_latency
Throughput,0.640816554085878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640816554085878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629530257112748,catapult,CLB,969,catapult_fpga_latency
Throughput,0.629530257112748,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.629530257112748,catapult,FF,390,catapult_fpga_latency
Throughput,0.629530257112748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629530257112748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.772773041966986,catapult,CLB,101,catapult_fpga_latency
Throughput,0.772773041966986,catapult,LUT,544,catapult_fpga_latency
Throughput,0.772773041966986,catapult,FF,280,catapult_fpga_latency
Throughput,0.772773041966986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.772773041966986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717633989442169,catapult,CLB,129,catapult_fpga_latency
Throughput,0.717633989442169,catapult,LUT,687,catapult_fpga_latency
Throughput,0.717633989442169,catapult,FF,282,catapult_fpga_latency
Throughput,0.717633989442169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717633989442169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.723069458775279,catapult,CLB,235,catapult_fpga_latency
Throughput,0.723069458775279,catapult,LUT,960,catapult_fpga_latency
Throughput,0.723069458775279,catapult,FF,284,catapult_fpga_latency
Throughput,0.723069458775279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.723069458775279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672217841602621,catapult,CLB,114,catapult_fpga_latency
Throughput,0.672217841602621,catapult,LUT,643,catapult_fpga_latency
Throughput,0.672217841602621,catapult,FF,239,catapult_fpga_latency
Throughput,0.672217841602621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672217841602621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686564212977711,catapult,CLB,162,catapult_fpga_latency
Throughput,0.686564212977711,catapult,LUT,776,catapult_fpga_latency
Throughput,0.686564212977711,catapult,FF,241,catapult_fpga_latency
Throughput,0.686564212977711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686564212977711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684455201038182,catapult,CLB,214,catapult_fpga_latency
Throughput,0.684455201038182,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.684455201038182,catapult,FF,245,catapult_fpga_latency
Throughput,0.684455201038182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684455201038182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71257502524297,catapult,CLB,158,catapult_fpga_latency
Throughput,0.71257502524297,catapult,LUT,894,catapult_fpga_latency
Throughput,0.71257502524297,catapult,FF,250,catapult_fpga_latency
Throughput,0.71257502524297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71257502524297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663023133540152,catapult,CLB,213,catapult_fpga_latency
Throughput,0.663023133540152,catapult,LUT,971,catapult_fpga_latency
Throughput,0.663023133540152,catapult,FF,249,catapult_fpga_latency
Throughput,0.663023133540152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.663023133540152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697862029885243,catapult,CLB,312,catapult_fpga_latency
Throughput,0.697862029885243,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.697862029885243,catapult,FF,252,catapult_fpga_latency
Throughput,0.697862029885243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697862029885243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693952412907237,catapult,CLB,219,catapult_fpga_latency
Throughput,0.693952412907237,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.693952412907237,catapult,FF,252,catapult_fpga_latency
Throughput,0.693952412907237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693952412907237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638024064991683,catapult,CLB,292,catapult_fpga_latency
Throughput,0.638024064991683,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.638024064991683,catapult,FF,254,catapult_fpga_latency
Throughput,0.638024064991683,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638024064991683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618670230207193,catapult,CLB,403,catapult_fpga_latency
Throughput,0.618670230207193,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.618670230207193,catapult,FF,260,catapult_fpga_latency
Throughput,0.618670230207193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618670230207193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649794534968043,catapult,CLB,143,catapult_fpga_latency
Throughput,0.649794534968043,catapult,LUT,760,catapult_fpga_latency
Throughput,0.649794534968043,catapult,FF,324,catapult_fpga_latency
Throughput,0.649794534968043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649794534968043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644502234811499,catapult,CLB,191,catapult_fpga_latency
Throughput,0.644502234811499,catapult,LUT,896,catapult_fpga_latency
Throughput,0.644502234811499,catapult,FF,326,catapult_fpga_latency
Throughput,0.644502234811499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644502234811499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608569757612751,catapult,CLB,247,catapult_fpga_latency
Throughput,0.608569757612751,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.608569757612751,catapult,FF,332,catapult_fpga_latency
Throughput,0.608569757612751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608569757612751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688056982127032,catapult,CLB,168,catapult_fpga_latency
Throughput,0.688056982127032,catapult,LUT,929,catapult_fpga_latency
Throughput,0.688056982127032,catapult,FF,247,catapult_fpga_latency
Throughput,0.688056982127032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688056982127032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631899553247016,catapult,CLB,220,catapult_fpga_latency
Throughput,0.631899553247016,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.631899553247016,catapult,FF,249,catapult_fpga_latency
Throughput,0.631899553247016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631899553247016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682669346371408,catapult,CLB,272,catapult_fpga_latency
Throughput,0.682669346371408,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.682669346371408,catapult,FF,251,catapult_fpga_latency
Throughput,0.682669346371408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682669346371408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646216499328904,catapult,CLB,235,catapult_fpga_latency
Throughput,0.646216499328904,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.646216499328904,catapult,FF,252,catapult_fpga_latency
Throughput,0.646216499328904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646216499328904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623836155672074,catapult,CLB,476,catapult_fpga_latency
Throughput,0.623836155672074,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.623836155672074,catapult,FF,260,catapult_fpga_latency
Throughput,0.623836155672074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623836155672074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648057900085025,catapult,CLB,333,catapult_fpga_latency
Throughput,0.648057900085025,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.648057900085025,catapult,FF,261,catapult_fpga_latency
Throughput,0.648057900085025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648057900085025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645070564269025,catapult,CLB,525,catapult_fpga_latency
Throughput,0.645070564269025,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.645070564269025,catapult,FF,266,catapult_fpga_latency
Throughput,0.645070564269025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645070564269025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617590839892663,catapult,CLB,658,catapult_fpga_latency
Throughput,0.617590839892663,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.617590839892663,catapult,FF,277,catapult_fpga_latency
Throughput,0.617590839892663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617590839892663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667165706615215,catapult,CLB,182,catapult_fpga_latency
Throughput,0.667165706615215,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.667165706615215,catapult,FF,247,catapult_fpga_latency
Throughput,0.667165706615215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667165706615215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630582626818048,catapult,CLB,253,catapult_fpga_latency
Throughput,0.630582626818048,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.630582626818048,catapult,FF,249,catapult_fpga_latency
Throughput,0.630582626818048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630582626818048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635571540885999,catapult,CLB,444,catapult_fpga_latency
Throughput,0.635571540885999,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.635571540885999,catapult,FF,279,catapult_fpga_latency
Throughput,0.635571540885999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635571540885999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645390299783794,catapult,CLB,518,catapult_fpga_latency
Throughput,0.645390299783794,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.645390299783794,catapult,FF,291,catapult_fpga_latency
Throughput,0.645390299783794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645390299783794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634293992728454,catapult,CLB,397,catapult_fpga_latency
Throughput,0.634293992728454,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.634293992728454,catapult,FF,265,catapult_fpga_latency
Throughput,0.634293992728454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634293992728454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625913050662654,catapult,CLB,543,catapult_fpga_latency
Throughput,0.625913050662654,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.625913050662654,catapult,FF,262,catapult_fpga_latency
Throughput,0.625913050662654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625913050662654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624613520384262,catapult,CLB,683,catapult_fpga_latency
Throughput,0.624613520384262,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.624613520384262,catapult,FF,277,catapult_fpga_latency
Throughput,0.624613520384262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624613520384262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619157858630163,catapult,CLB,339,catapult_fpga_latency
Throughput,0.619157858630163,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.619157858630163,catapult,FF,254,catapult_fpga_latency
Throughput,0.619157858630163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619157858630163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635177932394202,catapult,CLB,450,catapult_fpga_latency
Throughput,0.635177932394202,catapult,LUT,2461,catapult_fpga_latency
Throughput,0.635177932394202,catapult,FF,256,catapult_fpga_latency
Throughput,0.635177932394202,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635177932394202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656376003680957,catapult,CLB,412,catapult_fpga_latency
Throughput,0.656376003680957,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.656376003680957,catapult,FF,262,catapult_fpga_latency
Throughput,0.656376003680957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656376003680957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63658059460447,catapult,CLB,663,catapult_fpga_latency
Throughput,0.63658059460447,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.63658059460447,catapult,FF,312,catapult_fpga_latency
Throughput,0.63658059460447,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63658059460447,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645182935169438,catapult,CLB,807,catapult_fpga_latency
Throughput,0.645182935169438,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.645182935169438,catapult,FF,319,catapult_fpga_latency
Throughput,0.645182935169438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645182935169438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636302319958259,catapult,CLB,104,catapult_fpga_latency
Throughput,0.636302319958259,catapult,LUT,590,catapult_fpga_latency
Throughput,0.636302319958259,catapult,FF,307,catapult_fpga_latency
Throughput,0.636302319958259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636302319958259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653785779244001,catapult,CLB,201,catapult_fpga_latency
Throughput,0.653785779244001,catapult,LUT,882,catapult_fpga_latency
Throughput,0.653785779244001,catapult,FF,310,catapult_fpga_latency
Throughput,0.653785779244001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653785779244001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642273545587613,catapult,CLB,294,catapult_fpga_latency
Throughput,0.642273545587613,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.642273545587613,catapult,FF,318,catapult_fpga_latency
Throughput,0.642273545587613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642273545587613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.765586577123661,catapult,CLB,135,catapult_fpga_latency
Throughput,0.765586577123661,catapult,LUT,717,catapult_fpga_latency
Throughput,0.765586577123661,catapult,FF,242,catapult_fpga_latency
Throughput,0.765586577123661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.765586577123661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666142634460891,catapult,CLB,177,catapult_fpga_latency
Throughput,0.666142634460891,catapult,LUT,870,catapult_fpga_latency
Throughput,0.666142634460891,catapult,FF,244,catapult_fpga_latency
Throughput,0.666142634460891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666142634460891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68617414001795,catapult,CLB,275,catapult_fpga_latency
Throughput,0.68617414001795,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.68617414001795,catapult,FF,255,catapult_fpga_latency
Throughput,0.68617414001795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68617414001795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.729194087402662,catapult,CLB,180,catapult_fpga_latency
Throughput,0.729194087402662,catapult,LUT,910,catapult_fpga_latency
Throughput,0.729194087402662,catapult,FF,243,catapult_fpga_latency
Throughput,0.729194087402662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.729194087402662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664281453394678,catapult,CLB,385,catapult_fpga_latency
Throughput,0.664281453394678,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.664281453394678,catapult,FF,247,catapult_fpga_latency
Throughput,0.664281453394678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664281453394678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637924347275808,catapult,CLB,534,catapult_fpga_latency
Throughput,0.637924347275808,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.637924347275808,catapult,FF,259,catapult_fpga_latency
Throughput,0.637924347275808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637924347275808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679683974139384,catapult,CLB,128,catapult_fpga_latency
Throughput,0.679683974139384,catapult,LUT,695,catapult_fpga_latency
Throughput,0.679683974139384,catapult,FF,242,catapult_fpga_latency
Throughput,0.679683974139384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679683974139384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686888669084515,catapult,CLB,183,catapult_fpga_latency
Throughput,0.686888669084515,catapult,LUT,926,catapult_fpga_latency
Throughput,0.686888669084515,catapult,FF,245,catapult_fpga_latency
Throughput,0.686888669084515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686888669084515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652246369107525,catapult,CLB,317,catapult_fpga_latency
Throughput,0.652246369107525,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.652246369107525,catapult,FF,253,catapult_fpga_latency
Throughput,0.652246369107525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652246369107525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.694069935874879,catapult,CLB,164,catapult_fpga_latency
Throughput,0.694069935874879,catapult,LUT,895,catapult_fpga_latency
Throughput,0.694069935874879,catapult,FF,243,catapult_fpga_latency
Throughput,0.694069935874879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.694069935874879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652796056067348,catapult,CLB,249,catapult_fpga_latency
Throughput,0.652796056067348,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.652796056067348,catapult,FF,245,catapult_fpga_latency
Throughput,0.652796056067348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652796056067348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636895617903391,catapult,CLB,296,catapult_fpga_latency
Throughput,0.636895617903391,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.636895617903391,catapult,FF,252,catapult_fpga_latency
Throughput,0.636895617903391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636895617903391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646557019216968,catapult,CLB,251,catapult_fpga_latency
Throughput,0.646557019216968,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.646557019216968,catapult,FF,246,catapult_fpga_latency
Throughput,0.646557019216968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646557019216968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661867684707415,catapult,CLB,377,catapult_fpga_latency
Throughput,0.661867684707415,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.661867684707415,catapult,FF,248,catapult_fpga_latency
Throughput,0.661867684707415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661867684707415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630565131387704,catapult,CLB,517,catapult_fpga_latency
Throughput,0.630565131387704,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.630565131387704,catapult,FF,253,catapult_fpga_latency
Throughput,0.630565131387704,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630565131387704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676965111249062,catapult,CLB,173,catapult_fpga_latency
Throughput,0.676965111249062,catapult,LUT,943,catapult_fpga_latency
Throughput,0.676965111249062,catapult,FF,243,catapult_fpga_latency
Throughput,0.676965111249062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676965111249062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642680956463507,catapult,CLB,256,catapult_fpga_latency
Throughput,0.642680956463507,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.642680956463507,catapult,FF,245,catapult_fpga_latency
Throughput,0.642680956463507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642680956463507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666812476328157,catapult,CLB,334,catapult_fpga_latency
Throughput,0.666812476328157,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.666812476328157,catapult,FF,252,catapult_fpga_latency
Throughput,0.666812476328157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666812476328157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637095659276145,catapult,CLB,261,catapult_fpga_latency
Throughput,0.637095659276145,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.637095659276145,catapult,FF,246,catapult_fpga_latency
Throughput,0.637095659276145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637095659276145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639570208819673,catapult,CLB,582,catapult_fpga_latency
Throughput,0.639570208819673,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.639570208819673,catapult,FF,257,catapult_fpga_latency
Throughput,0.639570208819673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639570208819673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645131322932096,catapult,CLB,394,catapult_fpga_latency
Throughput,0.645131322932096,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.645131322932096,catapult,FF,246,catapult_fpga_latency
Throughput,0.645131322932096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645131322932096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657243546854235,catapult,CLB,565,catapult_fpga_latency
Throughput,0.657243546854235,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.657243546854235,catapult,FF,255,catapult_fpga_latency
Throughput,0.657243546854235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657243546854235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.719352525179137,catapult,CLB,92,catapult_fpga_latency
Throughput,0.719352525179137,catapult,LUT,420,catapult_fpga_latency
Throughput,0.719352525179137,catapult,FF,256,catapult_fpga_latency
Throughput,0.719352525179137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.719352525179137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.795164762114534,catapult,CLB,109,catapult_fpga_latency
Throughput,0.795164762114534,catapult,LUT,539,catapult_fpga_latency
Throughput,0.795164762114534,catapult,FF,258,catapult_fpga_latency
Throughput,0.795164762114534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.795164762114534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763137410522139,catapult,CLB,180,catapult_fpga_latency
Throughput,0.763137410522139,catapult,LUT,651,catapult_fpga_latency
Throughput,0.763137410522139,catapult,FF,267,catapult_fpga_latency
Throughput,0.763137410522139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763137410522139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.813090100140177,catapult,CLB,93,catapult_fpga_latency
Throughput,0.813090100140177,catapult,LUT,428,catapult_fpga_latency
Throughput,0.813090100140177,catapult,FF,281,catapult_fpga_latency
Throughput,0.813090100140177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.813090100140177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728058500956669,catapult,CLB,129,catapult_fpga_latency
Throughput,0.728058500956669,catapult,LUT,525,catapult_fpga_latency
Throughput,0.728058500956669,catapult,FF,283,catapult_fpga_latency
Throughput,0.728058500956669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728058500956669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.756085924628819,catapult,CLB,197,catapult_fpga_latency
Throughput,0.756085924628819,catapult,LUT,698,catapult_fpga_latency
Throughput,0.756085924628819,catapult,FF,292,catapult_fpga_latency
Throughput,0.756085924628819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.756085924628819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662283234697284,catapult,CLB,136,catapult_fpga_latency
Throughput,0.662283234697284,catapult,LUT,680,catapult_fpga_latency
Throughput,0.662283234697284,catapult,FF,332,catapult_fpga_latency
Throughput,0.662283234697284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662283234697284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665403287624563,catapult,CLB,178,catapult_fpga_latency
Throughput,0.665403287624563,catapult,LUT,854,catapult_fpga_latency
Throughput,0.665403287624563,catapult,FF,334,catapult_fpga_latency
Throughput,0.665403287624563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665403287624563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604819443251606,catapult,CLB,208,catapult_fpga_latency
Throughput,0.604819443251606,catapult,LUT,984,catapult_fpga_latency
Throughput,0.604819443251606,catapult,FF,341,catapult_fpga_latency
Throughput,0.604819443251606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604819443251606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706148861829264,catapult,CLB,167,catapult_fpga_latency
Throughput,0.706148861829264,catapult,LUT,888,catapult_fpga_latency
Throughput,0.706148861829264,catapult,FF,240,catapult_fpga_latency
Throughput,0.706148861829264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706148861829264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645874669312169,catapult,CLB,235,catapult_fpga_latency
Throughput,0.645874669312169,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.645874669312169,catapult,FF,242,catapult_fpga_latency
Throughput,0.645874669312169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645874669312169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631908737212537,catapult,CLB,358,catapult_fpga_latency
Throughput,0.631908737212537,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.631908737212537,catapult,FF,251,catapult_fpga_latency
Throughput,0.631908737212537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631908737212537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.762451403253685,catapult,CLB,86,catapult_fpga_latency
Throughput,0.762451403253685,catapult,LUT,436,catapult_fpga_latency
Throughput,0.762451403253685,catapult,FF,282,catapult_fpga_latency
Throughput,0.762451403253685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.762451403253685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644252686211575,catapult,CLB,133,catapult_fpga_latency
Throughput,0.644252686211575,catapult,LUT,560,catapult_fpga_latency
Throughput,0.644252686211575,catapult,FF,284,catapult_fpga_latency
Throughput,0.644252686211575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644252686211575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.702397634324768,catapult,CLB,190,catapult_fpga_latency
Throughput,0.702397634324768,catapult,LUT,678,catapult_fpga_latency
Throughput,0.702397634324768,catapult,FF,293,catapult_fpga_latency
Throughput,0.702397634324768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.702397634324768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601449855020512,catapult,CLB,228,catapult_fpga_latency
Throughput,0.601449855020512,catapult,LUT,956,catapult_fpga_latency
Throughput,0.601449855020512,catapult,FF,335,catapult_fpga_latency
Throughput,0.601449855020512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601449855020512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.613011412433465,catapult,CLB,260,catapult_fpga_latency
Throughput,0.613011412433465,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.613011412433465,catapult,FF,346,catapult_fpga_latency
Throughput,0.613011412433465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.613011412433465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662579434992013,catapult,CLB,164,catapult_fpga_latency
Throughput,0.662579434992013,catapult,LUT,851,catapult_fpga_latency
Throughput,0.662579434992013,catapult,FF,240,catapult_fpga_latency
Throughput,0.662579434992013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662579434992013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684206997248119,catapult,CLB,251,catapult_fpga_latency
Throughput,0.684206997248119,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.684206997248119,catapult,FF,242,catapult_fpga_latency
Throughput,0.684206997248119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684206997248119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618246430554233,catapult,CLB,314,catapult_fpga_latency
Throughput,0.618246430554233,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.618246430554233,catapult,FF,251,catapult_fpga_latency
Throughput,0.618246430554233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618246430554233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640090944121341,catapult,CLB,359,catapult_fpga_latency
Throughput,0.640090944121341,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.640090944121341,catapult,FF,243,catapult_fpga_latency
Throughput,0.640090944121341,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640090944121341,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60951006362066,catapult,CLB,459,catapult_fpga_latency
Throughput,0.60951006362066,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.60951006362066,catapult,FF,256,catapult_fpga_latency
Throughput,0.60951006362066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60951006362066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634872666763591,catapult,CLB,140,catapult_fpga_latency
Throughput,0.634872666763591,catapult,LUT,778,catapult_fpga_latency
Throughput,0.634872666763591,catapult,FF,335,catapult_fpga_latency
Throughput,0.634872666763591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634872666763591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601516061080347,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601516061080347,catapult,LUT,856,catapult_fpga_latency
Throughput,0.601516061080347,catapult,FF,337,catapult_fpga_latency
Throughput,0.601516061080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601516061080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643902979274695,catapult,CLB,269,catapult_fpga_latency
Throughput,0.643902979274695,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.643902979274695,catapult,FF,346,catapult_fpga_latency
Throughput,0.643902979274695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643902979274695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640274139775686,catapult,CLB,176,catapult_fpga_latency
Throughput,0.640274139775686,catapult,LUT,904,catapult_fpga_latency
Throughput,0.640274139775686,catapult,FF,240,catapult_fpga_latency
Throughput,0.640274139775686,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640274139775686,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639239049835076,catapult,CLB,224,catapult_fpga_latency
Throughput,0.639239049835076,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.639239049835076,catapult,FF,242,catapult_fpga_latency
Throughput,0.639239049835076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639239049835076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624429037698654,catapult,CLB,260,catapult_fpga_latency
Throughput,0.624429037698654,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.624429037698654,catapult,FF,241,catapult_fpga_latency
Throughput,0.624429037698654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624429037698654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.605684714455998,catapult,CLB,319,catapult_fpga_latency
Throughput,0.605684714455998,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.605684714455998,catapult,FF,243,catapult_fpga_latency
Throughput,0.605684714455998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.605684714455998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63923251187694,catapult,CLB,471,catapult_fpga_latency
Throughput,0.63923251187694,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.63923251187694,catapult,FF,256,catapult_fpga_latency
Throughput,0.63923251187694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63923251187694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638850273938997,catapult,CLB,337,catapult_fpga_latency
Throughput,0.638850273938997,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.638850273938997,catapult,FF,245,catapult_fpga_latency
Throughput,0.638850273938997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638850273938997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606705184356471,catapult,CLB,517,catapult_fpga_latency
Throughput,0.606705184356471,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.606705184356471,catapult,FF,250,catapult_fpga_latency
Throughput,0.606705184356471,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606705184356471,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607575125145286,catapult,CLB,670,catapult_fpga_latency
Throughput,0.607575125145286,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.607575125145286,catapult,FF,256,catapult_fpga_latency
Throughput,0.607575125145286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607575125145286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631559934090405,catapult,CLB,155,catapult_fpga_latency
Throughput,0.631559934090405,catapult,LUT,823,catapult_fpga_latency
Throughput,0.631559934090405,catapult,FF,240,catapult_fpga_latency
Throughput,0.631559934090405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631559934090405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642160123911217,catapult,CLB,235,catapult_fpga_latency
Throughput,0.642160123911217,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.642160123911217,catapult,FF,242,catapult_fpga_latency
Throughput,0.642160123911217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642160123911217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606250932110808,catapult,CLB,327,catapult_fpga_latency
Throughput,0.606250932110808,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.606250932110808,catapult,FF,249,catapult_fpga_latency
Throughput,0.606250932110808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606250932110808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604761651337975,catapult,CLB,481,catapult_fpga_latency
Throughput,0.604761651337975,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.604761651337975,catapult,FF,258,catapult_fpga_latency
Throughput,0.604761651337975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604761651337975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655767805735345,catapult,CLB,355,catapult_fpga_latency
Throughput,0.655767805735345,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.655767805735345,catapult,FF,248,catapult_fpga_latency
Throughput,0.655767805735345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655767805735345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611176337207988,catapult,CLB,525,catapult_fpga_latency
Throughput,0.611176337207988,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.611176337207988,catapult,FF,248,catapult_fpga_latency
Throughput,0.611176337207988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611176337207988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62806535145595,catapult,CLB,627,catapult_fpga_latency
Throughput,0.62806535145595,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.62806535145595,catapult,FF,259,catapult_fpga_latency
Throughput,0.62806535145595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62806535145595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736240403106345,catapult,CLB,111,catapult_fpga_latency
Throughput,0.736240403106345,catapult,LUT,504,catapult_fpga_latency
Throughput,0.736240403106345,catapult,FF,303,catapult_fpga_latency
Throughput,0.736240403106345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736240403106345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665716024184132,catapult,CLB,246,catapult_fpga_latency
Throughput,0.665716024184132,catapult,LUT,825,catapult_fpga_latency
Throughput,0.665716024184132,catapult,FF,277,catapult_fpga_latency
Throughput,0.665716024184132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665716024184132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708206269325179,catapult,CLB,145,catapult_fpga_latency
Throughput,0.708206269325179,catapult,LUT,706,catapult_fpga_latency
Throughput,0.708206269325179,catapult,FF,308,catapult_fpga_latency
Throughput,0.708206269325179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708206269325179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.680164763112216,catapult,CLB,195,catapult_fpga_latency
Throughput,0.680164763112216,catapult,LUT,815,catapult_fpga_latency
Throughput,0.680164763112216,catapult,FF,310,catapult_fpga_latency
Throughput,0.680164763112216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.680164763112216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68179385417384,catapult,CLB,287,catapult_fpga_latency
Throughput,0.68179385417384,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.68179385417384,catapult,FF,242,catapult_fpga_latency
Throughput,0.68179385417384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68179385417384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753251409710013,catapult,CLB,171,catapult_fpga_latency
Throughput,0.753251409710013,catapult,LUT,929,catapult_fpga_latency
Throughput,0.753251409710013,catapult,FF,392,catapult_fpga_latency
Throughput,0.753251409710013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753251409710013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679226931076126,catapult,CLB,249,catapult_fpga_latency
Throughput,0.679226931076126,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.679226931076126,catapult,FF,396,catapult_fpga_latency
Throughput,0.679226931076126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679226931076126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622247720551038,catapult,CLB,323,catapult_fpga_latency
Throughput,0.622247720551038,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.622247720551038,catapult,FF,252,catapult_fpga_latency
Throughput,0.622247720551038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622247720551038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720777343949903,catapult,CLB,267,catapult_fpga_latency
Throughput,0.720777343949903,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.720777343949903,catapult,FF,548,catapult_fpga_latency
Throughput,0.720777343949903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720777343949903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607915300377029,catapult,CLB,353,catapult_fpga_latency
Throughput,0.607915300377029,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.607915300377029,catapult,FF,554,catapult_fpga_latency
Throughput,0.607915300377029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607915300377029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612712435060141,catapult,CLB,435,catapult_fpga_latency
Throughput,0.612712435060141,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.612712435060141,catapult,FF,267,catapult_fpga_latency
Throughput,0.612712435060141,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612712435060141,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616292176725479,catapult,CLB,132,catapult_fpga_latency
Throughput,0.616292176725479,catapult,LUT,733,catapult_fpga_latency
Throughput,0.616292176725479,catapult,FF,377,catapult_fpga_latency
Throughput,0.616292176725479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616292176725479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604388829927401,catapult,CLB,239,catapult_fpga_latency
Throughput,0.604388829927401,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.604388829927401,catapult,FF,379,catapult_fpga_latency
Throughput,0.604388829927401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604388829927401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630198348628247,catapult,CLB,227,catapult_fpga_latency
Throughput,0.630198348628247,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.630198348628247,catapult,FF,312,catapult_fpga_latency
Throughput,0.630198348628247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630198348628247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626818950241231,catapult,CLB,194,catapult_fpga_latency
Throughput,0.626818950241231,catapult,LUT,977,catapult_fpga_latency
Throughput,0.626818950241231,catapult,FF,392,catapult_fpga_latency
Throughput,0.626818950241231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626818950241231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689659928689163,catapult,CLB,239,catapult_fpga_latency
Throughput,0.689659928689163,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.689659928689163,catapult,FF,396,catapult_fpga_latency
Throughput,0.689659928689163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689659928689163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642930942144573,catapult,CLB,285,catapult_fpga_latency
Throughput,0.642930942144573,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.642930942144573,catapult,FF,251,catapult_fpga_latency
Throughput,0.642930942144573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642930942144573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655472077544969,catapult,CLB,276,catapult_fpga_latency
Throughput,0.655472077544969,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.655472077544969,catapult,FF,549,catapult_fpga_latency
Throughput,0.655472077544969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655472077544969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64120114928894,catapult,CLB,359,catapult_fpga_latency
Throughput,0.64120114928894,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.64120114928894,catapult,FF,555,catapult_fpga_latency
Throughput,0.64120114928894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64120114928894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62701192451278,catapult,CLB,416,catapult_fpga_latency
Throughput,0.62701192451278,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.62701192451278,catapult,FF,264,catapult_fpga_latency
Throughput,0.62701192451278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62701192451278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650653223303536,catapult,CLB,464,catapult_fpga_latency
Throughput,0.650653223303536,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.650653223303536,catapult,FF,862,catapult_fpga_latency
Throughput,0.650653223303536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650653223303536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611271977519862,catapult,CLB,605,catapult_fpga_latency
Throughput,0.611271977519862,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.611271977519862,catapult,FF,870,catapult_fpga_latency
Throughput,0.611271977519862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611271977519862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608782416902722,catapult,CLB,679,catapult_fpga_latency
Throughput,0.608782416902722,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.608782416902722,catapult,FF,275,catapult_fpga_latency
Throughput,0.608782416902722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608782416902722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641287911338099,catapult,CLB,270,catapult_fpga_latency
Throughput,0.641287911338099,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.641287911338099,catapult,FF,395,catapult_fpga_latency
Throughput,0.641287911338099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641287911338099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628409909270177,catapult,CLB,354,catapult_fpga_latency
Throughput,0.628409909270177,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.628409909270177,catapult,FF,251,catapult_fpga_latency
Throughput,0.628409909270177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628409909270177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659674991325274,catapult,CLB,309,catapult_fpga_latency
Throughput,0.659674991325274,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,FF,551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659674991325274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606285482857884,catapult,CLB,423,catapult_fpga_latency
Throughput,0.606285482857884,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.606285482857884,catapult,FF,557,catapult_fpga_latency
Throughput,0.606285482857884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606285482857884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617751077203441,catapult,CLB,436,catapult_fpga_latency
Throughput,0.617751077203441,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.617751077203441,catapult,FF,261,catapult_fpga_latency
Throughput,0.617751077203441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617751077203441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662077586224019,catapult,CLB,488,catapult_fpga_latency
Throughput,0.662077586224019,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.662077586224019,catapult,FF,864,catapult_fpga_latency
Throughput,0.662077586224019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662077586224019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633054029895344,catapult,CLB,600,catapult_fpga_latency
Throughput,0.633054029895344,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.633054029895344,catapult,FF,867,catapult_fpga_latency
Throughput,0.633054029895344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633054029895344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638803342474609,catapult,CLB,700,catapult_fpga_latency
Throughput,0.638803342474609,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.638803342474609,catapult,FF,272,catapult_fpga_latency
Throughput,0.638803342474609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638803342474609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608883982637064,catapult,CLB,411,catapult_fpga_latency
Throughput,0.608883982637064,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.608883982637064,catapult,FF,556,catapult_fpga_latency
Throughput,0.608883982637064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608883982637064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642114766456438,catapult,CLB,440,catapult_fpga_latency
Throughput,0.642114766456438,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.642114766456438,catapult,FF,258,catapult_fpga_latency
Throughput,0.642114766456438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642114766456438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632590292775439,catapult,CLB,519,catapult_fpga_latency
Throughput,0.632590292775439,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.632590292775439,catapult,FF,866,catapult_fpga_latency
Throughput,0.632590292775439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632590292775439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627148375152632,catapult,CLB,626,catapult_fpga_latency
Throughput,0.627148375152632,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.627148375152632,catapult,FF,870,catapult_fpga_latency
Throughput,0.627148375152632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627148375152632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610870190695347,catapult,CLB,749,catapult_fpga_latency
Throughput,0.610870190695347,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.610870190695347,catapult,FF,269,catapult_fpga_latency
Throughput,0.610870190695347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610870190695347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635949459824529,catapult,CLB,926,catapult_fpga_latency
Throughput,0.635949459824529,catapult,LUT,4148,catapult_fpga_latency
Throughput,0.635949459824529,catapult,FF,1493,catapult_fpga_latency
Throughput,0.635949459824529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635949459824529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753563602275159,catapult,CLB,120,catapult_fpga_latency
Throughput,0.753563602275159,catapult,LUT,595,catapult_fpga_latency
Throughput,0.753563602275159,catapult,FF,238,catapult_fpga_latency
Throughput,0.753563602275159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753563602275159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689717009111162,catapult,CLB,146,catapult_fpga_latency
Throughput,0.689717009111162,catapult,LUT,694,catapult_fpga_latency
Throughput,0.689717009111162,catapult,FF,240,catapult_fpga_latency
Throughput,0.689717009111162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689717009111162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664386050816231,catapult,CLB,308,catapult_fpga_latency
Throughput,0.664386050816231,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.664386050816231,catapult,FF,246,catapult_fpga_latency
Throughput,0.664386050816231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664386050816231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645716189654594,catapult,CLB,144,catapult_fpga_latency
Throughput,0.645716189654594,catapult,LUT,809,catapult_fpga_latency
Throughput,0.645716189654594,catapult,FF,344,catapult_fpga_latency
Throughput,0.645716189654594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645716189654594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609342562029549,catapult,CLB,224,catapult_fpga_latency
Throughput,0.609342562029549,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.609342562029549,catapult,FF,349,catapult_fpga_latency
Throughput,0.609342562029549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609342562029549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669985327321332,catapult,CLB,318,catapult_fpga_latency
Throughput,0.669985327321332,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.669985327321332,catapult,FF,356,catapult_fpga_latency
Throughput,0.669985327321332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669985327321332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.711341269530764,catapult,CLB,203,catapult_fpga_latency
Throughput,0.711341269530764,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.711341269530764,catapult,FF,246,catapult_fpga_latency
Throughput,0.711341269530764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.711341269530764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659274876748562,catapult,CLB,278,catapult_fpga_latency
Throughput,0.659274876748562,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.659274876748562,catapult,FF,248,catapult_fpga_latency
Throughput,0.659274876748562,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659274876748562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658515127409507,catapult,CLB,385,catapult_fpga_latency
Throughput,0.658515127409507,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.658515127409507,catapult,FF,257,catapult_fpga_latency
Throughput,0.658515127409507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658515127409507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639286045344559,catapult,CLB,137,catapult_fpga_latency
Throughput,0.639286045344559,catapult,LUT,742,catapult_fpga_latency
Throughput,0.639286045344559,catapult,FF,345,catapult_fpga_latency
Throughput,0.639286045344559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639286045344559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621671338526776,catapult,CLB,181,catapult_fpga_latency
Throughput,0.621671338526776,catapult,LUT,920,catapult_fpga_latency
Throughput,0.621671338526776,catapult,FF,347,catapult_fpga_latency
Throughput,0.621671338526776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621671338526776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619497698875797,catapult,CLB,335,catapult_fpga_latency
Throughput,0.619497698875797,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.619497698875797,catapult,FF,357,catapult_fpga_latency
Throughput,0.619497698875797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619497698875797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665913296756936,catapult,CLB,205,catapult_fpga_latency
Throughput,0.665913296756936,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.665913296756936,catapult,FF,246,catapult_fpga_latency
Throughput,0.665913296756936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665913296756936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656910667375254,catapult,CLB,240,catapult_fpga_latency
Throughput,0.656910667375254,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.656910667375254,catapult,FF,248,catapult_fpga_latency
Throughput,0.656910667375254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656910667375254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608788717440457,catapult,CLB,388,catapult_fpga_latency
Throughput,0.608788717440457,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.608788717440457,catapult,FF,252,catapult_fpga_latency
Throughput,0.608788717440457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608788717440457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654051752498968,catapult,CLB,288,catapult_fpga_latency
Throughput,0.654051752498968,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.654051752498968,catapult,FF,252,catapult_fpga_latency
Throughput,0.654051752498968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654051752498968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625989846444691,catapult,CLB,393,catapult_fpga_latency
Throughput,0.625989846444691,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.625989846444691,catapult,FF,257,catapult_fpga_latency
Throughput,0.625989846444691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625989846444691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649259584369984,catapult,CLB,521,catapult_fpga_latency
Throughput,0.649259584369984,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.649259584369984,catapult,FF,256,catapult_fpga_latency
Throughput,0.649259584369984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649259584369984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619456637415924,catapult,CLB,609,catapult_fpga_latency
Throughput,0.619456637415924,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.619456637415924,catapult,FF,275,catapult_fpga_latency
Throughput,0.619456637415924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619456637415924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62686728091302,catapult,CLB,802,catapult_fpga_latency
Throughput,0.62686728091302,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.62686728091302,catapult,FF,276,catapult_fpga_latency
Throughput,0.62686728091302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62686728091302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.698353282958783,catapult,CLB,243,catapult_fpga_latency
Throughput,0.698353282958783,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.698353282958783,catapult,FF,466,catapult_fpga_latency
Throughput,0.698353282958783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.698353282958783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632573486061876,catapult,CLB,396,catapult_fpga_latency
Throughput,0.632573486061876,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.632573486061876,catapult,FF,468,catapult_fpga_latency
Throughput,0.632573486061876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632573486061876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662545193864036,catapult,CLB,303,catapult_fpga_latency
Throughput,0.662545193864036,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.662545193864036,catapult,FF,256,catapult_fpga_latency
Throughput,0.662545193864036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662545193864036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566894162314,catapult,CLB,391,catapult_fpga_latency
Throughput,0.648566894162314,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.648566894162314,catapult,FF,261,catapult_fpga_latency
Throughput,0.648566894162314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566894162314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636440819277538,catapult,CLB,621,catapult_fpga_latency
Throughput,0.636440819277538,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.636440819277538,catapult,FF,275,catapult_fpga_latency
Throughput,0.636440819277538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636440819277538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633359153274815,catapult,CLB,494,catapult_fpga_latency
Throughput,0.633359153274815,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.633359153274815,catapult,FF,263,catapult_fpga_latency
Throughput,0.633359153274815,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633359153274815,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628995695153462,catapult,CLB,583,catapult_fpga_latency
Throughput,0.628995695153462,catapult,LUT,3301,catapult_fpga_latency
Throughput,0.628995695153462,catapult,FF,273,catapult_fpga_latency
Throughput,0.628995695153462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628995695153462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640087256694833,catapult,CLB,830,catapult_fpga_latency
Throughput,0.640087256694833,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.640087256694833,catapult,FF,276,catapult_fpga_latency
Throughput,0.640087256694833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640087256694833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645589878700118,catapult,CLB,246,catapult_fpga_latency
Throughput,0.645589878700118,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.645589878700118,catapult,FF,252,catapult_fpga_latency
Throughput,0.645589878700118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645589878700118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655138414368496,catapult,CLB,315,catapult_fpga_latency
Throughput,0.655138414368496,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.655138414368496,catapult,FF,254,catapult_fpga_latency
Throughput,0.655138414368496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655138414368496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676625694725432,catapult,CLB,453,catapult_fpga_latency
Throughput,0.676625694725432,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.676625694725432,catapult,FF,257,catapult_fpga_latency
Throughput,0.676625694725432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676625694725432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655909746818838,catapult,CLB,472,catapult_fpga_latency
Throughput,0.655909746818838,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.655909746818838,catapult,FF,270,catapult_fpga_latency
Throughput,0.655909746818838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655909746818838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661817748628383,catapult,CLB,544,catapult_fpga_latency
Throughput,0.661817748628383,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.661817748628383,catapult,FF,276,catapult_fpga_latency
Throughput,0.661817748628383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661817748628383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675090900989818,catapult,CLB,747,catapult_fpga_latency
Throughput,0.675090900989818,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.675090900989818,catapult,FF,278,catapult_fpga_latency
Throughput,0.675090900989818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675090900989818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717385845977259,catapult,CLB,114,catapult_fpga_latency
Throughput,0.717385845977259,catapult,LUT,590,catapult_fpga_latency
Throughput,0.717385845977259,catapult,FF,233,catapult_fpga_latency
Throughput,0.717385845977259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717385845977259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668861871328366,catapult,CLB,179,catapult_fpga_latency
Throughput,0.668861871328366,catapult,LUT,798,catapult_fpga_latency
Throughput,0.668861871328366,catapult,FF,235,catapult_fpga_latency
Throughput,0.668861871328366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668861871328366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672480032386638,catapult,CLB,222,catapult_fpga_latency
Throughput,0.672480032386638,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.672480032386638,catapult,FF,242,catapult_fpga_latency
Throughput,0.672480032386638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672480032386638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.710583068937216,catapult,CLB,160,catapult_fpga_latency
Throughput,0.710583068937216,catapult,LUT,776,catapult_fpga_latency
Throughput,0.710583068937216,catapult,FF,241,catapult_fpga_latency
Throughput,0.710583068937216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.710583068937216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675897625841999,catapult,CLB,212,catapult_fpga_latency
Throughput,0.675897625841999,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.675897625841999,catapult,FF,243,catapult_fpga_latency
Throughput,0.675897625841999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675897625841999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.703434236284967,catapult,CLB,207,catapult_fpga_latency
Throughput,0.703434236284967,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.703434236284967,catapult,FF,242,catapult_fpga_latency
Throughput,0.703434236284967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.703434236284967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667815308998143,catapult,CLB,288,catapult_fpga_latency
Throughput,0.667815308998143,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.667815308998143,catapult,FF,244,catapult_fpga_latency
Throughput,0.667815308998143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667815308998143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653561025280394,catapult,CLB,426,catapult_fpga_latency
Throughput,0.653561025280394,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.653561025280394,catapult,FF,251,catapult_fpga_latency
Throughput,0.653561025280394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653561025280394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699111010439126,catapult,CLB,329,catapult_fpga_latency
Throughput,0.699111010439126,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.699111010439126,catapult,FF,243,catapult_fpga_latency
Throughput,0.699111010439126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699111010439126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633480723181594,catapult,CLB,622,catapult_fpga_latency
Throughput,0.633480723181594,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.633480723181594,catapult,FF,262,catapult_fpga_latency
Throughput,0.633480723181594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633480723181594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.715784772108444,catapult,CLB,137,catapult_fpga_latency
Throughput,0.715784772108444,catapult,LUT,739,catapult_fpga_latency
Throughput,0.715784772108444,catapult,FF,241,catapult_fpga_latency
Throughput,0.715784772108444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.715784772108444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643291594430381,catapult,CLB,224,catapult_fpga_latency
Throughput,0.643291594430381,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.643291594430381,catapult,FF,243,catapult_fpga_latency
Throughput,0.643291594430381,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643291594430381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620548341336338,catapult,CLB,208,catapult_fpga_latency
Throughput,0.620548341336338,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.620548341336338,catapult,FF,242,catapult_fpga_latency
Throughput,0.620548341336338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620548341336338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63849743675204,catapult,CLB,449,catapult_fpga_latency
Throughput,0.63849743675204,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.63849743675204,catapult,FF,255,catapult_fpga_latency
Throughput,0.63849743675204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63849743675204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656660474358394,catapult,CLB,321,catapult_fpga_latency
Throughput,0.656660474358394,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.656660474358394,catapult,FF,243,catapult_fpga_latency
Throughput,0.656660474358394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656660474358394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639969691035433,catapult,CLB,494,catapult_fpga_latency
Throughput,0.639969691035433,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.639969691035433,catapult,FF,247,catapult_fpga_latency
Throughput,0.639969691035433,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639969691035433,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64532449496905,catapult,CLB,650,catapult_fpga_latency
Throughput,0.64532449496905,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.64532449496905,catapult,FF,256,catapult_fpga_latency
Throughput,0.64532449496905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64532449496905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642206725060383,catapult,CLB,319,catapult_fpga_latency
Throughput,0.642206725060383,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.642206725060383,catapult,FF,244,catapult_fpga_latency
Throughput,0.642206725060383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642206725060383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634249337368005,catapult,CLB,402,catapult_fpga_latency
Throughput,0.634249337368005,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.634249337368005,catapult,FF,253,catapult_fpga_latency
Throughput,0.634249337368005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634249337368005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673879876868669,catapult,CLB,303,catapult_fpga_latency
Throughput,0.673879876868669,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.673879876868669,catapult,FF,243,catapult_fpga_latency
Throughput,0.673879876868669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673879876868669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624620152869536,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624620152869536,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.624620152869536,catapult,FF,254,catapult_fpga_latency
Throughput,0.624620152869536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624620152869536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623154294872873,catapult,CLB,341,catapult_fpga_latency
Throughput,0.623154294872873,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.623154294872873,catapult,FF,244,catapult_fpga_latency
Throughput,0.623154294872873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623154294872873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620172345894924,catapult,CLB,464,catapult_fpga_latency
Throughput,0.620172345894924,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.620172345894924,catapult,FF,247,catapult_fpga_latency
Throughput,0.620172345894924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620172345894924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624303901150218,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624303901150218,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.624303901150218,catapult,FF,259,catapult_fpga_latency
Throughput,0.624303901150218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624303901150218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.70633540477963,catapult,CLB,123,catapult_fpga_latency
Throughput,0.70633540477963,catapult,LUT,549,catapult_fpga_latency
Throughput,0.70633540477963,catapult,FF,274,catapult_fpga_latency
Throughput,0.70633540477963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.70633540477963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635248544169149,catapult,CLB,201,catapult_fpga_latency
Throughput,0.635248544169149,catapult,LUT,664,catapult_fpga_latency
Throughput,0.635248544169149,catapult,FF,281,catapult_fpga_latency
Throughput,0.635248544169149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635248544169149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.740277929946019,catapult,CLB,97,catapult_fpga_latency
Throughput,0.740277929946019,catapult,LUT,480,catapult_fpga_latency
Throughput,0.740277929946019,catapult,FF,234,catapult_fpga_latency
Throughput,0.740277929946019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.740277929946019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647632320997665,catapult,CLB,154,catapult_fpga_latency
Throughput,0.647632320997665,catapult,LUT,727,catapult_fpga_latency
Throughput,0.647632320997665,catapult,FF,236,catapult_fpga_latency
Throughput,0.647632320997665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647632320997665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697432750047077,catapult,CLB,223,catapult_fpga_latency
Throughput,0.697432750047077,catapult,LUT,893,catapult_fpga_latency
Throughput,0.697432750047077,catapult,FF,245,catapult_fpga_latency
Throughput,0.697432750047077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697432750047077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730698240624776,catapult,CLB,128,catapult_fpga_latency
Throughput,0.730698240624776,catapult,LUT,616,catapult_fpga_latency
Throughput,0.730698240624776,catapult,FF,242,catapult_fpga_latency
Throughput,0.730698240624776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730698240624776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686776866882727,catapult,CLB,157,catapult_fpga_latency
Throughput,0.686776866882727,catapult,LUT,843,catapult_fpga_latency
Throughput,0.686776866882727,catapult,FF,244,catapult_fpga_latency
Throughput,0.686776866882727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686776866882727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623235853013563,catapult,CLB,258,catapult_fpga_latency
Throughput,0.623235853013563,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.623235853013563,catapult,FF,254,catapult_fpga_latency
Throughput,0.623235853013563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623235853013563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689200300215651,catapult,CLB,163,catapult_fpga_latency
Throughput,0.689200300215651,catapult,LUT,905,catapult_fpga_latency
Throughput,0.689200300215651,catapult,FF,243,catapult_fpga_latency
Throughput,0.689200300215651,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689200300215651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683413486345057,catapult,CLB,266,catapult_fpga_latency
Throughput,0.683413486345057,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.683413486345057,catapult,FF,245,catapult_fpga_latency
Throughput,0.683413486345057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683413486345057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662533341990436,catapult,CLB,393,catapult_fpga_latency
Throughput,0.662533341990436,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.662533341990436,catapult,FF,255,catapult_fpga_latency
Throughput,0.662533341990436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662533341990436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669399154013349,catapult,CLB,121,catapult_fpga_latency
Throughput,0.669399154013349,catapult,LUT,570,catapult_fpga_latency
Throughput,0.669399154013349,catapult,FF,313,catapult_fpga_latency
Throughput,0.669399154013349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669399154013349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63335233390335,catapult,CLB,134,catapult_fpga_latency
Throughput,0.63335233390335,catapult,LUT,678,catapult_fpga_latency
Throughput,0.63335233390335,catapult,FF,315,catapult_fpga_latency
Throughput,0.63335233390335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63335233390335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629259298879289,catapult,CLB,215,catapult_fpga_latency
Throughput,0.629259298879289,catapult,LUT,879,catapult_fpga_latency
Throughput,0.629259298879289,catapult,FF,322,catapult_fpga_latency
Throughput,0.629259298879289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629259298879289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689500153758534,catapult,CLB,122,catapult_fpga_latency
Throughput,0.689500153758534,catapult,LUT,629,catapult_fpga_latency
Throughput,0.689500153758534,catapult,FF,242,catapult_fpga_latency
Throughput,0.689500153758534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689500153758534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668249080489265,catapult,CLB,209,catapult_fpga_latency
Throughput,0.668249080489265,catapult,LUT,832,catapult_fpga_latency
Throughput,0.668249080489265,catapult,FF,244,catapult_fpga_latency
Throughput,0.668249080489265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668249080489265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650247484192484,catapult,CLB,169,catapult_fpga_latency
Throughput,0.650247484192484,catapult,LUT,888,catapult_fpga_latency
Throughput,0.650247484192484,catapult,FF,243,catapult_fpga_latency
Throughput,0.650247484192484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650247484192484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620956795068113,catapult,CLB,240,catapult_fpga_latency
Throughput,0.620956795068113,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.620956795068113,catapult,FF,245,catapult_fpga_latency
Throughput,0.620956795068113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620956795068113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62362879618439,catapult,CLB,357,catapult_fpga_latency
Throughput,0.62362879618439,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.62362879618439,catapult,FF,254,catapult_fpga_latency
Throughput,0.62362879618439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62362879618439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631212312679856,catapult,CLB,264,catapult_fpga_latency
Throughput,0.631212312679856,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.631212312679856,catapult,FF,244,catapult_fpga_latency
Throughput,0.631212312679856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631212312679856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611024345654028,catapult,CLB,526,catapult_fpga_latency
Throughput,0.611024345654028,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.611024345654028,catapult,FF,255,catapult_fpga_latency
Throughput,0.611024345654028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611024345654028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708949853849988,catapult,CLB,120,catapult_fpga_latency
Throughput,0.708949853849988,catapult,LUT,660,catapult_fpga_latency
Throughput,0.708949853849988,catapult,FF,242,catapult_fpga_latency
Throughput,0.708949853849988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708949853849988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603800197684185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.603800197684185,catapult,LUT,856,catapult_fpga_latency
Throughput,0.603800197684185,catapult,FF,244,catapult_fpga_latency
Throughput,0.603800197684185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603800197684185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637499370469372,catapult,CLB,227,catapult_fpga_latency
Throughput,0.637499370469372,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.637499370469372,catapult,FF,251,catapult_fpga_latency
Throughput,0.637499370469372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637499370469372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648481095154873,catapult,CLB,167,catapult_fpga_latency
Throughput,0.648481095154873,catapult,LUT,895,catapult_fpga_latency
Throughput,0.648481095154873,catapult,FF,243,catapult_fpga_latency
Throughput,0.648481095154873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648481095154873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631388866088735,catapult,CLB,280,catapult_fpga_latency
Throughput,0.631388866088735,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.631388866088735,catapult,FF,246,catapult_fpga_latency
Throughput,0.631388866088735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631388866088735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608994112244923,catapult,CLB,392,catapult_fpga_latency
Throughput,0.608994112244923,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.608994112244923,catapult,FF,254,catapult_fpga_latency
Throughput,0.608994112244923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608994112244923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659706325132304,catapult,CLB,235,catapult_fpga_latency
Throughput,0.659706325132304,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.659706325132304,catapult,FF,244,catapult_fpga_latency
Throughput,0.659706325132304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659706325132304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61288592660691,catapult,CLB,437,catapult_fpga_latency
Throughput,0.61288592660691,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.61288592660691,catapult,FF,247,catapult_fpga_latency
Throughput,0.61288592660691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61288592660691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615233930397355,catapult,CLB,536,catapult_fpga_latency
Throughput,0.615233930397355,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.615233930397355,catapult,FF,255,catapult_fpga_latency
Throughput,0.615233930397355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615233930397355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690007314077529,catapult,CLB,158,catapult_fpga_latency
Throughput,0.690007314077529,catapult,LUT,880,catapult_fpga_latency
Throughput,0.690007314077529,catapult,FF,243,catapult_fpga_latency
Throughput,0.690007314077529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690007314077529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619933592713549,catapult,CLB,233,catapult_fpga_latency
Throughput,0.619933592713549,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.619933592713549,catapult,FF,245,catapult_fpga_latency
Throughput,0.619933592713549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619933592713549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626934877766507,catapult,CLB,300,catapult_fpga_latency
Throughput,0.626934877766507,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.626934877766507,catapult,FF,252,catapult_fpga_latency
Throughput,0.626934877766507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626934877766507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,277,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610810117458786,catapult,CLB,499,catapult_fpga_latency
Throughput,0.610810117458786,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.610810117458786,catapult,FF,255,catapult_fpga_latency
Throughput,0.610810117458786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610810117458786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.760245833092589,catapult,CLB,107,catapult_fpga_latency
Throughput,0.760245833092589,catapult,LUT,538,catapult_fpga_latency
Throughput,0.760245833092589,catapult,FF,359,catapult_fpga_latency
Throughput,0.760245833092589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.760245833092589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736035565238512,catapult,CLB,154,catapult_fpga_latency
Throughput,0.736035565238512,catapult,LUT,727,catapult_fpga_latency
Throughput,0.736035565238512,catapult,FF,364,catapult_fpga_latency
Throughput,0.736035565238512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736035565238512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637437602826653,catapult,CLB,244,catapult_fpga_latency
Throughput,0.637437602826653,catapult,LUT,864,catapult_fpga_latency
Throughput,0.637437602826653,catapult,FF,296,catapult_fpga_latency
Throughput,0.637437602826653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637437602826653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674859460517347,catapult,CLB,157,catapult_fpga_latency
Throughput,0.674859460517347,catapult,LUT,851,catapult_fpga_latency
Throughput,0.674859460517347,catapult,FF,487,catapult_fpga_latency
Throughput,0.674859460517347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674859460517347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656292002688172,catapult,CLB,260,catapult_fpga_latency
Throughput,0.656292002688172,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.656292002688172,catapult,FF,346,catapult_fpga_latency
Throughput,0.656292002688172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656292002688172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736977243616672,catapult,CLB,228,catapult_fpga_latency
Throughput,0.736977243616672,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.736977243616672,catapult,FF,546,catapult_fpga_latency
Throughput,0.736977243616672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736977243616672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697651217645553,catapult,CLB,317,catapult_fpga_latency
Throughput,0.697651217645553,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.697651217645553,catapult,FF,551,catapult_fpga_latency
Throughput,0.697651217645553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697651217645553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631306355929261,catapult,CLB,396,catapult_fpga_latency
Throughput,0.631306355929261,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.631306355929261,catapult,FF,260,catapult_fpga_latency
Throughput,0.631306355929261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631306355929261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.713479482470522,catapult,CLB,396,catapult_fpga_latency
Throughput,0.713479482470522,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.713479482470522,catapult,FF,860,catapult_fpga_latency
Throughput,0.713479482470522,catapult,DSP,1,catapult_fpga_latency
Throughput,0.713479482470522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642169608552672,catapult,CLB,484,catapult_fpga_latency
Throughput,0.642169608552672,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.642169608552672,catapult,FF,866,catapult_fpga_latency
Throughput,0.642169608552672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642169608552672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623041313869523,catapult,CLB,178,catapult_fpga_latency
Throughput,0.623041313869523,catapult,LUT,908,catapult_fpga_latency
Throughput,0.623041313869523,catapult,FF,488,catapult_fpga_latency
Throughput,0.623041313869523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623041313869523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627548238064189,catapult,CLB,222,catapult_fpga_latency
Throughput,0.627548238064189,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.627548238064189,catapult,FF,490,catapult_fpga_latency
Throughput,0.627548238064189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627548238064189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617450509798013,catapult,CLB,230,catapult_fpga_latency
Throughput,0.617450509798013,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.617450509798013,catapult,FF,345,catapult_fpga_latency
Throughput,0.617450509798013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617450509798013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65442756239476,catapult,CLB,318,catapult_fpga_latency
Throughput,0.65442756239476,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.65442756239476,catapult,FF,549,catapult_fpga_latency
Throughput,0.65442756239476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65442756239476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637223946621024,catapult,CLB,356,catapult_fpga_latency
Throughput,0.637223946621024,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.637223946621024,catapult,FF,256,catapult_fpga_latency
Throughput,0.637223946621024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637223946621024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628589639711276,catapult,CLB,502,catapult_fpga_latency
Throughput,0.628589639711276,catapult,LUT,2551,catapult_fpga_latency
Throughput,0.628589639711276,catapult,FF,859,catapult_fpga_latency
Throughput,0.628589639711276,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628589639711276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632841299223187,catapult,CLB,534,catapult_fpga_latency
Throughput,0.632841299223187,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.632841299223187,catapult,FF,266,catapult_fpga_latency
Throughput,0.632841299223187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632841299223187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628356602425582,catapult,CLB,718,catapult_fpga_latency
Throughput,0.628356602425582,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.628356602425582,catapult,FF,1480,catapult_fpga_latency
Throughput,0.628356602425582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628356602425582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644242724889029,catapult,CLB,911,catapult_fpga_latency
Throughput,0.644242724889029,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.644242724889029,catapult,FF,1494,catapult_fpga_latency
Throughput,0.644242724889029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644242724889029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615061376974808,catapult,CLB,893,catapult_fpga_latency
Throughput,0.615061376974808,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.615061376974808,catapult,FF,282,catapult_fpga_latency
Throughput,0.615061376974808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615061376974808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682264134466074,catapult,CLB,235,catapult_fpga_latency
Throughput,0.682264134466074,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.682264134466074,catapult,FF,546,catapult_fpga_latency
Throughput,0.682264134466074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682264134466074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621424865073126,catapult,CLB,324,catapult_fpga_latency
Throughput,0.621424865073126,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.621424865073126,catapult,FF,551,catapult_fpga_latency
Throughput,0.621424865073126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621424865073126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660580954526268,catapult,CLB,365,catapult_fpga_latency
Throughput,0.660580954526268,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.660580954526268,catapult,FF,254,catapult_fpga_latency
Throughput,0.660580954526268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660580954526268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654928599684062,catapult,CLB,411,catapult_fpga_latency
Throughput,0.654928599684062,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.654928599684062,catapult,FF,862,catapult_fpga_latency
Throughput,0.654928599684062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654928599684062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645676581891484,catapult,CLB,494,catapult_fpga_latency
Throughput,0.645676581891484,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.645676581891484,catapult,FF,869,catapult_fpga_latency
Throughput,0.645676581891484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645676581891484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609772829132507,catapult,CLB,563,catapult_fpga_latency
Throughput,0.609772829132507,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.609772829132507,catapult,FF,266,catapult_fpga_latency
Throughput,0.609772829132507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609772829132507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622124230743389,catapult,CLB,914,catapult_fpga_latency
Throughput,0.622124230743389,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.622124230743389,catapult,FF,1495,catapult_fpga_latency
Throughput,0.622124230743389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622124230743389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61509466922054,catapult,CLB,839,catapult_fpga_latency
Throughput,0.61509466922054,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.61509466922054,catapult,FF,278,catapult_fpga_latency
Throughput,0.61509466922054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61509466922054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634264221789513,catapult,CLB,537,catapult_fpga_latency
Throughput,0.634264221789513,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.634264221789513,catapult,FF,862,catapult_fpga_latency
Throughput,0.634264221789513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634264221789513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60791973514153,catapult,CLB,539,catapult_fpga_latency
Throughput,0.60791973514153,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.60791973514153,catapult,FF,264,catapult_fpga_latency
Throughput,0.60791973514153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60791973514153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652929039671968,catapult,CLB,735,catapult_fpga_latency
Throughput,0.652929039671968,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.652929039671968,catapult,FF,1484,catapult_fpga_latency
Throughput,0.652929039671968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652929039671968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658313112148905,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.658313112148905,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.658313112148905,catapult,FF,1498,catapult_fpga_latency
Throughput,0.658313112148905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658313112148905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640427908311217,catapult,CLB,772,catapult_fpga_latency
Throughput,0.640427908311217,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.640427908311217,catapult,FF,280,catapult_fpga_latency
Throughput,0.640427908311217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640427908311217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661860237621062,catapult,CLB,128,catapult_fpga_latency
Throughput,0.661860237621062,catapult,LUT,720,catapult_fpga_latency
Throughput,0.661860237621062,catapult,FF,238,catapult_fpga_latency
Throughput,0.661860237621062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661860237621062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617050081018675,catapult,CLB,192,catapult_fpga_latency
Throughput,0.617050081018675,catapult,LUT,920,catapult_fpga_latency
Throughput,0.617050081018675,catapult,FF,242,catapult_fpga_latency
Throughput,0.617050081018675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617050081018675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706889129388279,catapult,CLB,183,catapult_fpga_latency
Throughput,0.706889129388279,catapult,LUT,964,catapult_fpga_latency
Throughput,0.706889129388279,catapult,FF,246,catapult_fpga_latency
Throughput,0.706889129388279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706889129388279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655946747619241,catapult,CLB,243,catapult_fpga_latency
Throughput,0.655946747619241,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.655946747619241,catapult,FF,248,catapult_fpga_latency
Throughput,0.655946747619241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655946747619241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654168986240864,catapult,CLB,343,catapult_fpga_latency
Throughput,0.654168986240864,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.654168986240864,catapult,FF,260,catapult_fpga_latency
Throughput,0.654168986240864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654168986240864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650286386124449,catapult,CLB,262,catapult_fpga_latency
Throughput,0.650286386124449,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.650286386124449,catapult,FF,247,catapult_fpga_latency
Throughput,0.650286386124449,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650286386124449,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664608153678673,catapult,CLB,331,catapult_fpga_latency
Throughput,0.664608153678673,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.664608153678673,catapult,FF,248,catapult_fpga_latency
Throughput,0.664608153678673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664608153678673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664023410809372,catapult,CLB,502,catapult_fpga_latency
Throughput,0.664023410809372,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.664023410809372,catapult,FF,253,catapult_fpga_latency
Throughput,0.664023410809372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664023410809372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618655685940678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.618655685940678,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.618655685940678,catapult,FF,256,catapult_fpga_latency
Throughput,0.618655685940678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618655685940678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643523419426042,catapult,CLB,710,catapult_fpga_latency
Throughput,0.643523419426042,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.643523419426042,catapult,FF,268,catapult_fpga_latency
Throughput,0.643523419426042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643523419426042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651709074462324,catapult,CLB,181,catapult_fpga_latency
Throughput,0.651709074462324,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.651709074462324,catapult,FF,246,catapult_fpga_latency
Throughput,0.651709074462324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651709074462324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65319047622158,catapult,CLB,238,catapult_fpga_latency
Throughput,0.65319047622158,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.65319047622158,catapult,FF,247,catapult_fpga_latency
Throughput,0.65319047622158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65319047622158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637052231912494,catapult,CLB,351,catapult_fpga_latency
Throughput,0.637052231912494,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.637052231912494,catapult,FF,250,catapult_fpga_latency
Throughput,0.637052231912494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637052231912494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648963799501336,catapult,CLB,270,catapult_fpga_latency
Throughput,0.648963799501336,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.648963799501336,catapult,FF,249,catapult_fpga_latency
Throughput,0.648963799501336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648963799501336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639000092655013,catapult,CLB,351,catapult_fpga_latency
Throughput,0.639000092655013,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.639000092655013,catapult,FF,253,catapult_fpga_latency
Throughput,0.639000092655013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639000092655013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630191597151282,catapult,CLB,515,catapult_fpga_latency
Throughput,0.630191597151282,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.630191597151282,catapult,FF,256,catapult_fpga_latency
Throughput,0.630191597151282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630191597151282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647149081792525,catapult,CLB,377,catapult_fpga_latency
Throughput,0.647149081792525,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.647149081792525,catapult,FF,258,catapult_fpga_latency
Throughput,0.647149081792525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647149081792525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63946918941525,catapult,CLB,524,catapult_fpga_latency
Throughput,0.63946918941525,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.63946918941525,catapult,FF,262,catapult_fpga_latency
Throughput,0.63946918941525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63946918941525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629596447565004,catapult,CLB,735,catapult_fpga_latency
Throughput,0.629596447565004,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.629596447565004,catapult,FF,278,catapult_fpga_latency
Throughput,0.629596447565004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629596447565004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620755969034209,catapult,CLB,594,catapult_fpga_latency
Throughput,0.620755969034209,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.620755969034209,catapult,FF,276,catapult_fpga_latency
Throughput,0.620755969034209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620755969034209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67716314688549,catapult,CLB,279,catapult_fpga_latency
Throughput,0.67716314688549,catapult,LUT,1498,catapult_fpga_latency
Throughput,0.67716314688549,catapult,FF,251,catapult_fpga_latency
Throughput,0.67716314688549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67716314688549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612851746259766,catapult,CLB,343,catapult_fpga_latency
Throughput,0.612851746259766,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.612851746259766,catapult,FF,255,catapult_fpga_latency
Throughput,0.612851746259766,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612851746259766,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616857481247533,catapult,CLB,422,catapult_fpga_latency
Throughput,0.616857481247533,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.616857481247533,catapult,FF,265,catapult_fpga_latency
Throughput,0.616857481247533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616857481247533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622777850781181,catapult,CLB,587,catapult_fpga_latency
Throughput,0.622777850781181,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.622777850781181,catapult,FF,263,catapult_fpga_latency
Throughput,0.622777850781181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622777850781181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637987023343945,catapult,CLB,758,catapult_fpga_latency
Throughput,0.637987023343945,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.637987023343945,catapult,FF,272,catapult_fpga_latency
Throughput,0.637987023343945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637987023343945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629071666360519,catapult,CLB,584,catapult_fpga_latency
Throughput,0.629071666360519,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.629071666360519,catapult,FF,277,catapult_fpga_latency
Throughput,0.629071666360519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629071666360519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648975592027984,catapult,CLB,412,catapult_fpga_latency
Throughput,0.648975592027984,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.648975592027984,catapult,FF,260,catapult_fpga_latency
Throughput,0.648975592027984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648975592027984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634240085241868,catapult,CLB,562,catapult_fpga_latency
Throughput,0.634240085241868,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.634240085241868,catapult,FF,268,catapult_fpga_latency
Throughput,0.634240085241868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634240085241868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625754425178856,catapult,CLB,773,catapult_fpga_latency
Throughput,0.625754425178856,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.625754425178856,catapult,FF,280,catapult_fpga_latency
Throughput,0.625754425178856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625754425178856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645148387354834,catapult,CLB,699,catapult_fpga_latency
Throughput,0.645148387354834,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.645148387354834,catapult,FF,294,catapult_fpga_latency
Throughput,0.645148387354834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645148387354834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641056872001456,catapult,CLB,124,catapult_fpga_latency
Throughput,0.641056872001456,catapult,LUT,678,catapult_fpga_latency
Throughput,0.641056872001456,catapult,FF,344,catapult_fpga_latency
Throughput,0.641056872001456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641056872001456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63168360736821,catapult,CLB,208,catapult_fpga_latency
Throughput,0.63168360736821,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.63168360736821,catapult,FF,349,catapult_fpga_latency
Throughput,0.63168360736821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63168360736821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654558640926803,catapult,CLB,304,catapult_fpga_latency
Throughput,0.654558640926803,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.654558640926803,catapult,FF,353,catapult_fpga_latency
Throughput,0.654558640926803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654558640926803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.738758132803594,catapult,CLB,149,catapult_fpga_latency
Throughput,0.738758132803594,catapult,LUT,823,catapult_fpga_latency
Throughput,0.738758132803594,catapult,FF,240,catapult_fpga_latency
Throughput,0.738758132803594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.738758132803594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677475563456426,catapult,CLB,232,catapult_fpga_latency
Throughput,0.677475563456426,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.677475563456426,catapult,FF,242,catapult_fpga_latency
Throughput,0.677475563456426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677475563456426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656735943552232,catapult,CLB,343,catapult_fpga_latency
Throughput,0.656735943552232,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.656735943552232,catapult,FF,255,catapult_fpga_latency
Throughput,0.656735943552232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656735943552232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728932573008064,catapult,CLB,205,catapult_fpga_latency
Throughput,0.728932573008064,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.728932573008064,catapult,FF,241,catapult_fpga_latency
Throughput,0.728932573008064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728932573008064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624810213897529,catapult,CLB,552,catapult_fpga_latency
Throughput,0.624810213897529,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.624810213897529,catapult,FF,254,catapult_fpga_latency
Throughput,0.624810213897529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624810213897529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686354046125737,catapult,CLB,338,catapult_fpga_latency
Throughput,0.686354046125737,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.686354046125737,catapult,FF,245,catapult_fpga_latency
Throughput,0.686354046125737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686354046125737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645835042105216,catapult,CLB,515,catapult_fpga_latency
Throughput,0.645835042105216,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.645835042105216,catapult,FF,245,catapult_fpga_latency
Throughput,0.645835042105216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645835042105216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669891973220398,catapult,CLB,191,catapult_fpga_latency
Throughput,0.669891973220398,catapult,LUT,984,catapult_fpga_latency
Throughput,0.669891973220398,catapult,FF,468,catapult_fpga_latency
Throughput,0.669891973220398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669891973220398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674491214414687,catapult,CLB,237,catapult_fpga_latency
Throughput,0.674491214414687,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.674491214414687,catapult,FF,470,catapult_fpga_latency
Throughput,0.674491214414687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674491214414687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657739821805127,catapult,CLB,402,catapult_fpga_latency
Throughput,0.657739821805127,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.657739821805127,catapult,FF,483,catapult_fpga_latency
Throughput,0.657739821805127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657739821805127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657019863024499,catapult,CLB,222,catapult_fpga_latency
Throughput,0.657019863024499,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.657019863024499,catapult,FF,241,catapult_fpga_latency
Throughput,0.657019863024499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657019863024499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633189113959477,catapult,CLB,353,catapult_fpga_latency
Throughput,0.633189113959477,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.633189113959477,catapult,FF,245,catapult_fpga_latency
Throughput,0.633189113959477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633189113959477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62998078558604,catapult,CLB,586,catapult_fpga_latency
Throughput,0.62998078558604,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.62998078558604,catapult,FF,254,catapult_fpga_latency
Throughput,0.62998078558604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62998078558604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655883074412558,catapult,CLB,348,catapult_fpga_latency
Throughput,0.655883074412558,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.655883074412558,catapult,FF,242,catapult_fpga_latency
Throughput,0.655883074412558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655883074412558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646419932487902,catapult,CLB,535,catapult_fpga_latency
Throughput,0.646419932487902,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.646419932487902,catapult,FF,246,catapult_fpga_latency
Throughput,0.646419932487902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646419932487902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690001124701833,catapult,CLB,225,catapult_fpga_latency
Throughput,0.690001124701833,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.690001124701833,catapult,FF,241,catapult_fpga_latency
Throughput,0.690001124701833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690001124701833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646089157719409,catapult,CLB,366,catapult_fpga_latency
Throughput,0.646089157719409,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.646089157719409,catapult,FF,243,catapult_fpga_latency
Throughput,0.646089157719409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646089157719409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566052885373,catapult,CLB,550,catapult_fpga_latency
Throughput,0.648566052885373,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.648566052885373,catapult,FF,250,catapult_fpga_latency
Throughput,0.648566052885373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566052885373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633914019705851,catapult,CLB,380,catapult_fpga_latency
Throughput,0.633914019705851,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.633914019705851,catapult,FF,242,catapult_fpga_latency
Throughput,0.633914019705851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633914019705851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676514004516407,catapult,CLB,384,catapult_fpga_latency
Throughput,0.676514004516407,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.676514004516407,catapult,FF,242,catapult_fpga_latency
Throughput,0.676514004516407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676514004516407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636236736054645,catapult,CLB,594,catapult_fpga_latency
Throughput,0.636236736054645,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.636236736054645,catapult,FF,247,catapult_fpga_latency
Throughput,0.636236736054645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636236736054645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654282409224859,catapult,CLB,89,catapult_fpga_latency
Throughput,0.654282409224859,catapult,LUT,482,catapult_fpga_latency
Throughput,0.654282409224859,catapult,FF,303,catapult_fpga_latency
Throughput,0.654282409224859,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654282409224859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632205962587316,catapult,CLB,152,catapult_fpga_latency
Throughput,0.632205962587316,catapult,LUT,793,catapult_fpga_latency
Throughput,0.632205962587316,catapult,FF,317,catapult_fpga_latency
Throughput,0.632205962587316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632205962587316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.727050646348024,catapult,CLB,118,catapult_fpga_latency
Throughput,0.727050646348024,catapult,LUT,588,catapult_fpga_latency
Throughput,0.727050646348024,catapult,FF,243,catapult_fpga_latency
Throughput,0.727050646348024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.727050646348024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673018163414194,catapult,CLB,170,catapult_fpga_latency
Throughput,0.673018163414194,catapult,LUT,757,catapult_fpga_latency
Throughput,0.673018163414194,catapult,FF,244,catapult_fpga_latency
Throughput,0.673018163414194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673018163414194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667347806327658,catapult,CLB,231,catapult_fpga_latency
Throughput,0.667347806327658,catapult,LUT,964,catapult_fpga_latency
Throughput,0.667347806327658,catapult,FF,254,catapult_fpga_latency
Throughput,0.667347806327658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667347806327658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.712216217448158,catapult,CLB,153,catapult_fpga_latency
Throughput,0.712216217448158,catapult,LUT,764,catapult_fpga_latency
Throughput,0.712216217448158,catapult,FF,243,catapult_fpga_latency
Throughput,0.712216217448158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.712216217448158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672017719763235,catapult,CLB,360,catapult_fpga_latency
Throughput,0.672017719763235,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.672017719763235,catapult,FF,254,catapult_fpga_latency
Throughput,0.672017719763235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672017719763235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659225331128884,catapult,CLB,223,catapult_fpga_latency
Throughput,0.659225331128884,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.659225331128884,catapult,FF,244,catapult_fpga_latency
Throughput,0.659225331128884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659225331128884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643866081006079,catapult,CLB,318,catapult_fpga_latency
Throughput,0.643866081006079,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.643866081006079,catapult,FF,247,catapult_fpga_latency
Throughput,0.643866081006079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643866081006079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648080159738798,catapult,CLB,508,catapult_fpga_latency
Throughput,0.648080159738798,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.648080159738798,catapult,FF,258,catapult_fpga_latency
Throughput,0.648080159738798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648080159738798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.70482693679394,catapult,CLB,104,catapult_fpga_latency
Throughput,0.70482693679394,catapult,LUT,521,catapult_fpga_latency
Throughput,0.70482693679394,catapult,FF,242,catapult_fpga_latency
Throughput,0.70482693679394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.70482693679394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607194772295888,catapult,CLB,166,catapult_fpga_latency
Throughput,0.607194772295888,catapult,LUT,710,catapult_fpga_latency
Throughput,0.607194772295888,catapult,FF,244,catapult_fpga_latency
Throughput,0.607194772295888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607194772295888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641561920990366,catapult,CLB,242,catapult_fpga_latency
Throughput,0.641561920990366,catapult,LUT,928,catapult_fpga_latency
Throughput,0.641561920990366,catapult,FF,251,catapult_fpga_latency
Throughput,0.641561920990366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641561920990366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67362884532606,catapult,CLB,141,catapult_fpga_latency
Throughput,0.67362884532606,catapult,LUT,750,catapult_fpga_latency
Throughput,0.67362884532606,catapult,FF,243,catapult_fpga_latency
Throughput,0.67362884532606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67362884532606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608494954664083,catapult,CLB,233,catapult_fpga_latency
Throughput,0.608494954664083,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.608494954664083,catapult,FF,246,catapult_fpga_latency
Throughput,0.608494954664083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608494954664083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618891157468809,catapult,CLB,324,catapult_fpga_latency
Throughput,0.618891157468809,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.618891157468809,catapult,FF,256,catapult_fpga_latency
Throughput,0.618891157468809,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618891157468809,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627647889533971,catapult,CLB,235,catapult_fpga_latency
Throughput,0.627647889533971,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.627647889533971,catapult,FF,244,catapult_fpga_latency
Throughput,0.627647889533971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627647889533971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63871357975329,catapult,CLB,310,catapult_fpga_latency
Throughput,0.63871357975329,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.63871357975329,catapult,FF,250,catapult_fpga_latency
Throughput,0.63871357975329,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63871357975329,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614851869887507,catapult,CLB,481,catapult_fpga_latency
Throughput,0.614851869887507,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.614851869887507,catapult,FF,255,catapult_fpga_latency
Throughput,0.614851869887507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614851869887507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637567653897674,catapult,CLB,149,catapult_fpga_latency
Throughput,0.637567653897674,catapult,LUT,838,catapult_fpga_latency
Throughput,0.637567653897674,catapult,FF,243,catapult_fpga_latency
Throughput,0.637567653897674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637567653897674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662751572212417,catapult,CLB,231,catapult_fpga_latency
Throughput,0.662751572212417,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.662751572212417,catapult,FF,245,catapult_fpga_latency
Throughput,0.662751572212417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662751572212417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64892168683299,catapult,CLB,313,catapult_fpga_latency
Throughput,0.64892168683299,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.64892168683299,catapult,FF,252,catapult_fpga_latency
Throughput,0.64892168683299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64892168683299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,222,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615875800022664,catapult,CLB,368,catapult_fpga_latency
Throughput,0.615875800022664,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.615875800022664,catapult,FF,246,catapult_fpga_latency
Throughput,0.615875800022664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615875800022664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63018325729122,catapult,CLB,470,catapult_fpga_latency
Throughput,0.63018325729122,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.63018325729122,catapult,FF,256,catapult_fpga_latency
Throughput,0.63018325729122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63018325729122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647908002246945,catapult,CLB,329,catapult_fpga_latency
Throughput,0.647908002246945,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.647908002246945,catapult,FF,247,catapult_fpga_latency
Throughput,0.647908002246945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647908002246945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646802081150376,catapult,CLB,225,catapult_fpga_latency
Throughput,0.646802081150376,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.646802081150376,catapult,FF,244,catapult_fpga_latency
Throughput,0.646802081150376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646802081150376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64163148922027,catapult,CLB,397,catapult_fpga_latency
Throughput,0.64163148922027,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.64163148922027,catapult,FF,250,catapult_fpga_latency
Throughput,0.64163148922027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64163148922027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63497788372031,catapult,CLB,535,catapult_fpga_latency
Throughput,0.63497788372031,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.63497788372031,catapult,FF,255,catapult_fpga_latency
Throughput,0.63497788372031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63497788372031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659270530343585,catapult,CLB,155,catapult_fpga_latency
Throughput,0.659270530343585,catapult,LUT,846,catapult_fpga_latency
Throughput,0.659270530343585,catapult,FF,470,catapult_fpga_latency
Throughput,0.659270530343585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659270530343585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604054048340029,catapult,CLB,218,catapult_fpga_latency
Throughput,0.604054048340029,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.604054048340029,catapult,FF,472,catapult_fpga_latency
Throughput,0.604054048340029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604054048340029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657677097644661,catapult,CLB,221,catapult_fpga_latency
Throughput,0.657677097644661,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.657677097644661,catapult,FF,331,catapult_fpga_latency
Throughput,0.657677097644661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657677097644661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695718478908946,catapult,CLB,222,catapult_fpga_latency
Throughput,0.695718478908946,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.695718478908946,catapult,FF,545,catapult_fpga_latency
Throughput,0.695718478908946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695718478908946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699211708719589,catapult,CLB,299,catapult_fpga_latency
Throughput,0.699211708719589,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.699211708719589,catapult,FF,550,catapult_fpga_latency
Throughput,0.699211708719589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699211708719589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664514525623016,catapult,CLB,395,catapult_fpga_latency
Throughput,0.664514525623016,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.664514525623016,catapult,FF,853,catapult_fpga_latency
Throughput,0.664514525623016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664514525623016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608036170855732,catapult,CLB,441,catapult_fpga_latency
Throughput,0.608036170855732,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.608036170855732,catapult,FF,857,catapult_fpga_latency
Throughput,0.608036170855732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608036170855732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625568094025387,catapult,CLB,487,catapult_fpga_latency
Throughput,0.625568094025387,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.625568094025387,catapult,FF,262,catapult_fpga_latency
Throughput,0.625568094025387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625568094025387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673895317101441,catapult,CLB,584,catapult_fpga_latency
Throughput,0.673895317101441,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.673895317101441,catapult,FF,1476,catapult_fpga_latency
Throughput,0.673895317101441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673895317101441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650258900581266,catapult,CLB,837,catapult_fpga_latency
Throughput,0.650258900581266,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.650258900581266,catapult,FF,1476,catapult_fpga_latency
Throughput,0.650258900581266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650258900581266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618938656370828,catapult,CLB,838,catapult_fpga_latency
Throughput,0.618938656370828,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.618938656370828,catapult,FF,268,catapult_fpga_latency
Throughput,0.618938656370828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618938656370828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,221,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,545,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618790820856963,catapult,CLB,318,catapult_fpga_latency
Throughput,0.618790820856963,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.618790820856963,catapult,FF,548,catapult_fpga_latency
Throughput,0.618790820856963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618790820856963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682263668982042,catapult,CLB,332,catapult_fpga_latency
Throughput,0.682263668982042,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.682263668982042,catapult,FF,253,catapult_fpga_latency
Throughput,0.682263668982042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682263668982042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653569995385796,catapult,CLB,348,catapult_fpga_latency
Throughput,0.653569995385796,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.653569995385796,catapult,FF,853,catapult_fpga_latency
Throughput,0.653569995385796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653569995385796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640633047952665,catapult,CLB,442,catapult_fpga_latency
Throughput,0.640633047952665,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.640633047952665,catapult,FF,855,catapult_fpga_latency
Throughput,0.640633047952665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640633047952665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618592541134858,catapult,CLB,532,catapult_fpga_latency
Throughput,0.618592541134858,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.618592541134858,catapult,FF,268,catapult_fpga_latency
Throughput,0.618592541134858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618592541134858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607913083019042,catapult,CLB,685,catapult_fpga_latency
Throughput,0.607913083019042,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.607913083019042,catapult,FF,1475,catapult_fpga_latency
Throughput,0.607913083019042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607913083019042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641588264580735,catapult,CLB,780,catapult_fpga_latency
Throughput,0.641588264580735,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.641588264580735,catapult,FF,1477,catapult_fpga_latency
Throughput,0.641588264580735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641588264580735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615157480314961,catapult,CLB,751,catapult_fpga_latency
Throughput,0.615157480314961,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.615157480314961,catapult,FF,281,catapult_fpga_latency
Throughput,0.615157480314961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615157480314961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665871615957214,catapult,CLB,377,catapult_fpga_latency
Throughput,0.665871615957214,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.665871615957214,catapult,FF,855,catapult_fpga_latency
Throughput,0.665871615957214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665871615957214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657533525990656,catapult,CLB,492,catapult_fpga_latency
Throughput,0.657533525990656,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.657533525990656,catapult,FF,863,catapult_fpga_latency
Throughput,0.657533525990656,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657533525990656,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,526,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,260,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624333523963169,catapult,CLB,656,catapult_fpga_latency
Throughput,0.624333523963169,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.624333523963169,catapult,FF,1472,catapult_fpga_latency
Throughput,0.624333523963169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624333523963169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620515996281868,catapult,CLB,852,catapult_fpga_latency
Throughput,0.620515996281868,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.620515996281868,catapult,FF,1485,catapult_fpga_latency
Throughput,0.620515996281868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620515996281868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619617076646632,catapult,CLB,757,catapult_fpga_latency
Throughput,0.619617076646632,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.619617076646632,catapult,FF,277,catapult_fpga_latency
Throughput,0.619617076646632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619617076646632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634600312857954,catapult,CLB,898,catapult_fpga_latency
Throughput,0.634600312857954,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.634600312857954,catapult,FF,1482,catapult_fpga_latency
Throughput,0.634600312857954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634600312857954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643745051209919,catapult,CLB,846,catapult_fpga_latency
Throughput,0.643745051209919,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.643745051209919,catapult,FF,276,catapult_fpga_latency
Throughput,0.643745051209919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643745051209919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644331142392672,catapult,CLB,168,catapult_fpga_latency
Throughput,0.644331142392672,catapult,LUT,940,catapult_fpga_latency
Throughput,0.644331142392672,catapult,FF,353,catapult_fpga_latency
Throughput,0.644331142392672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644331142392672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617998463655819,catapult,CLB,227,catapult_fpga_latency
Throughput,0.617998463655819,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.617998463655819,catapult,FF,355,catapult_fpga_latency
Throughput,0.617998463655819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617998463655819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635776410152078,catapult,CLB,305,catapult_fpga_latency
Throughput,0.635776410152078,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.635776410152078,catapult,FF,361,catapult_fpga_latency
Throughput,0.635776410152078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635776410152078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632768018385708,catapult,CLB,260,catapult_fpga_latency
Throughput,0.632768018385708,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,FF,247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632768018385708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666082734136407,catapult,CLB,404,catapult_fpga_latency
Throughput,0.666082734136407,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.666082734136407,catapult,FF,255,catapult_fpga_latency
Throughput,0.666082734136407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666082734136407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673809042517351,catapult,CLB,260,catapult_fpga_latency
Throughput,0.673809042517351,catapult,LUT,1456,catapult_fpga_latency
Throughput,0.673809042517351,catapult,FF,246,catapult_fpga_latency
Throughput,0.673809042517351,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673809042517351,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616602642758927,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616602642758927,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.616602642758927,catapult,FF,251,catapult_fpga_latency
Throughput,0.616602642758927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616602642758927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657369273902769,catapult,CLB,580,catapult_fpga_latency
Throughput,0.657369273902769,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.657369273902769,catapult,FF,259,catapult_fpga_latency
Throughput,0.657369273902769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657369273902769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659340949160857,catapult,CLB,397,catapult_fpga_latency
Throughput,0.659340949160857,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.659340949160857,catapult,FF,254,catapult_fpga_latency
Throughput,0.659340949160857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659340949160857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646487214745598,catapult,CLB,544,catapult_fpga_latency
Throughput,0.646487214745598,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.646487214745598,catapult,FF,255,catapult_fpga_latency
Throughput,0.646487214745598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646487214745598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693030469777634,catapult,CLB,205,catapult_fpga_latency
Throughput,0.693030469777634,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.693030469777634,catapult,FF,245,catapult_fpga_latency
Throughput,0.693030469777634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693030469777634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651427603593275,catapult,CLB,302,catapult_fpga_latency
Throughput,0.651427603593275,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.651427603593275,catapult,FF,247,catapult_fpga_latency
Throughput,0.651427603593275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651427603593275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633373995943873,catapult,CLB,410,catapult_fpga_latency
Throughput,0.633373995943873,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.633373995943873,catapult,FF,255,catapult_fpga_latency
Throughput,0.633373995943873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633373995943873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642264470379084,catapult,CLB,371,catapult_fpga_latency
Throughput,0.642264470379084,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.642264470379084,catapult,FF,255,catapult_fpga_latency
Throughput,0.642264470379084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642264470379084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630520999501888,catapult,CLB,573,catapult_fpga_latency
Throughput,0.630520999501888,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.630520999501888,catapult,FF,260,catapult_fpga_latency
Throughput,0.630520999501888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630520999501888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62341807663055,catapult,CLB,455,catapult_fpga_latency
Throughput,0.62341807663055,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.62341807663055,catapult,FF,263,catapult_fpga_latency
Throughput,0.62341807663055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62341807663055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666516922531405,catapult,CLB,626,catapult_fpga_latency
Throughput,0.666516922531405,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.666516922531405,catapult,FF,269,catapult_fpga_latency
Throughput,0.666516922531405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666516922531405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62895059593069,catapult,CLB,330,catapult_fpga_latency
Throughput,0.62895059593069,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.62895059593069,catapult,FF,254,catapult_fpga_latency
Throughput,0.62895059593069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62895059593069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637928009824091,catapult,CLB,429,catapult_fpga_latency
Throughput,0.637928009824091,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.637928009824091,catapult,FF,259,catapult_fpga_latency
Throughput,0.637928009824091,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637928009824091,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611733039701474,catapult,CLB,632,catapult_fpga_latency
Throughput,0.611733039701474,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.611733039701474,catapult,FF,264,catapult_fpga_latency
Throughput,0.611733039701474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611733039701474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623035103043776,catapult,CLB,509,catapult_fpga_latency
Throughput,0.623035103043776,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.623035103043776,catapult,FF,262,catapult_fpga_latency
Throughput,0.623035103043776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623035103043776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630126075625211,catapult,CLB,655,catapult_fpga_latency
Throughput,0.630126075625211,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.630126075625211,catapult,FF,270,catapult_fpga_latency
Throughput,0.630126075625211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630126075625211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632503467700262,catapult,CLB,870,catapult_fpga_latency
Throughput,0.632503467700262,catapult,LUT,4687,catapult_fpga_latency
Throughput,0.632503467700262,catapult,FF,272,catapult_fpga_latency
Throughput,0.632503467700262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632503467700262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65574673487307,catapult,CLB,494,catapult_fpga_latency
Throughput,0.65574673487307,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.65574673487307,catapult,FF,268,catapult_fpga_latency
Throughput,0.65574673487307,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65574673487307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.670988278505763,catapult,CLB,659,catapult_fpga_latency
Throughput,0.670988278505763,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.670988278505763,catapult,FF,273,catapult_fpga_latency
Throughput,0.670988278505763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.670988278505763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684495492597181,catapult,CLB,159,catapult_fpga_latency
Throughput,0.684495492597181,catapult,LUT,814,catapult_fpga_latency
Throughput,0.684495492597181,catapult,FF,240,catapult_fpga_latency
Throughput,0.684495492597181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684495492597181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662676470744159,catapult,CLB,207,catapult_fpga_latency
Throughput,0.662676470744159,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.662676470744159,catapult,FF,242,catapult_fpga_latency
Throughput,0.662676470744159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662676470744159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660592300268267,catapult,CLB,307,catapult_fpga_latency
Throughput,0.660592300268267,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.660592300268267,catapult,FF,249,catapult_fpga_latency
Throughput,0.660592300268267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660592300268267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656948212772387,catapult,CLB,304,catapult_fpga_latency
Throughput,0.656948212772387,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.656948212772387,catapult,FF,245,catapult_fpga_latency
Throughput,0.656948212772387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656948212772387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674169726273608,catapult,CLB,279,catapult_fpga_latency
Throughput,0.674169726273608,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.674169726273608,catapult,FF,242,catapult_fpga_latency
Throughput,0.674169726273608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674169726273608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661525729712494,catapult,CLB,222,catapult_fpga_latency
Throughput,0.661525729712494,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.661525729712494,catapult,FF,241,catapult_fpga_latency
Throughput,0.661525729712494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661525729712494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644039829999247,catapult,CLB,353,catapult_fpga_latency
Throughput,0.644039829999247,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.644039829999247,catapult,FF,245,catapult_fpga_latency
Throughput,0.644039829999247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644039829999247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643767430003167,catapult,CLB,480,catapult_fpga_latency
Throughput,0.643767430003167,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.643767430003167,catapult,FF,252,catapult_fpga_latency
Throughput,0.643767430003167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643767430003167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668262030888408,catapult,CLB,338,catapult_fpga_latency
Throughput,0.668262030888408,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.668262030888408,catapult,FF,244,catapult_fpga_latency
Throughput,0.668262030888408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668262030888408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629204660141395,catapult,CLB,368,catapult_fpga_latency
Throughput,0.629204660141395,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.629204660141395,catapult,FF,242,catapult_fpga_latency
Throughput,0.629204660141395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629204660141395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662605337683558,catapult,CLB,550,catapult_fpga_latency
Throughput,0.662605337683558,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.662605337683558,catapult,FF,247,catapult_fpga_latency
Throughput,0.662605337683558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662605337683558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627648677418707,catapult,CLB,547,catapult_fpga_latency
Throughput,0.627648677418707,catapult,LUT,3205,catapult_fpga_latency
Throughput,0.627648677418707,catapult,FF,243,catapult_fpga_latency
Throughput,0.627648677418707,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627648677418707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.76421458228413,catapult,CLB,87,catapult_fpga_latency
Throughput,0.76421458228413,catapult,LUT,415,catapult_fpga_latency
Throughput,0.76421458228413,catapult,FF,248,catapult_fpga_latency
Throughput,0.76421458228413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.76421458228413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.782184343641741,catapult,CLB,115,catapult_fpga_latency
Throughput,0.782184343641741,catapult,LUT,515,catapult_fpga_latency
Throughput,0.782184343641741,catapult,FF,251,catapult_fpga_latency
Throughput,0.782184343641741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.782184343641741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.714940395419234,catapult,CLB,159,catapult_fpga_latency
Throughput,0.714940395419234,catapult,LUT,652,catapult_fpga_latency
Throughput,0.714940395419234,catapult,FF,260,catapult_fpga_latency
Throughput,0.714940395419234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.714940395419234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.835183264263677,catapult,CLB,93,catapult_fpga_latency
Throughput,0.835183264263677,catapult,LUT,429,catapult_fpga_latency
Throughput,0.835183264263677,catapult,FF,265,catapult_fpga_latency
Throughput,0.835183264263677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.835183264263677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.737336431129459,catapult,CLB,133,catapult_fpga_latency
Throughput,0.737336431129459,catapult,LUT,543,catapult_fpga_latency
Throughput,0.737336431129459,catapult,FF,267,catapult_fpga_latency
Throughput,0.737336431129459,catapult,DSP,1,catapult_fpga_latency
Throughput,0.737336431129459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768229706828179,catapult,CLB,197,catapult_fpga_latency
Throughput,0.768229706828179,catapult,LUT,683,catapult_fpga_latency
Throughput,0.768229706828179,catapult,FF,276,catapult_fpga_latency
Throughput,0.768229706828179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768229706828179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.777175898221044,catapult,CLB,126,catapult_fpga_latency
Throughput,0.777175898221044,catapult,LUT,616,catapult_fpga_latency
Throughput,0.777175898221044,catapult,FF,234,catapult_fpga_latency
Throughput,0.777175898221044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.777175898221044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.716445798367793,catapult,CLB,245,catapult_fpga_latency
Throughput,0.716445798367793,catapult,LUT,903,catapult_fpga_latency
Throughput,0.716445798367793,catapult,FF,241,catapult_fpga_latency
Throughput,0.716445798367793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.716445798367793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74280739598468,catapult,CLB,150,catapult_fpga_latency
Throughput,0.74280739598468,catapult,LUT,743,catapult_fpga_latency
Throughput,0.74280739598468,catapult,FF,240,catapult_fpga_latency
Throughput,0.74280739598468,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74280739598468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67346733986462,catapult,CLB,208,catapult_fpga_latency
Throughput,0.67346733986462,catapult,LUT,923,catapult_fpga_latency
Throughput,0.67346733986462,catapult,FF,242,catapult_fpga_latency
Throughput,0.67346733986462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67346733986462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688818139612416,catapult,CLB,269,catapult_fpga_latency
Throughput,0.688818139612416,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.688818139612416,catapult,FF,250,catapult_fpga_latency
Throughput,0.688818139612416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688818139612416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.752081573775818,catapult,CLB,90,catapult_fpga_latency
Throughput,0.752081573775818,catapult,LUT,432,catapult_fpga_latency
Throughput,0.752081573775818,catapult,FF,266,catapult_fpga_latency
Throughput,0.752081573775818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.752081573775818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688184356330849,catapult,CLB,115,catapult_fpga_latency
Throughput,0.688184356330849,catapult,LUT,529,catapult_fpga_latency
Throughput,0.688184356330849,catapult,FF,268,catapult_fpga_latency
Throughput,0.688184356330849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688184356330849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.746581775341599,catapult,CLB,151,catapult_fpga_latency
Throughput,0.746581775341599,catapult,LUT,675,catapult_fpga_latency
Throughput,0.746581775341599,catapult,FF,277,catapult_fpga_latency
Throughput,0.746581775341599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.746581775341599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673293218523374,catapult,CLB,119,catapult_fpga_latency
Throughput,0.673293218523374,catapult,LUT,609,catapult_fpga_latency
Throughput,0.673293218523374,catapult,FF,301,catapult_fpga_latency
Throughput,0.673293218523374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673293218523374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.598331970133661,catapult,CLB,176,catapult_fpga_latency
Throughput,0.598331970133661,catapult,LUT,725,catapult_fpga_latency
Throughput,0.598331970133661,catapult,FF,303,catapult_fpga_latency
Throughput,0.598331970133661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.598331970133661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.600150757870377,catapult,CLB,229,catapult_fpga_latency
Throughput,0.600150757870377,catapult,LUT,920,catapult_fpga_latency
Throughput,0.600150757870377,catapult,FF,310,catapult_fpga_latency
Throughput,0.600150757870377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.600150757870377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658169262705629,catapult,CLB,122,catapult_fpga_latency
Throughput,0.658169262705629,catapult,LUT,684,catapult_fpga_latency
Throughput,0.658169262705629,catapult,FF,240,catapult_fpga_latency
Throughput,0.658169262705629,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658169262705629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632784435021581,catapult,CLB,198,catapult_fpga_latency
Throughput,0.632784435021581,catapult,LUT,867,catapult_fpga_latency
Throughput,0.632784435021581,catapult,FF,242,catapult_fpga_latency
Throughput,0.632784435021581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632784435021581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640656031776539,catapult,CLB,212,catapult_fpga_latency
Throughput,0.640656031776539,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.640656031776539,catapult,FF,249,catapult_fpga_latency
Throughput,0.640656031776539,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640656031776539,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639718319229677,catapult,CLB,172,catapult_fpga_latency
Throughput,0.639718319229677,catapult,LUT,951,catapult_fpga_latency
Throughput,0.639718319229677,catapult,FF,241,catapult_fpga_latency
Throughput,0.639718319229677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639718319229677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618089374487372,catapult,CLB,256,catapult_fpga_latency
Throughput,0.618089374487372,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.618089374487372,catapult,FF,244,catapult_fpga_latency
Throughput,0.618089374487372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618089374487372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689466876632313,catapult,CLB,121,catapult_fpga_latency
Throughput,0.689466876632313,catapult,LUT,613,catapult_fpga_latency
Throughput,0.689466876632313,catapult,FF,235,catapult_fpga_latency
Throughput,0.689466876632313,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689466876632313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61365354593565,catapult,CLB,166,catapult_fpga_latency
Throughput,0.61365354593565,catapult,LUT,758,catapult_fpga_latency
Throughput,0.61365354593565,catapult,FF,234,catapult_fpga_latency
Throughput,0.61365354593565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61365354593565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615311535306884,catapult,CLB,172,catapult_fpga_latency
Throughput,0.615311535306884,catapult,LUT,925,catapult_fpga_latency
Throughput,0.615311535306884,catapult,FF,241,catapult_fpga_latency
Throughput,0.615311535306884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615311535306884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697068131439167,catapult,CLB,139,catapult_fpga_latency
Throughput,0.697068131439167,catapult,LUT,759,catapult_fpga_latency
Throughput,0.697068131439167,catapult,FF,240,catapult_fpga_latency
Throughput,0.697068131439167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697068131439167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603023196493299,catapult,CLB,173,catapult_fpga_latency
Throughput,0.603023196493299,catapult,LUT,956,catapult_fpga_latency
Throughput,0.603023196493299,catapult,FF,242,catapult_fpga_latency
Throughput,0.603023196493299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603023196493299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,307,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,249,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639411127927624,catapult,CLB,166,catapult_fpga_latency
Throughput,0.639411127927624,catapult,LUT,851,catapult_fpga_latency
Throughput,0.639411127927624,catapult,FF,241,catapult_fpga_latency
Throughput,0.639411127927624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639411127927624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635091605613194,catapult,CLB,213,catapult_fpga_latency
Throughput,0.635091605613194,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.635091605613194,catapult,FF,243,catapult_fpga_latency
Throughput,0.635091605613194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635091605613194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64776404805891,catapult,CLB,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.64776404805891,catapult,FF,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64776404805891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.596430601422725,catapult,CLB,377,catapult_fpga_latency
Throughput,0.596430601422725,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.596430601422725,catapult,FF,248,catapult_fpga_latency
Throughput,0.596430601422725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.596430601422725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616674128423621,catapult,CLB,524,catapult_fpga_latency
Throughput,0.616674128423621,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.616674128423621,catapult,FF,253,catapult_fpga_latency
Throughput,0.616674128423621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616674128423621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.69767214711394,catapult,CLB,152,catapult_fpga_latency
Throughput,0.69767214711394,catapult,LUT,778,catapult_fpga_latency
Throughput,0.69767214711394,catapult,FF,240,catapult_fpga_latency
Throughput,0.69767214711394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.69767214711394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601070265715132,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601070265715132,catapult,LUT,951,catapult_fpga_latency
Throughput,0.601070265715132,catapult,FF,242,catapult_fpga_latency
Throughput,0.601070265715132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601070265715132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61710719892574,catapult,CLB,304,catapult_fpga_latency
Throughput,0.61710719892574,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.61710719892574,catapult,FF,249,catapult_fpga_latency
Throughput,0.61710719892574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61710719892574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,194,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,241,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616905429631448,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616905429631448,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.616905429631448,catapult,FF,252,catapult_fpga_latency
Throughput,0.616905429631448,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616905429631448,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620585311242151,catapult,CLB,223,catapult_fpga_latency
Throughput,0.620585311242151,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.620585311242151,catapult,FF,242,catapult_fpga_latency
Throughput,0.620585311242151,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620585311242151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60697548365324,catapult,CLB,343,catapult_fpga_latency
Throughput,0.60697548365324,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.60697548365324,catapult,FF,246,catapult_fpga_latency
Throughput,0.60697548365324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60697548365324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616708356151543,catapult,CLB,426,catapult_fpga_latency
Throughput,0.616708356151543,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.616708356151543,catapult,FF,254,catapult_fpga_latency
Throughput,0.616708356151543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616708356151543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.784570941689118,catapult,CLB,103,catapult_fpga_latency
Throughput,0.784570941689118,catapult,LUT,480,catapult_fpga_latency
Throughput,0.784570941689118,catapult,FF,278,catapult_fpga_latency
Throughput,0.784570941689118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.784570941689118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763003486925935,catapult,CLB,112,catapult_fpga_latency
Throughput,0.763003486925935,catapult,LUT,572,catapult_fpga_latency
Throughput,0.763003486925935,catapult,FF,280,catapult_fpga_latency
Throughput,0.763003486925935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763003486925935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68489022579461,catapult,CLB,196,catapult_fpga_latency
Throughput,0.68489022579461,catapult,LUT,785,catapult_fpga_latency
Throughput,0.68489022579461,catapult,FF,271,catapult_fpga_latency
Throughput,0.68489022579461,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68489022579461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74354749483978,catapult,CLB,154,catapult_fpga_latency
Throughput,0.74354749483978,catapult,LUT,800,catapult_fpga_latency
Throughput,0.74354749483978,catapult,FF,414,catapult_fpga_latency
Throughput,0.74354749483978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74354749483978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606626055074366,catapult,CLB,229,catapult_fpga_latency
Throughput,0.606626055074366,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.606626055074366,catapult,FF,422,catapult_fpga_latency
Throughput,0.606626055074366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606626055074366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608419059578828,catapult,CLB,311,catapult_fpga_latency
Throughput,0.608419059578828,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.608419059578828,catapult,FF,355,catapult_fpga_latency
Throughput,0.608419059578828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608419059578828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720343805691581,catapult,CLB,210,catapult_fpga_latency
Throughput,0.720343805691581,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.720343805691581,catapult,FF,394,catapult_fpga_latency
Throughput,0.720343805691581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720343805691581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658738962828678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.658738962828678,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.658738962828678,catapult,FF,406,catapult_fpga_latency
Throughput,0.658738962828678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658738962828678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637289734218316,catapult,CLB,430,catapult_fpga_latency
Throughput,0.637289734218316,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.637289734218316,catapult,FF,259,catapult_fpga_latency
Throughput,0.637289734218316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637289734218316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.752421103004192,catapult,CLB,102,catapult_fpga_latency
Throughput,0.752421103004192,catapult,LUT,514,catapult_fpga_latency
Throughput,0.752421103004192,catapult,FF,324,catapult_fpga_latency
Throughput,0.752421103004192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.752421103004192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684419598492087,catapult,CLB,145,catapult_fpga_latency
Throughput,0.684419598492087,catapult,LUT,748,catapult_fpga_latency
Throughput,0.684419598492087,catapult,FF,326,catapult_fpga_latency
Throughput,0.684419598492087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684419598492087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683556902010751,catapult,CLB,235,catapult_fpga_latency
Throughput,0.683556902010751,catapult,LUT,852,catapult_fpga_latency
Throughput,0.683556902010751,catapult,FF,297,catapult_fpga_latency
Throughput,0.683556902010751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683556902010751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611601717622264,catapult,CLB,201,catapult_fpga_latency
Throughput,0.611601717622264,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.611601717622264,catapult,FF,418,catapult_fpga_latency
Throughput,0.611601717622264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611601717622264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635432612053775,catapult,CLB,254,catapult_fpga_latency
Throughput,0.635432612053775,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.635432612053775,catapult,FF,352,catapult_fpga_latency
Throughput,0.635432612053775,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635432612053775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688092490640222,catapult,CLB,200,catapult_fpga_latency
Throughput,0.688092490640222,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.688092490640222,catapult,FF,396,catapult_fpga_latency
Throughput,0.688092490640222,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688092490640222,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623415356091734,catapult,CLB,339,catapult_fpga_latency
Throughput,0.623415356091734,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.623415356091734,catapult,FF,400,catapult_fpga_latency
Throughput,0.623415356091734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623415356091734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636307988337747,catapult,CLB,368,catapult_fpga_latency
Throughput,0.636307988337747,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.636307988337747,catapult,FF,263,catapult_fpga_latency
Throughput,0.636307988337747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636307988337747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635188018829514,catapult,CLB,333,catapult_fpga_latency
Throughput,0.635188018829514,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.635188018829514,catapult,FF,554,catapult_fpga_latency
Throughput,0.635188018829514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635188018829514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60659440914065,catapult,CLB,648,catapult_fpga_latency
Throughput,0.60659440914065,catapult,LUT,4003,catapult_fpga_latency
Throughput,0.60659440914065,catapult,FF,656,catapult_fpga_latency
Throughput,0.60659440914065,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60659440914065,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643599626969656,catapult,CLB,145,catapult_fpga_latency
Throughput,0.643599626969656,catapult,LUT,762,catapult_fpga_latency
Throughput,0.643599626969656,catapult,FF,417,catapult_fpga_latency
Throughput,0.643599626969656,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643599626969656,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649413060475942,catapult,CLB,200,catapult_fpga_latency
Throughput,0.649413060475942,catapult,LUT,899,catapult_fpga_latency
Throughput,0.649413060475942,catapult,FF,419,catapult_fpga_latency
Throughput,0.649413060475942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649413060475942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637684745241756,catapult,CLB,246,catapult_fpga_latency
Throughput,0.637684745241756,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.637684745241756,catapult,FF,352,catapult_fpga_latency
Throughput,0.637684745241756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637684745241756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63006691940751,catapult,CLB,227,catapult_fpga_latency
Throughput,0.63006691940751,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.63006691940751,catapult,FF,397,catapult_fpga_latency
Throughput,0.63006691940751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63006691940751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652379554424764,catapult,CLB,347,catapult_fpga_latency
Throughput,0.652379554424764,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.652379554424764,catapult,FF,397,catapult_fpga_latency
Throughput,0.652379554424764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652379554424764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642616528868262,catapult,CLB,357,catapult_fpga_latency
Throughput,0.642616528868262,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.642616528868262,catapult,FF,255,catapult_fpga_latency
Throughput,0.642616528868262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642616528868262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624590112738515,catapult,CLB,328,catapult_fpga_latency
Throughput,0.624590112738515,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.624590112738515,catapult,FF,562,catapult_fpga_latency
Throughput,0.624590112738515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624590112738515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629397521810198,catapult,CLB,563,catapult_fpga_latency
Throughput,0.629397521810198,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.629397521810198,catapult,FF,657,catapult_fpga_latency
Throughput,0.629397521810198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629397521810198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623611295596119,catapult,CLB,716,catapult_fpga_latency
Throughput,0.623611295596119,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.623611295596119,catapult,FF,382,catapult_fpga_latency
Throughput,0.623611295596119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623611295596119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621240331170796,catapult,CLB,560,catapult_fpga_latency
Throughput,0.621240331170796,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.621240331170796,catapult,FF,875,catapult_fpga_latency
Throughput,0.621240331170796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621240331170796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633570225240551,catapult,CLB,820,catapult_fpga_latency
Throughput,0.633570225240551,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.633570225240551,catapult,FF,890,catapult_fpga_latency
Throughput,0.633570225240551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633570225240551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632563082353388,catapult,CLB,891,catapult_fpga_latency
Throughput,0.632563082353388,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.632563082353388,catapult,FF,313,catapult_fpga_latency
Throughput,0.632563082353388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632563082353388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655692558872996,catapult,CLB,196,catapult_fpga_latency
Throughput,0.655692558872996,catapult,LUT,998,catapult_fpga_latency
Throughput,0.655692558872996,catapult,FF,396,catapult_fpga_latency
Throughput,0.655692558872996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655692558872996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637412411566996,catapult,CLB,237,catapult_fpga_latency
Throughput,0.637412411566996,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.637412411566996,catapult,FF,398,catapult_fpga_latency
Throughput,0.637412411566996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637412411566996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.691798794471421,catapult,CLB,271,catapult_fpga_latency
Throughput,0.691798794471421,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.691798794471421,catapult,FF,255,catapult_fpga_latency
Throughput,0.691798794471421,catapult,DSP,1,catapult_fpga_latency
Throughput,0.691798794471421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641373874148336,catapult,CLB,340,catapult_fpga_latency
Throughput,0.641373874148336,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.641373874148336,catapult,FF,556,catapult_fpga_latency
Throughput,0.641373874148336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641373874148336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652950782528865,catapult,CLB,476,catapult_fpga_latency
Throughput,0.652950782528865,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.652950782528865,catapult,FF,591,catapult_fpga_latency
Throughput,0.652950782528865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652950782528865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636178045877344,catapult,CLB,547,catapult_fpga_latency
Throughput,0.636178045877344,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.636178045877344,catapult,FF,295,catapult_fpga_latency
Throughput,0.636178045877344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636178045877344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668219609038071,catapult,CLB,604,catapult_fpga_latency
Throughput,0.668219609038071,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.668219609038071,catapult,FF,878,catapult_fpga_latency
Throughput,0.668219609038071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668219609038071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640816554085878,catapult,CLB,939,catapult_fpga_latency
Throughput,0.640816554085878,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.640816554085878,catapult,FF,972,catapult_fpga_latency
Throughput,0.640816554085878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640816554085878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629530257112748,catapult,CLB,969,catapult_fpga_latency
Throughput,0.629530257112748,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.629530257112748,catapult,FF,390,catapult_fpga_latency
Throughput,0.629530257112748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629530257112748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.772773041966986,catapult,CLB,101,catapult_fpga_latency
Throughput,0.772773041966986,catapult,LUT,544,catapult_fpga_latency
Throughput,0.772773041966986,catapult,FF,280,catapult_fpga_latency
Throughput,0.772773041966986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.772773041966986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717633989442169,catapult,CLB,129,catapult_fpga_latency
Throughput,0.717633989442169,catapult,LUT,687,catapult_fpga_latency
Throughput,0.717633989442169,catapult,FF,282,catapult_fpga_latency
Throughput,0.717633989442169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717633989442169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.723069458775279,catapult,CLB,235,catapult_fpga_latency
Throughput,0.723069458775279,catapult,LUT,960,catapult_fpga_latency
Throughput,0.723069458775279,catapult,FF,284,catapult_fpga_latency
Throughput,0.723069458775279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.723069458775279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672217841602621,catapult,CLB,114,catapult_fpga_latency
Throughput,0.672217841602621,catapult,LUT,643,catapult_fpga_latency
Throughput,0.672217841602621,catapult,FF,239,catapult_fpga_latency
Throughput,0.672217841602621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672217841602621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686564212977711,catapult,CLB,162,catapult_fpga_latency
Throughput,0.686564212977711,catapult,LUT,776,catapult_fpga_latency
Throughput,0.686564212977711,catapult,FF,241,catapult_fpga_latency
Throughput,0.686564212977711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686564212977711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684455201038182,catapult,CLB,214,catapult_fpga_latency
Throughput,0.684455201038182,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.684455201038182,catapult,FF,245,catapult_fpga_latency
Throughput,0.684455201038182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684455201038182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71257502524297,catapult,CLB,158,catapult_fpga_latency
Throughput,0.71257502524297,catapult,LUT,894,catapult_fpga_latency
Throughput,0.71257502524297,catapult,FF,250,catapult_fpga_latency
Throughput,0.71257502524297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71257502524297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663023133540152,catapult,CLB,213,catapult_fpga_latency
Throughput,0.663023133540152,catapult,LUT,971,catapult_fpga_latency
Throughput,0.663023133540152,catapult,FF,249,catapult_fpga_latency
Throughput,0.663023133540152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.663023133540152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697862029885243,catapult,CLB,312,catapult_fpga_latency
Throughput,0.697862029885243,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.697862029885243,catapult,FF,252,catapult_fpga_latency
Throughput,0.697862029885243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697862029885243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693952412907237,catapult,CLB,219,catapult_fpga_latency
Throughput,0.693952412907237,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.693952412907237,catapult,FF,252,catapult_fpga_latency
Throughput,0.693952412907237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693952412907237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638024064991683,catapult,CLB,292,catapult_fpga_latency
Throughput,0.638024064991683,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.638024064991683,catapult,FF,254,catapult_fpga_latency
Throughput,0.638024064991683,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638024064991683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618670230207193,catapult,CLB,403,catapult_fpga_latency
Throughput,0.618670230207193,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.618670230207193,catapult,FF,260,catapult_fpga_latency
Throughput,0.618670230207193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618670230207193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649794534968043,catapult,CLB,143,catapult_fpga_latency
Throughput,0.649794534968043,catapult,LUT,760,catapult_fpga_latency
Throughput,0.649794534968043,catapult,FF,324,catapult_fpga_latency
Throughput,0.649794534968043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649794534968043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644502234811499,catapult,CLB,191,catapult_fpga_latency
Throughput,0.644502234811499,catapult,LUT,896,catapult_fpga_latency
Throughput,0.644502234811499,catapult,FF,326,catapult_fpga_latency
Throughput,0.644502234811499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644502234811499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608569757612751,catapult,CLB,247,catapult_fpga_latency
Throughput,0.608569757612751,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.608569757612751,catapult,FF,332,catapult_fpga_latency
Throughput,0.608569757612751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608569757612751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688056982127032,catapult,CLB,168,catapult_fpga_latency
Throughput,0.688056982127032,catapult,LUT,929,catapult_fpga_latency
Throughput,0.688056982127032,catapult,FF,247,catapult_fpga_latency
Throughput,0.688056982127032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688056982127032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631899553247016,catapult,CLB,220,catapult_fpga_latency
Throughput,0.631899553247016,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.631899553247016,catapult,FF,249,catapult_fpga_latency
Throughput,0.631899553247016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631899553247016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682669346371408,catapult,CLB,272,catapult_fpga_latency
Throughput,0.682669346371408,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.682669346371408,catapult,FF,251,catapult_fpga_latency
Throughput,0.682669346371408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682669346371408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646216499328904,catapult,CLB,235,catapult_fpga_latency
Throughput,0.646216499328904,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.646216499328904,catapult,FF,252,catapult_fpga_latency
Throughput,0.646216499328904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646216499328904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623836155672074,catapult,CLB,476,catapult_fpga_latency
Throughput,0.623836155672074,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.623836155672074,catapult,FF,260,catapult_fpga_latency
Throughput,0.623836155672074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623836155672074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648057900085025,catapult,CLB,333,catapult_fpga_latency
Throughput,0.648057900085025,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.648057900085025,catapult,FF,261,catapult_fpga_latency
Throughput,0.648057900085025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648057900085025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645070564269025,catapult,CLB,525,catapult_fpga_latency
Throughput,0.645070564269025,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.645070564269025,catapult,FF,266,catapult_fpga_latency
Throughput,0.645070564269025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645070564269025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617590839892663,catapult,CLB,658,catapult_fpga_latency
Throughput,0.617590839892663,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.617590839892663,catapult,FF,277,catapult_fpga_latency
Throughput,0.617590839892663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617590839892663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667165706615215,catapult,CLB,182,catapult_fpga_latency
Throughput,0.667165706615215,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.667165706615215,catapult,FF,247,catapult_fpga_latency
Throughput,0.667165706615215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667165706615215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630582626818048,catapult,CLB,253,catapult_fpga_latency
Throughput,0.630582626818048,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.630582626818048,catapult,FF,249,catapult_fpga_latency
Throughput,0.630582626818048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630582626818048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635571540885999,catapult,CLB,444,catapult_fpga_latency
Throughput,0.635571540885999,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.635571540885999,catapult,FF,279,catapult_fpga_latency
Throughput,0.635571540885999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635571540885999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645390299783794,catapult,CLB,518,catapult_fpga_latency
Throughput,0.645390299783794,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.645390299783794,catapult,FF,291,catapult_fpga_latency
Throughput,0.645390299783794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645390299783794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634293992728454,catapult,CLB,397,catapult_fpga_latency
Throughput,0.634293992728454,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.634293992728454,catapult,FF,265,catapult_fpga_latency
Throughput,0.634293992728454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634293992728454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625913050662654,catapult,CLB,543,catapult_fpga_latency
Throughput,0.625913050662654,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.625913050662654,catapult,FF,262,catapult_fpga_latency
Throughput,0.625913050662654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625913050662654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624613520384262,catapult,CLB,683,catapult_fpga_latency
Throughput,0.624613520384262,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.624613520384262,catapult,FF,277,catapult_fpga_latency
Throughput,0.624613520384262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624613520384262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619157858630163,catapult,CLB,339,catapult_fpga_latency
Throughput,0.619157858630163,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.619157858630163,catapult,FF,254,catapult_fpga_latency
Throughput,0.619157858630163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619157858630163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635177932394202,catapult,CLB,450,catapult_fpga_latency
Throughput,0.635177932394202,catapult,LUT,2461,catapult_fpga_latency
Throughput,0.635177932394202,catapult,FF,256,catapult_fpga_latency
Throughput,0.635177932394202,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635177932394202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656376003680957,catapult,CLB,412,catapult_fpga_latency
Throughput,0.656376003680957,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.656376003680957,catapult,FF,262,catapult_fpga_latency
Throughput,0.656376003680957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656376003680957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63658059460447,catapult,CLB,663,catapult_fpga_latency
Throughput,0.63658059460447,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.63658059460447,catapult,FF,312,catapult_fpga_latency
Throughput,0.63658059460447,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63658059460447,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645182935169438,catapult,CLB,807,catapult_fpga_latency
Throughput,0.645182935169438,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.645182935169438,catapult,FF,319,catapult_fpga_latency
Throughput,0.645182935169438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645182935169438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636302319958259,catapult,CLB,104,catapult_fpga_latency
Throughput,0.636302319958259,catapult,LUT,590,catapult_fpga_latency
Throughput,0.636302319958259,catapult,FF,307,catapult_fpga_latency
Throughput,0.636302319958259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636302319958259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653785779244001,catapult,CLB,201,catapult_fpga_latency
Throughput,0.653785779244001,catapult,LUT,882,catapult_fpga_latency
Throughput,0.653785779244001,catapult,FF,310,catapult_fpga_latency
Throughput,0.653785779244001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653785779244001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642273545587613,catapult,CLB,294,catapult_fpga_latency
Throughput,0.642273545587613,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.642273545587613,catapult,FF,318,catapult_fpga_latency
Throughput,0.642273545587613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642273545587613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.765586577123661,catapult,CLB,135,catapult_fpga_latency
Throughput,0.765586577123661,catapult,LUT,717,catapult_fpga_latency
Throughput,0.765586577123661,catapult,FF,242,catapult_fpga_latency
Throughput,0.765586577123661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.765586577123661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666142634460891,catapult,CLB,177,catapult_fpga_latency
Throughput,0.666142634460891,catapult,LUT,870,catapult_fpga_latency
Throughput,0.666142634460891,catapult,FF,244,catapult_fpga_latency
Throughput,0.666142634460891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666142634460891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68617414001795,catapult,CLB,275,catapult_fpga_latency
Throughput,0.68617414001795,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.68617414001795,catapult,FF,255,catapult_fpga_latency
Throughput,0.68617414001795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68617414001795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.729194087402662,catapult,CLB,180,catapult_fpga_latency
Throughput,0.729194087402662,catapult,LUT,910,catapult_fpga_latency
Throughput,0.729194087402662,catapult,FF,243,catapult_fpga_latency
Throughput,0.729194087402662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.729194087402662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664281453394678,catapult,CLB,385,catapult_fpga_latency
Throughput,0.664281453394678,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.664281453394678,catapult,FF,247,catapult_fpga_latency
Throughput,0.664281453394678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664281453394678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637924347275808,catapult,CLB,534,catapult_fpga_latency
Throughput,0.637924347275808,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.637924347275808,catapult,FF,259,catapult_fpga_latency
Throughput,0.637924347275808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637924347275808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679683974139384,catapult,CLB,128,catapult_fpga_latency
Throughput,0.679683974139384,catapult,LUT,695,catapult_fpga_latency
Throughput,0.679683974139384,catapult,FF,242,catapult_fpga_latency
Throughput,0.679683974139384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679683974139384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686888669084515,catapult,CLB,183,catapult_fpga_latency
Throughput,0.686888669084515,catapult,LUT,926,catapult_fpga_latency
Throughput,0.686888669084515,catapult,FF,245,catapult_fpga_latency
Throughput,0.686888669084515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686888669084515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658095196102497,catapult,CLB,319,catapult_fpga_latency
Throughput,0.658095196102497,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.658095196102497,catapult,FF,253,catapult_fpga_latency
Throughput,0.658095196102497,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658095196102497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.694069935874879,catapult,CLB,164,catapult_fpga_latency
Throughput,0.694069935874879,catapult,LUT,895,catapult_fpga_latency
Throughput,0.694069935874879,catapult,FF,243,catapult_fpga_latency
Throughput,0.694069935874879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.694069935874879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652796056067348,catapult,CLB,249,catapult_fpga_latency
Throughput,0.652796056067348,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.652796056067348,catapult,FF,245,catapult_fpga_latency
Throughput,0.652796056067348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652796056067348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636895617903391,catapult,CLB,296,catapult_fpga_latency
Throughput,0.636895617903391,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.636895617903391,catapult,FF,252,catapult_fpga_latency
Throughput,0.636895617903391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636895617903391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646557019216968,catapult,CLB,251,catapult_fpga_latency
Throughput,0.646557019216968,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.646557019216968,catapult,FF,246,catapult_fpga_latency
Throughput,0.646557019216968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646557019216968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661867684707415,catapult,CLB,377,catapult_fpga_latency
Throughput,0.661867684707415,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.661867684707415,catapult,FF,248,catapult_fpga_latency
Throughput,0.661867684707415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661867684707415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630565131387704,catapult,CLB,517,catapult_fpga_latency
Throughput,0.630565131387704,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.630565131387704,catapult,FF,253,catapult_fpga_latency
Throughput,0.630565131387704,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630565131387704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676965111249062,catapult,CLB,173,catapult_fpga_latency
Throughput,0.676965111249062,catapult,LUT,943,catapult_fpga_latency
Throughput,0.676965111249062,catapult,FF,243,catapult_fpga_latency
Throughput,0.676965111249062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676965111249062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642680956463507,catapult,CLB,256,catapult_fpga_latency
Throughput,0.642680956463507,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.642680956463507,catapult,FF,245,catapult_fpga_latency
Throughput,0.642680956463507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642680956463507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666812476328157,catapult,CLB,334,catapult_fpga_latency
Throughput,0.666812476328157,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.666812476328157,catapult,FF,252,catapult_fpga_latency
Throughput,0.666812476328157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666812476328157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637095659276145,catapult,CLB,261,catapult_fpga_latency
Throughput,0.637095659276145,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.637095659276145,catapult,FF,246,catapult_fpga_latency
Throughput,0.637095659276145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637095659276145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639570208819673,catapult,CLB,582,catapult_fpga_latency
Throughput,0.639570208819673,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.639570208819673,catapult,FF,257,catapult_fpga_latency
Throughput,0.639570208819673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639570208819673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645131322932096,catapult,CLB,394,catapult_fpga_latency
Throughput,0.645131322932096,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.645131322932096,catapult,FF,246,catapult_fpga_latency
Throughput,0.645131322932096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645131322932096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657243546854235,catapult,CLB,565,catapult_fpga_latency
Throughput,0.657243546854235,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.657243546854235,catapult,FF,255,catapult_fpga_latency
Throughput,0.657243546854235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657243546854235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.719352525179137,catapult,CLB,92,catapult_fpga_latency
Throughput,0.719352525179137,catapult,LUT,420,catapult_fpga_latency
Throughput,0.719352525179137,catapult,FF,256,catapult_fpga_latency
Throughput,0.719352525179137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.719352525179137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.795164762114534,catapult,CLB,109,catapult_fpga_latency
Throughput,0.795164762114534,catapult,LUT,539,catapult_fpga_latency
Throughput,0.795164762114534,catapult,FF,258,catapult_fpga_latency
Throughput,0.795164762114534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.795164762114534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763137410522139,catapult,CLB,180,catapult_fpga_latency
Throughput,0.763137410522139,catapult,LUT,651,catapult_fpga_latency
Throughput,0.763137410522139,catapult,FF,267,catapult_fpga_latency
Throughput,0.763137410522139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763137410522139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.813090100140177,catapult,CLB,93,catapult_fpga_latency
Throughput,0.813090100140177,catapult,LUT,428,catapult_fpga_latency
Throughput,0.813090100140177,catapult,FF,281,catapult_fpga_latency
Throughput,0.813090100140177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.813090100140177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728058500956669,catapult,CLB,129,catapult_fpga_latency
Throughput,0.728058500956669,catapult,LUT,525,catapult_fpga_latency
Throughput,0.728058500956669,catapult,FF,283,catapult_fpga_latency
Throughput,0.728058500956669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728058500956669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.756085924628819,catapult,CLB,197,catapult_fpga_latency
Throughput,0.756085924628819,catapult,LUT,698,catapult_fpga_latency
Throughput,0.756085924628819,catapult,FF,292,catapult_fpga_latency
Throughput,0.756085924628819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.756085924628819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662283234697284,catapult,CLB,136,catapult_fpga_latency
Throughput,0.662283234697284,catapult,LUT,680,catapult_fpga_latency
Throughput,0.662283234697284,catapult,FF,332,catapult_fpga_latency
Throughput,0.662283234697284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662283234697284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665403287624563,catapult,CLB,178,catapult_fpga_latency
Throughput,0.665403287624563,catapult,LUT,854,catapult_fpga_latency
Throughput,0.665403287624563,catapult,FF,334,catapult_fpga_latency
Throughput,0.665403287624563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665403287624563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604819443251606,catapult,CLB,208,catapult_fpga_latency
Throughput,0.604819443251606,catapult,LUT,984,catapult_fpga_latency
Throughput,0.604819443251606,catapult,FF,341,catapult_fpga_latency
Throughput,0.604819443251606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604819443251606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706148861829264,catapult,CLB,167,catapult_fpga_latency
Throughput,0.706148861829264,catapult,LUT,888,catapult_fpga_latency
Throughput,0.706148861829264,catapult,FF,240,catapult_fpga_latency
Throughput,0.706148861829264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706148861829264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645874669312169,catapult,CLB,235,catapult_fpga_latency
Throughput,0.645874669312169,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.645874669312169,catapult,FF,242,catapult_fpga_latency
Throughput,0.645874669312169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645874669312169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631908737212537,catapult,CLB,358,catapult_fpga_latency
Throughput,0.631908737212537,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.631908737212537,catapult,FF,251,catapult_fpga_latency
Throughput,0.631908737212537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631908737212537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.762451403253685,catapult,CLB,86,catapult_fpga_latency
Throughput,0.762451403253685,catapult,LUT,436,catapult_fpga_latency
Throughput,0.762451403253685,catapult,FF,282,catapult_fpga_latency
Throughput,0.762451403253685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.762451403253685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644252686211575,catapult,CLB,133,catapult_fpga_latency
Throughput,0.644252686211575,catapult,LUT,560,catapult_fpga_latency
Throughput,0.644252686211575,catapult,FF,284,catapult_fpga_latency
Throughput,0.644252686211575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644252686211575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.702397634324768,catapult,CLB,190,catapult_fpga_latency
Throughput,0.702397634324768,catapult,LUT,678,catapult_fpga_latency
Throughput,0.702397634324768,catapult,FF,293,catapult_fpga_latency
Throughput,0.702397634324768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.702397634324768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601449855020512,catapult,CLB,228,catapult_fpga_latency
Throughput,0.601449855020512,catapult,LUT,956,catapult_fpga_latency
Throughput,0.601449855020512,catapult,FF,335,catapult_fpga_latency
Throughput,0.601449855020512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601449855020512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.613011412433465,catapult,CLB,260,catapult_fpga_latency
Throughput,0.613011412433465,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.613011412433465,catapult,FF,346,catapult_fpga_latency
Throughput,0.613011412433465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.613011412433465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662579434992013,catapult,CLB,164,catapult_fpga_latency
Throughput,0.662579434992013,catapult,LUT,851,catapult_fpga_latency
Throughput,0.662579434992013,catapult,FF,240,catapult_fpga_latency
Throughput,0.662579434992013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662579434992013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684206997248119,catapult,CLB,251,catapult_fpga_latency
Throughput,0.684206997248119,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.684206997248119,catapult,FF,242,catapult_fpga_latency
Throughput,0.684206997248119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684206997248119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618246430554233,catapult,CLB,314,catapult_fpga_latency
Throughput,0.618246430554233,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.618246430554233,catapult,FF,251,catapult_fpga_latency
Throughput,0.618246430554233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618246430554233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640090944121341,catapult,CLB,359,catapult_fpga_latency
Throughput,0.640090944121341,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.640090944121341,catapult,FF,243,catapult_fpga_latency
Throughput,0.640090944121341,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640090944121341,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60951006362066,catapult,CLB,459,catapult_fpga_latency
Throughput,0.60951006362066,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.60951006362066,catapult,FF,256,catapult_fpga_latency
Throughput,0.60951006362066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60951006362066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634872666763591,catapult,CLB,140,catapult_fpga_latency
Throughput,0.634872666763591,catapult,LUT,778,catapult_fpga_latency
Throughput,0.634872666763591,catapult,FF,335,catapult_fpga_latency
Throughput,0.634872666763591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634872666763591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601516061080347,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601516061080347,catapult,LUT,856,catapult_fpga_latency
Throughput,0.601516061080347,catapult,FF,337,catapult_fpga_latency
Throughput,0.601516061080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601516061080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643902979274695,catapult,CLB,269,catapult_fpga_latency
Throughput,0.643902979274695,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.643902979274695,catapult,FF,346,catapult_fpga_latency
Throughput,0.643902979274695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643902979274695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639239049835076,catapult,CLB,224,catapult_fpga_latency
Throughput,0.639239049835076,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.639239049835076,catapult,FF,242,catapult_fpga_latency
Throughput,0.639239049835076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639239049835076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624429037698654,catapult,CLB,260,catapult_fpga_latency
Throughput,0.624429037698654,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.624429037698654,catapult,FF,241,catapult_fpga_latency
Throughput,0.624429037698654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624429037698654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.605684714455998,catapult,CLB,319,catapult_fpga_latency
Throughput,0.605684714455998,catapult,LUT,1618,catapult_fpga_latency
Throughput,0.605684714455998,catapult,FF,243,catapult_fpga_latency
Throughput,0.605684714455998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.605684714455998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63923251187694,catapult,CLB,471,catapult_fpga_latency
Throughput,0.63923251187694,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.63923251187694,catapult,FF,256,catapult_fpga_latency
Throughput,0.63923251187694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63923251187694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638850273938997,catapult,CLB,337,catapult_fpga_latency
Throughput,0.638850273938997,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.638850273938997,catapult,FF,245,catapult_fpga_latency
Throughput,0.638850273938997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638850273938997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606705184356471,catapult,CLB,517,catapult_fpga_latency
Throughput,0.606705184356471,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.606705184356471,catapult,FF,250,catapult_fpga_latency
Throughput,0.606705184356471,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606705184356471,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607575125145286,catapult,CLB,670,catapult_fpga_latency
Throughput,0.607575125145286,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.607575125145286,catapult,FF,256,catapult_fpga_latency
Throughput,0.607575125145286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607575125145286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631559934090405,catapult,CLB,155,catapult_fpga_latency
Throughput,0.631559934090405,catapult,LUT,823,catapult_fpga_latency
Throughput,0.631559934090405,catapult,FF,240,catapult_fpga_latency
Throughput,0.631559934090405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631559934090405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642160123911217,catapult,CLB,235,catapult_fpga_latency
Throughput,0.642160123911217,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.642160123911217,catapult,FF,242,catapult_fpga_latency
Throughput,0.642160123911217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642160123911217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606250932110808,catapult,CLB,327,catapult_fpga_latency
Throughput,0.606250932110808,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.606250932110808,catapult,FF,249,catapult_fpga_latency
Throughput,0.606250932110808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606250932110808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604761651337975,catapult,CLB,481,catapult_fpga_latency
Throughput,0.604761651337975,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.604761651337975,catapult,FF,258,catapult_fpga_latency
Throughput,0.604761651337975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604761651337975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655767805735345,catapult,CLB,355,catapult_fpga_latency
Throughput,0.655767805735345,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.655767805735345,catapult,FF,248,catapult_fpga_latency
Throughput,0.655767805735345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655767805735345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611176337207988,catapult,CLB,525,catapult_fpga_latency
Throughput,0.611176337207988,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.611176337207988,catapult,FF,248,catapult_fpga_latency
Throughput,0.611176337207988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611176337207988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62806535145595,catapult,CLB,627,catapult_fpga_latency
Throughput,0.62806535145595,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.62806535145595,catapult,FF,259,catapult_fpga_latency
Throughput,0.62806535145595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62806535145595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736240403106345,catapult,CLB,111,catapult_fpga_latency
Throughput,0.736240403106345,catapult,LUT,504,catapult_fpga_latency
Throughput,0.736240403106345,catapult,FF,303,catapult_fpga_latency
Throughput,0.736240403106345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736240403106345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665716024184132,catapult,CLB,246,catapult_fpga_latency
Throughput,0.665716024184132,catapult,LUT,825,catapult_fpga_latency
Throughput,0.665716024184132,catapult,FF,277,catapult_fpga_latency
Throughput,0.665716024184132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665716024184132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708206269325179,catapult,CLB,145,catapult_fpga_latency
Throughput,0.708206269325179,catapult,LUT,706,catapult_fpga_latency
Throughput,0.708206269325179,catapult,FF,308,catapult_fpga_latency
Throughput,0.708206269325179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708206269325179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.680164763112216,catapult,CLB,195,catapult_fpga_latency
Throughput,0.680164763112216,catapult,LUT,815,catapult_fpga_latency
Throughput,0.680164763112216,catapult,FF,310,catapult_fpga_latency
Throughput,0.680164763112216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.680164763112216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68179385417384,catapult,CLB,287,catapult_fpga_latency
Throughput,0.68179385417384,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.68179385417384,catapult,FF,242,catapult_fpga_latency
Throughput,0.68179385417384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68179385417384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753251409710013,catapult,CLB,171,catapult_fpga_latency
Throughput,0.753251409710013,catapult,LUT,929,catapult_fpga_latency
Throughput,0.753251409710013,catapult,FF,392,catapult_fpga_latency
Throughput,0.753251409710013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753251409710013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679226931076126,catapult,CLB,249,catapult_fpga_latency
Throughput,0.679226931076126,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.679226931076126,catapult,FF,396,catapult_fpga_latency
Throughput,0.679226931076126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679226931076126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622247720551038,catapult,CLB,323,catapult_fpga_latency
Throughput,0.622247720551038,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.622247720551038,catapult,FF,252,catapult_fpga_latency
Throughput,0.622247720551038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622247720551038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720777343949903,catapult,CLB,267,catapult_fpga_latency
Throughput,0.720777343949903,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.720777343949903,catapult,FF,548,catapult_fpga_latency
Throughput,0.720777343949903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720777343949903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607915300377029,catapult,CLB,353,catapult_fpga_latency
Throughput,0.607915300377029,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.607915300377029,catapult,FF,554,catapult_fpga_latency
Throughput,0.607915300377029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607915300377029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612712435060141,catapult,CLB,435,catapult_fpga_latency
Throughput,0.612712435060141,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.612712435060141,catapult,FF,267,catapult_fpga_latency
Throughput,0.612712435060141,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612712435060141,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616292176725479,catapult,CLB,132,catapult_fpga_latency
Throughput,0.616292176725479,catapult,LUT,733,catapult_fpga_latency
Throughput,0.616292176725479,catapult,FF,377,catapult_fpga_latency
Throughput,0.616292176725479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616292176725479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604388829927401,catapult,CLB,239,catapult_fpga_latency
Throughput,0.604388829927401,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.604388829927401,catapult,FF,379,catapult_fpga_latency
Throughput,0.604388829927401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604388829927401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628475469345481,catapult,CLB,232,catapult_fpga_latency
Throughput,0.628475469345481,catapult,LUT,1142,catapult_fpga_latency
Throughput,0.628475469345481,catapult,FF,312,catapult_fpga_latency
Throughput,0.628475469345481,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628475469345481,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626818950241231,catapult,CLB,194,catapult_fpga_latency
Throughput,0.626818950241231,catapult,LUT,977,catapult_fpga_latency
Throughput,0.626818950241231,catapult,FF,392,catapult_fpga_latency
Throughput,0.626818950241231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626818950241231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689659928689163,catapult,CLB,239,catapult_fpga_latency
Throughput,0.689659928689163,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.689659928689163,catapult,FF,396,catapult_fpga_latency
Throughput,0.689659928689163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689659928689163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642930942144573,catapult,CLB,285,catapult_fpga_latency
Throughput,0.642930942144573,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.642930942144573,catapult,FF,251,catapult_fpga_latency
Throughput,0.642930942144573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642930942144573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655472077544969,catapult,CLB,276,catapult_fpga_latency
Throughput,0.655472077544969,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.655472077544969,catapult,FF,549,catapult_fpga_latency
Throughput,0.655472077544969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655472077544969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64120114928894,catapult,CLB,359,catapult_fpga_latency
Throughput,0.64120114928894,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.64120114928894,catapult,FF,555,catapult_fpga_latency
Throughput,0.64120114928894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64120114928894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62701192451278,catapult,CLB,416,catapult_fpga_latency
Throughput,0.62701192451278,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.62701192451278,catapult,FF,264,catapult_fpga_latency
Throughput,0.62701192451278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62701192451278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650653223303536,catapult,CLB,464,catapult_fpga_latency
Throughput,0.650653223303536,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.650653223303536,catapult,FF,862,catapult_fpga_latency
Throughput,0.650653223303536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650653223303536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611271977519862,catapult,CLB,605,catapult_fpga_latency
Throughput,0.611271977519862,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.611271977519862,catapult,FF,870,catapult_fpga_latency
Throughput,0.611271977519862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611271977519862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608782416902722,catapult,CLB,679,catapult_fpga_latency
Throughput,0.608782416902722,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.608782416902722,catapult,FF,275,catapult_fpga_latency
Throughput,0.608782416902722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608782416902722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641287911338099,catapult,CLB,270,catapult_fpga_latency
Throughput,0.641287911338099,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.641287911338099,catapult,FF,395,catapult_fpga_latency
Throughput,0.641287911338099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641287911338099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628409909270177,catapult,CLB,354,catapult_fpga_latency
Throughput,0.628409909270177,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.628409909270177,catapult,FF,251,catapult_fpga_latency
Throughput,0.628409909270177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628409909270177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659674991325274,catapult,CLB,309,catapult_fpga_latency
Throughput,0.659674991325274,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,FF,551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659674991325274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606285482857884,catapult,CLB,423,catapult_fpga_latency
Throughput,0.606285482857884,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.606285482857884,catapult,FF,557,catapult_fpga_latency
Throughput,0.606285482857884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606285482857884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617751077203441,catapult,CLB,436,catapult_fpga_latency
Throughput,0.617751077203441,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.617751077203441,catapult,FF,261,catapult_fpga_latency
Throughput,0.617751077203441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617751077203441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662077586224019,catapult,CLB,488,catapult_fpga_latency
Throughput,0.662077586224019,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.662077586224019,catapult,FF,864,catapult_fpga_latency
Throughput,0.662077586224019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662077586224019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633054029895344,catapult,CLB,600,catapult_fpga_latency
Throughput,0.633054029895344,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.633054029895344,catapult,FF,867,catapult_fpga_latency
Throughput,0.633054029895344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633054029895344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638803342474609,catapult,CLB,700,catapult_fpga_latency
Throughput,0.638803342474609,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.638803342474609,catapult,FF,272,catapult_fpga_latency
Throughput,0.638803342474609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638803342474609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608883982637064,catapult,CLB,411,catapult_fpga_latency
Throughput,0.608883982637064,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.608883982637064,catapult,FF,556,catapult_fpga_latency
Throughput,0.608883982637064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608883982637064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642114766456438,catapult,CLB,440,catapult_fpga_latency
Throughput,0.642114766456438,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.642114766456438,catapult,FF,258,catapult_fpga_latency
Throughput,0.642114766456438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642114766456438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632590292775439,catapult,CLB,519,catapult_fpga_latency
Throughput,0.632590292775439,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.632590292775439,catapult,FF,866,catapult_fpga_latency
Throughput,0.632590292775439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632590292775439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627148375152632,catapult,CLB,626,catapult_fpga_latency
Throughput,0.627148375152632,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.627148375152632,catapult,FF,870,catapult_fpga_latency
Throughput,0.627148375152632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627148375152632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610870190695347,catapult,CLB,749,catapult_fpga_latency
Throughput,0.610870190695347,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.610870190695347,catapult,FF,269,catapult_fpga_latency
Throughput,0.610870190695347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610870190695347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753563602275159,catapult,CLB,120,catapult_fpga_latency
Throughput,0.753563602275159,catapult,LUT,595,catapult_fpga_latency
Throughput,0.753563602275159,catapult,FF,238,catapult_fpga_latency
Throughput,0.753563602275159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753563602275159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689717009111162,catapult,CLB,146,catapult_fpga_latency
Throughput,0.689717009111162,catapult,LUT,694,catapult_fpga_latency
Throughput,0.689717009111162,catapult,FF,240,catapult_fpga_latency
Throughput,0.689717009111162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689717009111162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664386050816231,catapult,CLB,308,catapult_fpga_latency
Throughput,0.664386050816231,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.664386050816231,catapult,FF,246,catapult_fpga_latency
Throughput,0.664386050816231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664386050816231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645716189654594,catapult,CLB,144,catapult_fpga_latency
Throughput,0.645716189654594,catapult,LUT,809,catapult_fpga_latency
Throughput,0.645716189654594,catapult,FF,344,catapult_fpga_latency
Throughput,0.645716189654594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645716189654594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609342562029549,catapult,CLB,224,catapult_fpga_latency
Throughput,0.609342562029549,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.609342562029549,catapult,FF,349,catapult_fpga_latency
Throughput,0.609342562029549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609342562029549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669985327321332,catapult,CLB,318,catapult_fpga_latency
Throughput,0.669985327321332,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.669985327321332,catapult,FF,356,catapult_fpga_latency
Throughput,0.669985327321332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669985327321332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.711341269530764,catapult,CLB,203,catapult_fpga_latency
Throughput,0.711341269530764,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.711341269530764,catapult,FF,246,catapult_fpga_latency
Throughput,0.711341269530764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.711341269530764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659274876748562,catapult,CLB,278,catapult_fpga_latency
Throughput,0.659274876748562,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.659274876748562,catapult,FF,248,catapult_fpga_latency
Throughput,0.659274876748562,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659274876748562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658515127409507,catapult,CLB,385,catapult_fpga_latency
Throughput,0.658515127409507,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.658515127409507,catapult,FF,257,catapult_fpga_latency
Throughput,0.658515127409507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658515127409507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639286045344559,catapult,CLB,137,catapult_fpga_latency
Throughput,0.639286045344559,catapult,LUT,742,catapult_fpga_latency
Throughput,0.639286045344559,catapult,FF,345,catapult_fpga_latency
Throughput,0.639286045344559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639286045344559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621671338526776,catapult,CLB,181,catapult_fpga_latency
Throughput,0.621671338526776,catapult,LUT,920,catapult_fpga_latency
Throughput,0.621671338526776,catapult,FF,347,catapult_fpga_latency
Throughput,0.621671338526776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621671338526776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619497698875797,catapult,CLB,335,catapult_fpga_latency
Throughput,0.619497698875797,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.619497698875797,catapult,FF,357,catapult_fpga_latency
Throughput,0.619497698875797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619497698875797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665913296756936,catapult,CLB,205,catapult_fpga_latency
Throughput,0.665913296756936,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.665913296756936,catapult,FF,246,catapult_fpga_latency
Throughput,0.665913296756936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665913296756936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656910667375254,catapult,CLB,240,catapult_fpga_latency
Throughput,0.656910667375254,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.656910667375254,catapult,FF,248,catapult_fpga_latency
Throughput,0.656910667375254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656910667375254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608788717440457,catapult,CLB,388,catapult_fpga_latency
Throughput,0.608788717440457,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.608788717440457,catapult,FF,252,catapult_fpga_latency
Throughput,0.608788717440457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608788717440457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654051752498968,catapult,CLB,288,catapult_fpga_latency
Throughput,0.654051752498968,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.654051752498968,catapult,FF,252,catapult_fpga_latency
Throughput,0.654051752498968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654051752498968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625989846444691,catapult,CLB,393,catapult_fpga_latency
Throughput,0.625989846444691,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.625989846444691,catapult,FF,257,catapult_fpga_latency
Throughput,0.625989846444691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625989846444691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649259584369984,catapult,CLB,521,catapult_fpga_latency
Throughput,0.649259584369984,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.649259584369984,catapult,FF,256,catapult_fpga_latency
Throughput,0.649259584369984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649259584369984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619456637415924,catapult,CLB,609,catapult_fpga_latency
Throughput,0.619456637415924,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.619456637415924,catapult,FF,275,catapult_fpga_latency
Throughput,0.619456637415924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619456637415924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62686728091302,catapult,CLB,802,catapult_fpga_latency
Throughput,0.62686728091302,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.62686728091302,catapult,FF,276,catapult_fpga_latency
Throughput,0.62686728091302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62686728091302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.698353282958783,catapult,CLB,243,catapult_fpga_latency
Throughput,0.698353282958783,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.698353282958783,catapult,FF,466,catapult_fpga_latency
Throughput,0.698353282958783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.698353282958783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632573486061876,catapult,CLB,396,catapult_fpga_latency
Throughput,0.632573486061876,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.632573486061876,catapult,FF,468,catapult_fpga_latency
Throughput,0.632573486061876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632573486061876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662545193864036,catapult,CLB,303,catapult_fpga_latency
Throughput,0.662545193864036,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.662545193864036,catapult,FF,256,catapult_fpga_latency
Throughput,0.662545193864036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662545193864036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566894162314,catapult,CLB,391,catapult_fpga_latency
Throughput,0.648566894162314,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.648566894162314,catapult,FF,261,catapult_fpga_latency
Throughput,0.648566894162314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566894162314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636440819277538,catapult,CLB,621,catapult_fpga_latency
Throughput,0.636440819277538,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.636440819277538,catapult,FF,275,catapult_fpga_latency
Throughput,0.636440819277538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636440819277538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633359153274815,catapult,CLB,494,catapult_fpga_latency
Throughput,0.633359153274815,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.633359153274815,catapult,FF,263,catapult_fpga_latency
Throughput,0.633359153274815,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633359153274815,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628995695153462,catapult,CLB,583,catapult_fpga_latency
Throughput,0.628995695153462,catapult,LUT,3301,catapult_fpga_latency
Throughput,0.628995695153462,catapult,FF,273,catapult_fpga_latency
Throughput,0.628995695153462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628995695153462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640087256694833,catapult,CLB,830,catapult_fpga_latency
Throughput,0.640087256694833,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.640087256694833,catapult,FF,276,catapult_fpga_latency
Throughput,0.640087256694833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640087256694833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645589878700118,catapult,CLB,246,catapult_fpga_latency
Throughput,0.645589878700118,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.645589878700118,catapult,FF,252,catapult_fpga_latency
Throughput,0.645589878700118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645589878700118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655138414368496,catapult,CLB,315,catapult_fpga_latency
Throughput,0.655138414368496,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.655138414368496,catapult,FF,254,catapult_fpga_latency
Throughput,0.655138414368496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655138414368496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676625694725432,catapult,CLB,453,catapult_fpga_latency
Throughput,0.676625694725432,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.676625694725432,catapult,FF,257,catapult_fpga_latency
Throughput,0.676625694725432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676625694725432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655909746818838,catapult,CLB,472,catapult_fpga_latency
Throughput,0.655909746818838,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.655909746818838,catapult,FF,270,catapult_fpga_latency
Throughput,0.655909746818838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655909746818838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661817748628383,catapult,CLB,544,catapult_fpga_latency
Throughput,0.661817748628383,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.661817748628383,catapult,FF,276,catapult_fpga_latency
Throughput,0.661817748628383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661817748628383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675090900989818,catapult,CLB,747,catapult_fpga_latency
Throughput,0.675090900989818,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.675090900989818,catapult,FF,278,catapult_fpga_latency
Throughput,0.675090900989818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675090900989818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717385845977259,catapult,CLB,114,catapult_fpga_latency
Throughput,0.717385845977259,catapult,LUT,590,catapult_fpga_latency
Throughput,0.717385845977259,catapult,FF,233,catapult_fpga_latency
Throughput,0.717385845977259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717385845977259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668861871328366,catapult,CLB,179,catapult_fpga_latency
Throughput,0.668861871328366,catapult,LUT,798,catapult_fpga_latency
Throughput,0.668861871328366,catapult,FF,235,catapult_fpga_latency
Throughput,0.668861871328366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668861871328366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672480032386638,catapult,CLB,222,catapult_fpga_latency
Throughput,0.672480032386638,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.672480032386638,catapult,FF,242,catapult_fpga_latency
Throughput,0.672480032386638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672480032386638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.710583068937216,catapult,CLB,160,catapult_fpga_latency
Throughput,0.710583068937216,catapult,LUT,776,catapult_fpga_latency
Throughput,0.710583068937216,catapult,FF,241,catapult_fpga_latency
Throughput,0.710583068937216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.710583068937216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675897625841999,catapult,CLB,212,catapult_fpga_latency
Throughput,0.675897625841999,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.675897625841999,catapult,FF,243,catapult_fpga_latency
Throughput,0.675897625841999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675897625841999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.703434236284967,catapult,CLB,207,catapult_fpga_latency
Throughput,0.703434236284967,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.703434236284967,catapult,FF,242,catapult_fpga_latency
Throughput,0.703434236284967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.703434236284967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667815308998143,catapult,CLB,288,catapult_fpga_latency
Throughput,0.667815308998143,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.667815308998143,catapult,FF,244,catapult_fpga_latency
Throughput,0.667815308998143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667815308998143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653561025280394,catapult,CLB,426,catapult_fpga_latency
Throughput,0.653561025280394,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.653561025280394,catapult,FF,251,catapult_fpga_latency
Throughput,0.653561025280394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653561025280394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699111010439126,catapult,CLB,329,catapult_fpga_latency
Throughput,0.699111010439126,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.699111010439126,catapult,FF,243,catapult_fpga_latency
Throughput,0.699111010439126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699111010439126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633480723181594,catapult,CLB,622,catapult_fpga_latency
Throughput,0.633480723181594,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.633480723181594,catapult,FF,262,catapult_fpga_latency
Throughput,0.633480723181594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633480723181594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.715784772108444,catapult,CLB,137,catapult_fpga_latency
Throughput,0.715784772108444,catapult,LUT,739,catapult_fpga_latency
Throughput,0.715784772108444,catapult,FF,241,catapult_fpga_latency
Throughput,0.715784772108444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.715784772108444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643291594430381,catapult,CLB,224,catapult_fpga_latency
Throughput,0.643291594430381,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.643291594430381,catapult,FF,243,catapult_fpga_latency
Throughput,0.643291594430381,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643291594430381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620548341336338,catapult,CLB,208,catapult_fpga_latency
Throughput,0.620548341336338,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.620548341336338,catapult,FF,242,catapult_fpga_latency
Throughput,0.620548341336338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620548341336338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63849743675204,catapult,CLB,449,catapult_fpga_latency
Throughput,0.63849743675204,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.63849743675204,catapult,FF,255,catapult_fpga_latency
Throughput,0.63849743675204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63849743675204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656660474358394,catapult,CLB,321,catapult_fpga_latency
Throughput,0.656660474358394,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.656660474358394,catapult,FF,243,catapult_fpga_latency
Throughput,0.656660474358394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656660474358394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639969691035433,catapult,CLB,494,catapult_fpga_latency
Throughput,0.639969691035433,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.639969691035433,catapult,FF,247,catapult_fpga_latency
Throughput,0.639969691035433,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639969691035433,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64532449496905,catapult,CLB,650,catapult_fpga_latency
Throughput,0.64532449496905,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.64532449496905,catapult,FF,256,catapult_fpga_latency
Throughput,0.64532449496905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64532449496905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642206725060383,catapult,CLB,319,catapult_fpga_latency
Throughput,0.642206725060383,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.642206725060383,catapult,FF,244,catapult_fpga_latency
Throughput,0.642206725060383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642206725060383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634249337368005,catapult,CLB,402,catapult_fpga_latency
Throughput,0.634249337368005,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.634249337368005,catapult,FF,253,catapult_fpga_latency
Throughput,0.634249337368005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634249337368005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673879876868669,catapult,CLB,303,catapult_fpga_latency
Throughput,0.673879876868669,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.673879876868669,catapult,FF,243,catapult_fpga_latency
Throughput,0.673879876868669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673879876868669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624620152869536,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624620152869536,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.624620152869536,catapult,FF,254,catapult_fpga_latency
Throughput,0.624620152869536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624620152869536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623154294872873,catapult,CLB,341,catapult_fpga_latency
Throughput,0.623154294872873,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.623154294872873,catapult,FF,244,catapult_fpga_latency
Throughput,0.623154294872873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623154294872873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620172345894924,catapult,CLB,464,catapult_fpga_latency
Throughput,0.620172345894924,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.620172345894924,catapult,FF,247,catapult_fpga_latency
Throughput,0.620172345894924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620172345894924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624303901150218,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624303901150218,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.624303901150218,catapult,FF,259,catapult_fpga_latency
Throughput,0.624303901150218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624303901150218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71673387241277,catapult,CLB,128,catapult_fpga_latency
Throughput,0.71673387241277,catapult,LUT,549,catapult_fpga_latency
Throughput,0.71673387241277,catapult,FF,274,catapult_fpga_latency
Throughput,0.71673387241277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71673387241277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635248544169149,catapult,CLB,201,catapult_fpga_latency
Throughput,0.635248544169149,catapult,LUT,664,catapult_fpga_latency
Throughput,0.635248544169149,catapult,FF,281,catapult_fpga_latency
Throughput,0.635248544169149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635248544169149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.740277929946019,catapult,CLB,97,catapult_fpga_latency
Throughput,0.740277929946019,catapult,LUT,480,catapult_fpga_latency
Throughput,0.740277929946019,catapult,FF,234,catapult_fpga_latency
Throughput,0.740277929946019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.740277929946019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647632320997665,catapult,CLB,154,catapult_fpga_latency
Throughput,0.647632320997665,catapult,LUT,727,catapult_fpga_latency
Throughput,0.647632320997665,catapult,FF,236,catapult_fpga_latency
Throughput,0.647632320997665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647632320997665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697432750047077,catapult,CLB,223,catapult_fpga_latency
Throughput,0.697432750047077,catapult,LUT,893,catapult_fpga_latency
Throughput,0.697432750047077,catapult,FF,245,catapult_fpga_latency
Throughput,0.697432750047077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697432750047077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730698240624776,catapult,CLB,128,catapult_fpga_latency
Throughput,0.730698240624776,catapult,LUT,616,catapult_fpga_latency
Throughput,0.730698240624776,catapult,FF,242,catapult_fpga_latency
Throughput,0.730698240624776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730698240624776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686776866882727,catapult,CLB,157,catapult_fpga_latency
Throughput,0.686776866882727,catapult,LUT,843,catapult_fpga_latency
Throughput,0.686776866882727,catapult,FF,244,catapult_fpga_latency
Throughput,0.686776866882727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686776866882727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623235853013563,catapult,CLB,258,catapult_fpga_latency
Throughput,0.623235853013563,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.623235853013563,catapult,FF,254,catapult_fpga_latency
Throughput,0.623235853013563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623235853013563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689200300215651,catapult,CLB,163,catapult_fpga_latency
Throughput,0.689200300215651,catapult,LUT,905,catapult_fpga_latency
Throughput,0.689200300215651,catapult,FF,243,catapult_fpga_latency
Throughput,0.689200300215651,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689200300215651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683413486345057,catapult,CLB,266,catapult_fpga_latency
Throughput,0.683413486345057,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.683413486345057,catapult,FF,245,catapult_fpga_latency
Throughput,0.683413486345057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683413486345057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662533341990436,catapult,CLB,393,catapult_fpga_latency
Throughput,0.662533341990436,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.662533341990436,catapult,FF,255,catapult_fpga_latency
Throughput,0.662533341990436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662533341990436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669399154013349,catapult,CLB,121,catapult_fpga_latency
Throughput,0.669399154013349,catapult,LUT,570,catapult_fpga_latency
Throughput,0.669399154013349,catapult,FF,313,catapult_fpga_latency
Throughput,0.669399154013349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669399154013349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63335233390335,catapult,CLB,134,catapult_fpga_latency
Throughput,0.63335233390335,catapult,LUT,678,catapult_fpga_latency
Throughput,0.63335233390335,catapult,FF,315,catapult_fpga_latency
Throughput,0.63335233390335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63335233390335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629259298879289,catapult,CLB,215,catapult_fpga_latency
Throughput,0.629259298879289,catapult,LUT,879,catapult_fpga_latency
Throughput,0.629259298879289,catapult,FF,322,catapult_fpga_latency
Throughput,0.629259298879289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629259298879289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689500153758534,catapult,CLB,122,catapult_fpga_latency
Throughput,0.689500153758534,catapult,LUT,629,catapult_fpga_latency
Throughput,0.689500153758534,catapult,FF,242,catapult_fpga_latency
Throughput,0.689500153758534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689500153758534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668249080489265,catapult,CLB,209,catapult_fpga_latency
Throughput,0.668249080489265,catapult,LUT,832,catapult_fpga_latency
Throughput,0.668249080489265,catapult,FF,244,catapult_fpga_latency
Throughput,0.668249080489265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668249080489265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650247484192484,catapult,CLB,169,catapult_fpga_latency
Throughput,0.650247484192484,catapult,LUT,888,catapult_fpga_latency
Throughput,0.650247484192484,catapult,FF,243,catapult_fpga_latency
Throughput,0.650247484192484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650247484192484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620956795068113,catapult,CLB,240,catapult_fpga_latency
Throughput,0.620956795068113,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.620956795068113,catapult,FF,245,catapult_fpga_latency
Throughput,0.620956795068113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620956795068113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62362879618439,catapult,CLB,357,catapult_fpga_latency
Throughput,0.62362879618439,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.62362879618439,catapult,FF,254,catapult_fpga_latency
Throughput,0.62362879618439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62362879618439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631212312679856,catapult,CLB,264,catapult_fpga_latency
Throughput,0.631212312679856,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.631212312679856,catapult,FF,244,catapult_fpga_latency
Throughput,0.631212312679856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631212312679856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611024345654028,catapult,CLB,526,catapult_fpga_latency
Throughput,0.611024345654028,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.611024345654028,catapult,FF,255,catapult_fpga_latency
Throughput,0.611024345654028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611024345654028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708949853849988,catapult,CLB,120,catapult_fpga_latency
Throughput,0.708949853849988,catapult,LUT,660,catapult_fpga_latency
Throughput,0.708949853849988,catapult,FF,242,catapult_fpga_latency
Throughput,0.708949853849988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708949853849988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603800197684185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.603800197684185,catapult,LUT,856,catapult_fpga_latency
Throughput,0.603800197684185,catapult,FF,244,catapult_fpga_latency
Throughput,0.603800197684185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603800197684185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637499370469372,catapult,CLB,227,catapult_fpga_latency
Throughput,0.637499370469372,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.637499370469372,catapult,FF,251,catapult_fpga_latency
Throughput,0.637499370469372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637499370469372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648481095154873,catapult,CLB,167,catapult_fpga_latency
Throughput,0.648481095154873,catapult,LUT,895,catapult_fpga_latency
Throughput,0.648481095154873,catapult,FF,243,catapult_fpga_latency
Throughput,0.648481095154873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648481095154873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631388866088735,catapult,CLB,280,catapult_fpga_latency
Throughput,0.631388866088735,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.631388866088735,catapult,FF,246,catapult_fpga_latency
Throughput,0.631388866088735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631388866088735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608994112244923,catapult,CLB,392,catapult_fpga_latency
Throughput,0.608994112244923,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.608994112244923,catapult,FF,254,catapult_fpga_latency
Throughput,0.608994112244923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608994112244923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659706325132304,catapult,CLB,235,catapult_fpga_latency
Throughput,0.659706325132304,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.659706325132304,catapult,FF,244,catapult_fpga_latency
Throughput,0.659706325132304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659706325132304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61288592660691,catapult,CLB,437,catapult_fpga_latency
Throughput,0.61288592660691,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.61288592660691,catapult,FF,247,catapult_fpga_latency
Throughput,0.61288592660691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61288592660691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615233930397355,catapult,CLB,536,catapult_fpga_latency
Throughput,0.615233930397355,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.615233930397355,catapult,FF,255,catapult_fpga_latency
Throughput,0.615233930397355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615233930397355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690007314077529,catapult,CLB,158,catapult_fpga_latency
Throughput,0.690007314077529,catapult,LUT,880,catapult_fpga_latency
Throughput,0.690007314077529,catapult,FF,243,catapult_fpga_latency
Throughput,0.690007314077529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690007314077529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619933592713549,catapult,CLB,233,catapult_fpga_latency
Throughput,0.619933592713549,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.619933592713549,catapult,FF,245,catapult_fpga_latency
Throughput,0.619933592713549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619933592713549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626934877766507,catapult,CLB,300,catapult_fpga_latency
Throughput,0.626934877766507,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.626934877766507,catapult,FF,252,catapult_fpga_latency
Throughput,0.626934877766507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626934877766507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,277,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610810117458786,catapult,CLB,499,catapult_fpga_latency
Throughput,0.610810117458786,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.610810117458786,catapult,FF,255,catapult_fpga_latency
Throughput,0.610810117458786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610810117458786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.764811336339552,catapult,CLB,109,catapult_fpga_latency
Throughput,0.764811336339552,catapult,LUT,537,catapult_fpga_latency
Throughput,0.764811336339552,catapult,FF,359,catapult_fpga_latency
Throughput,0.764811336339552,catapult,DSP,1,catapult_fpga_latency
Throughput,0.764811336339552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736035565238512,catapult,CLB,154,catapult_fpga_latency
Throughput,0.736035565238512,catapult,LUT,727,catapult_fpga_latency
Throughput,0.736035565238512,catapult,FF,364,catapult_fpga_latency
Throughput,0.736035565238512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736035565238512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637437602826653,catapult,CLB,244,catapult_fpga_latency
Throughput,0.637437602826653,catapult,LUT,864,catapult_fpga_latency
Throughput,0.637437602826653,catapult,FF,296,catapult_fpga_latency
Throughput,0.637437602826653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637437602826653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674859460517347,catapult,CLB,157,catapult_fpga_latency
Throughput,0.674859460517347,catapult,LUT,851,catapult_fpga_latency
Throughput,0.674859460517347,catapult,FF,487,catapult_fpga_latency
Throughput,0.674859460517347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674859460517347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656292002688172,catapult,CLB,260,catapult_fpga_latency
Throughput,0.656292002688172,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.656292002688172,catapult,FF,346,catapult_fpga_latency
Throughput,0.656292002688172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656292002688172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736977243616672,catapult,CLB,228,catapult_fpga_latency
Throughput,0.736977243616672,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.736977243616672,catapult,FF,546,catapult_fpga_latency
Throughput,0.736977243616672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736977243616672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697651217645553,catapult,CLB,317,catapult_fpga_latency
Throughput,0.697651217645553,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.697651217645553,catapult,FF,551,catapult_fpga_latency
Throughput,0.697651217645553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697651217645553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631306355929261,catapult,CLB,396,catapult_fpga_latency
Throughput,0.631306355929261,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.631306355929261,catapult,FF,260,catapult_fpga_latency
Throughput,0.631306355929261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631306355929261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.713479482470522,catapult,CLB,396,catapult_fpga_latency
Throughput,0.713479482470522,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.713479482470522,catapult,FF,860,catapult_fpga_latency
Throughput,0.713479482470522,catapult,DSP,1,catapult_fpga_latency
Throughput,0.713479482470522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642169608552672,catapult,CLB,484,catapult_fpga_latency
Throughput,0.642169608552672,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.642169608552672,catapult,FF,866,catapult_fpga_latency
Throughput,0.642169608552672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642169608552672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623041313869523,catapult,CLB,178,catapult_fpga_latency
Throughput,0.623041313869523,catapult,LUT,908,catapult_fpga_latency
Throughput,0.623041313869523,catapult,FF,488,catapult_fpga_latency
Throughput,0.623041313869523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623041313869523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627548238064189,catapult,CLB,222,catapult_fpga_latency
Throughput,0.627548238064189,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.627548238064189,catapult,FF,490,catapult_fpga_latency
Throughput,0.627548238064189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627548238064189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617450509798013,catapult,CLB,230,catapult_fpga_latency
Throughput,0.617450509798013,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.617450509798013,catapult,FF,345,catapult_fpga_latency
Throughput,0.617450509798013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617450509798013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65442756239476,catapult,CLB,318,catapult_fpga_latency
Throughput,0.65442756239476,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.65442756239476,catapult,FF,549,catapult_fpga_latency
Throughput,0.65442756239476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65442756239476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637223946621024,catapult,CLB,356,catapult_fpga_latency
Throughput,0.637223946621024,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.637223946621024,catapult,FF,256,catapult_fpga_latency
Throughput,0.637223946621024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637223946621024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628589639711276,catapult,CLB,502,catapult_fpga_latency
Throughput,0.628589639711276,catapult,LUT,2551,catapult_fpga_latency
Throughput,0.628589639711276,catapult,FF,859,catapult_fpga_latency
Throughput,0.628589639711276,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628589639711276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632841299223187,catapult,CLB,534,catapult_fpga_latency
Throughput,0.632841299223187,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.632841299223187,catapult,FF,266,catapult_fpga_latency
Throughput,0.632841299223187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632841299223187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628356602425582,catapult,CLB,718,catapult_fpga_latency
Throughput,0.628356602425582,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.628356602425582,catapult,FF,1480,catapult_fpga_latency
Throughput,0.628356602425582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628356602425582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644242724889029,catapult,CLB,911,catapult_fpga_latency
Throughput,0.644242724889029,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.644242724889029,catapult,FF,1494,catapult_fpga_latency
Throughput,0.644242724889029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644242724889029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615061376974808,catapult,CLB,893,catapult_fpga_latency
Throughput,0.615061376974808,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.615061376974808,catapult,FF,282,catapult_fpga_latency
Throughput,0.615061376974808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615061376974808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682264134466074,catapult,CLB,235,catapult_fpga_latency
Throughput,0.682264134466074,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.682264134466074,catapult,FF,546,catapult_fpga_latency
Throughput,0.682264134466074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682264134466074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621424865073126,catapult,CLB,324,catapult_fpga_latency
Throughput,0.621424865073126,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.621424865073126,catapult,FF,551,catapult_fpga_latency
Throughput,0.621424865073126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621424865073126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660580954526268,catapult,CLB,365,catapult_fpga_latency
Throughput,0.660580954526268,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.660580954526268,catapult,FF,254,catapult_fpga_latency
Throughput,0.660580954526268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660580954526268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654928599684062,catapult,CLB,411,catapult_fpga_latency
Throughput,0.654928599684062,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.654928599684062,catapult,FF,862,catapult_fpga_latency
Throughput,0.654928599684062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654928599684062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645676581891484,catapult,CLB,494,catapult_fpga_latency
Throughput,0.645676581891484,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.645676581891484,catapult,FF,869,catapult_fpga_latency
Throughput,0.645676581891484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645676581891484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609772829132507,catapult,CLB,563,catapult_fpga_latency
Throughput,0.609772829132507,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.609772829132507,catapult,FF,266,catapult_fpga_latency
Throughput,0.609772829132507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609772829132507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622124230743389,catapult,CLB,914,catapult_fpga_latency
Throughput,0.622124230743389,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.622124230743389,catapult,FF,1495,catapult_fpga_latency
Throughput,0.622124230743389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622124230743389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61509466922054,catapult,CLB,839,catapult_fpga_latency
Throughput,0.61509466922054,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.61509466922054,catapult,FF,278,catapult_fpga_latency
Throughput,0.61509466922054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61509466922054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634264221789513,catapult,CLB,537,catapult_fpga_latency
Throughput,0.634264221789513,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.634264221789513,catapult,FF,862,catapult_fpga_latency
Throughput,0.634264221789513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634264221789513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60791973514153,catapult,CLB,539,catapult_fpga_latency
Throughput,0.60791973514153,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.60791973514153,catapult,FF,264,catapult_fpga_latency
Throughput,0.60791973514153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60791973514153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652929039671968,catapult,CLB,735,catapult_fpga_latency
Throughput,0.652929039671968,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.652929039671968,catapult,FF,1484,catapult_fpga_latency
Throughput,0.652929039671968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652929039671968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658313112148905,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.658313112148905,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.658313112148905,catapult,FF,1498,catapult_fpga_latency
Throughput,0.658313112148905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658313112148905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640427908311217,catapult,CLB,772,catapult_fpga_latency
Throughput,0.640427908311217,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.640427908311217,catapult,FF,280,catapult_fpga_latency
Throughput,0.640427908311217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640427908311217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661860237621062,catapult,CLB,128,catapult_fpga_latency
Throughput,0.661860237621062,catapult,LUT,720,catapult_fpga_latency
Throughput,0.661860237621062,catapult,FF,238,catapult_fpga_latency
Throughput,0.661860237621062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661860237621062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617050081018675,catapult,CLB,192,catapult_fpga_latency
Throughput,0.617050081018675,catapult,LUT,920,catapult_fpga_latency
Throughput,0.617050081018675,catapult,FF,242,catapult_fpga_latency
Throughput,0.617050081018675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617050081018675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706889129388279,catapult,CLB,183,catapult_fpga_latency
Throughput,0.706889129388279,catapult,LUT,964,catapult_fpga_latency
Throughput,0.706889129388279,catapult,FF,246,catapult_fpga_latency
Throughput,0.706889129388279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706889129388279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655946747619241,catapult,CLB,243,catapult_fpga_latency
Throughput,0.655946747619241,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.655946747619241,catapult,FF,248,catapult_fpga_latency
Throughput,0.655946747619241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655946747619241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654168986240864,catapult,CLB,343,catapult_fpga_latency
Throughput,0.654168986240864,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.654168986240864,catapult,FF,260,catapult_fpga_latency
Throughput,0.654168986240864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654168986240864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650286386124449,catapult,CLB,262,catapult_fpga_latency
Throughput,0.650286386124449,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.650286386124449,catapult,FF,247,catapult_fpga_latency
Throughput,0.650286386124449,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650286386124449,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664608153678673,catapult,CLB,331,catapult_fpga_latency
Throughput,0.664608153678673,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.664608153678673,catapult,FF,248,catapult_fpga_latency
Throughput,0.664608153678673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664608153678673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664023410809372,catapult,CLB,502,catapult_fpga_latency
Throughput,0.664023410809372,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.664023410809372,catapult,FF,253,catapult_fpga_latency
Throughput,0.664023410809372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664023410809372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618655685940678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.618655685940678,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.618655685940678,catapult,FF,256,catapult_fpga_latency
Throughput,0.618655685940678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618655685940678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643523419426042,catapult,CLB,710,catapult_fpga_latency
Throughput,0.643523419426042,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.643523419426042,catapult,FF,268,catapult_fpga_latency
Throughput,0.643523419426042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643523419426042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651709074462324,catapult,CLB,181,catapult_fpga_latency
Throughput,0.651709074462324,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.651709074462324,catapult,FF,246,catapult_fpga_latency
Throughput,0.651709074462324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651709074462324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65319047622158,catapult,CLB,238,catapult_fpga_latency
Throughput,0.65319047622158,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.65319047622158,catapult,FF,247,catapult_fpga_latency
Throughput,0.65319047622158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65319047622158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637052231912494,catapult,CLB,351,catapult_fpga_latency
Throughput,0.637052231912494,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.637052231912494,catapult,FF,250,catapult_fpga_latency
Throughput,0.637052231912494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637052231912494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648963799501336,catapult,CLB,270,catapult_fpga_latency
Throughput,0.648963799501336,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.648963799501336,catapult,FF,249,catapult_fpga_latency
Throughput,0.648963799501336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648963799501336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639000092655013,catapult,CLB,351,catapult_fpga_latency
Throughput,0.639000092655013,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.639000092655013,catapult,FF,253,catapult_fpga_latency
Throughput,0.639000092655013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639000092655013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630191597151282,catapult,CLB,515,catapult_fpga_latency
Throughput,0.630191597151282,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.630191597151282,catapult,FF,256,catapult_fpga_latency
Throughput,0.630191597151282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630191597151282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647149081792525,catapult,CLB,377,catapult_fpga_latency
Throughput,0.647149081792525,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.647149081792525,catapult,FF,258,catapult_fpga_latency
Throughput,0.647149081792525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647149081792525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63946918941525,catapult,CLB,524,catapult_fpga_latency
Throughput,0.63946918941525,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.63946918941525,catapult,FF,262,catapult_fpga_latency
Throughput,0.63946918941525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63946918941525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629596447565004,catapult,CLB,735,catapult_fpga_latency
Throughput,0.629596447565004,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.629596447565004,catapult,FF,278,catapult_fpga_latency
Throughput,0.629596447565004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629596447565004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620755969034209,catapult,CLB,594,catapult_fpga_latency
Throughput,0.620755969034209,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.620755969034209,catapult,FF,276,catapult_fpga_latency
Throughput,0.620755969034209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620755969034209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67716314688549,catapult,CLB,279,catapult_fpga_latency
Throughput,0.67716314688549,catapult,LUT,1498,catapult_fpga_latency
Throughput,0.67716314688549,catapult,FF,251,catapult_fpga_latency
Throughput,0.67716314688549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67716314688549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612851746259766,catapult,CLB,343,catapult_fpga_latency
Throughput,0.612851746259766,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.612851746259766,catapult,FF,255,catapult_fpga_latency
Throughput,0.612851746259766,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612851746259766,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616857481247533,catapult,CLB,422,catapult_fpga_latency
Throughput,0.616857481247533,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.616857481247533,catapult,FF,265,catapult_fpga_latency
Throughput,0.616857481247533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616857481247533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622777850781181,catapult,CLB,587,catapult_fpga_latency
Throughput,0.622777850781181,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.622777850781181,catapult,FF,263,catapult_fpga_latency
Throughput,0.622777850781181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622777850781181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637987023343945,catapult,CLB,758,catapult_fpga_latency
Throughput,0.637987023343945,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.637987023343945,catapult,FF,272,catapult_fpga_latency
Throughput,0.637987023343945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637987023343945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629071666360519,catapult,CLB,584,catapult_fpga_latency
Throughput,0.629071666360519,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.629071666360519,catapult,FF,277,catapult_fpga_latency
Throughput,0.629071666360519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629071666360519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648975592027984,catapult,CLB,412,catapult_fpga_latency
Throughput,0.648975592027984,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.648975592027984,catapult,FF,260,catapult_fpga_latency
Throughput,0.648975592027984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648975592027984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634240085241868,catapult,CLB,562,catapult_fpga_latency
Throughput,0.634240085241868,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.634240085241868,catapult,FF,268,catapult_fpga_latency
Throughput,0.634240085241868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634240085241868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625754425178856,catapult,CLB,773,catapult_fpga_latency
Throughput,0.625754425178856,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.625754425178856,catapult,FF,280,catapult_fpga_latency
Throughput,0.625754425178856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625754425178856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645148387354834,catapult,CLB,699,catapult_fpga_latency
Throughput,0.645148387354834,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.645148387354834,catapult,FF,294,catapult_fpga_latency
Throughput,0.645148387354834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645148387354834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641056872001456,catapult,CLB,124,catapult_fpga_latency
Throughput,0.641056872001456,catapult,LUT,678,catapult_fpga_latency
Throughput,0.641056872001456,catapult,FF,344,catapult_fpga_latency
Throughput,0.641056872001456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641056872001456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63168360736821,catapult,CLB,208,catapult_fpga_latency
Throughput,0.63168360736821,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.63168360736821,catapult,FF,349,catapult_fpga_latency
Throughput,0.63168360736821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63168360736821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654558640926803,catapult,CLB,304,catapult_fpga_latency
Throughput,0.654558640926803,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.654558640926803,catapult,FF,353,catapult_fpga_latency
Throughput,0.654558640926803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654558640926803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.738758132803594,catapult,CLB,149,catapult_fpga_latency
Throughput,0.738758132803594,catapult,LUT,823,catapult_fpga_latency
Throughput,0.738758132803594,catapult,FF,240,catapult_fpga_latency
Throughput,0.738758132803594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.738758132803594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677475563456426,catapult,CLB,232,catapult_fpga_latency
Throughput,0.677475563456426,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.677475563456426,catapult,FF,242,catapult_fpga_latency
Throughput,0.677475563456426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677475563456426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656735943552232,catapult,CLB,343,catapult_fpga_latency
Throughput,0.656735943552232,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.656735943552232,catapult,FF,255,catapult_fpga_latency
Throughput,0.656735943552232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656735943552232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728932573008064,catapult,CLB,205,catapult_fpga_latency
Throughput,0.728932573008064,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.728932573008064,catapult,FF,241,catapult_fpga_latency
Throughput,0.728932573008064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728932573008064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624810213897529,catapult,CLB,552,catapult_fpga_latency
Throughput,0.624810213897529,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.624810213897529,catapult,FF,254,catapult_fpga_latency
Throughput,0.624810213897529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624810213897529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686354046125737,catapult,CLB,338,catapult_fpga_latency
Throughput,0.686354046125737,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.686354046125737,catapult,FF,245,catapult_fpga_latency
Throughput,0.686354046125737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686354046125737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645835042105216,catapult,CLB,515,catapult_fpga_latency
Throughput,0.645835042105216,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.645835042105216,catapult,FF,245,catapult_fpga_latency
Throughput,0.645835042105216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645835042105216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669891973220398,catapult,CLB,191,catapult_fpga_latency
Throughput,0.669891973220398,catapult,LUT,984,catapult_fpga_latency
Throughput,0.669891973220398,catapult,FF,468,catapult_fpga_latency
Throughput,0.669891973220398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669891973220398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674491214414687,catapult,CLB,237,catapult_fpga_latency
Throughput,0.674491214414687,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.674491214414687,catapult,FF,470,catapult_fpga_latency
Throughput,0.674491214414687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674491214414687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657739821805127,catapult,CLB,402,catapult_fpga_latency
Throughput,0.657739821805127,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.657739821805127,catapult,FF,483,catapult_fpga_latency
Throughput,0.657739821805127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657739821805127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657019863024499,catapult,CLB,222,catapult_fpga_latency
Throughput,0.657019863024499,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.657019863024499,catapult,FF,241,catapult_fpga_latency
Throughput,0.657019863024499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657019863024499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633189113959477,catapult,CLB,353,catapult_fpga_latency
Throughput,0.633189113959477,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.633189113959477,catapult,FF,245,catapult_fpga_latency
Throughput,0.633189113959477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633189113959477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62998078558604,catapult,CLB,586,catapult_fpga_latency
Throughput,0.62998078558604,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.62998078558604,catapult,FF,254,catapult_fpga_latency
Throughput,0.62998078558604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62998078558604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655883074412558,catapult,CLB,348,catapult_fpga_latency
Throughput,0.655883074412558,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.655883074412558,catapult,FF,242,catapult_fpga_latency
Throughput,0.655883074412558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655883074412558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646419932487902,catapult,CLB,535,catapult_fpga_latency
Throughput,0.646419932487902,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.646419932487902,catapult,FF,246,catapult_fpga_latency
Throughput,0.646419932487902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646419932487902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690001124701833,catapult,CLB,225,catapult_fpga_latency
Throughput,0.690001124701833,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.690001124701833,catapult,FF,241,catapult_fpga_latency
Throughput,0.690001124701833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690001124701833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646089157719409,catapult,CLB,366,catapult_fpga_latency
Throughput,0.646089157719409,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.646089157719409,catapult,FF,243,catapult_fpga_latency
Throughput,0.646089157719409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646089157719409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566052885373,catapult,CLB,550,catapult_fpga_latency
Throughput,0.648566052885373,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.648566052885373,catapult,FF,250,catapult_fpga_latency
Throughput,0.648566052885373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566052885373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633914019705851,catapult,CLB,380,catapult_fpga_latency
Throughput,0.633914019705851,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.633914019705851,catapult,FF,242,catapult_fpga_latency
Throughput,0.633914019705851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633914019705851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676514004516407,catapult,CLB,384,catapult_fpga_latency
Throughput,0.676514004516407,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.676514004516407,catapult,FF,242,catapult_fpga_latency
Throughput,0.676514004516407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676514004516407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636236736054645,catapult,CLB,594,catapult_fpga_latency
Throughput,0.636236736054645,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.636236736054645,catapult,FF,247,catapult_fpga_latency
Throughput,0.636236736054645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636236736054645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677492086892425,catapult,CLB,93,catapult_fpga_latency
Throughput,0.677492086892425,catapult,LUT,482,catapult_fpga_latency
Throughput,0.677492086892425,catapult,FF,303,catapult_fpga_latency
Throughput,0.677492086892425,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677492086892425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632205962587316,catapult,CLB,152,catapult_fpga_latency
Throughput,0.632205962587316,catapult,LUT,793,catapult_fpga_latency
Throughput,0.632205962587316,catapult,FF,317,catapult_fpga_latency
Throughput,0.632205962587316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632205962587316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.692634935674994,catapult,CLB,114,catapult_fpga_latency
Throughput,0.692634935674994,catapult,LUT,588,catapult_fpga_latency
Throughput,0.692634935674994,catapult,FF,243,catapult_fpga_latency
Throughput,0.692634935674994,catapult,DSP,1,catapult_fpga_latency
Throughput,0.692634935674994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673018163414194,catapult,CLB,170,catapult_fpga_latency
Throughput,0.673018163414194,catapult,LUT,757,catapult_fpga_latency
Throughput,0.673018163414194,catapult,FF,244,catapult_fpga_latency
Throughput,0.673018163414194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673018163414194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667347806327658,catapult,CLB,231,catapult_fpga_latency
Throughput,0.667347806327658,catapult,LUT,964,catapult_fpga_latency
Throughput,0.667347806327658,catapult,FF,254,catapult_fpga_latency
Throughput,0.667347806327658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667347806327658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.710258043849911,catapult,CLB,158,catapult_fpga_latency
Throughput,0.710258043849911,catapult,LUT,764,catapult_fpga_latency
Throughput,0.710258043849911,catapult,FF,243,catapult_fpga_latency
Throughput,0.710258043849911,catapult,DSP,1,catapult_fpga_latency
Throughput,0.710258043849911,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672017719763235,catapult,CLB,360,catapult_fpga_latency
Throughput,0.672017719763235,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.672017719763235,catapult,FF,254,catapult_fpga_latency
Throughput,0.672017719763235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672017719763235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659225331128884,catapult,CLB,223,catapult_fpga_latency
Throughput,0.659225331128884,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.659225331128884,catapult,FF,244,catapult_fpga_latency
Throughput,0.659225331128884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659225331128884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643866081006079,catapult,CLB,318,catapult_fpga_latency
Throughput,0.643866081006079,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.643866081006079,catapult,FF,247,catapult_fpga_latency
Throughput,0.643866081006079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643866081006079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648080159738798,catapult,CLB,508,catapult_fpga_latency
Throughput,0.648080159738798,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.648080159738798,catapult,FF,258,catapult_fpga_latency
Throughput,0.648080159738798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648080159738798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.70482693679394,catapult,CLB,104,catapult_fpga_latency
Throughput,0.70482693679394,catapult,LUT,521,catapult_fpga_latency
Throughput,0.70482693679394,catapult,FF,242,catapult_fpga_latency
Throughput,0.70482693679394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.70482693679394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607194772295888,catapult,CLB,166,catapult_fpga_latency
Throughput,0.607194772295888,catapult,LUT,710,catapult_fpga_latency
Throughput,0.607194772295888,catapult,FF,244,catapult_fpga_latency
Throughput,0.607194772295888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607194772295888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641561920990366,catapult,CLB,242,catapult_fpga_latency
Throughput,0.641561920990366,catapult,LUT,928,catapult_fpga_latency
Throughput,0.641561920990366,catapult,FF,251,catapult_fpga_latency
Throughput,0.641561920990366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641561920990366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67362884532606,catapult,CLB,141,catapult_fpga_latency
Throughput,0.67362884532606,catapult,LUT,750,catapult_fpga_latency
Throughput,0.67362884532606,catapult,FF,243,catapult_fpga_latency
Throughput,0.67362884532606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67362884532606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608494954664083,catapult,CLB,233,catapult_fpga_latency
Throughput,0.608494954664083,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.608494954664083,catapult,FF,246,catapult_fpga_latency
Throughput,0.608494954664083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608494954664083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618891157468809,catapult,CLB,324,catapult_fpga_latency
Throughput,0.618891157468809,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.618891157468809,catapult,FF,256,catapult_fpga_latency
Throughput,0.618891157468809,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618891157468809,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627647889533971,catapult,CLB,235,catapult_fpga_latency
Throughput,0.627647889533971,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.627647889533971,catapult,FF,244,catapult_fpga_latency
Throughput,0.627647889533971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627647889533971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63871357975329,catapult,CLB,310,catapult_fpga_latency
Throughput,0.63871357975329,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.63871357975329,catapult,FF,250,catapult_fpga_latency
Throughput,0.63871357975329,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63871357975329,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614851869887507,catapult,CLB,481,catapult_fpga_latency
Throughput,0.614851869887507,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.614851869887507,catapult,FF,255,catapult_fpga_latency
Throughput,0.614851869887507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614851869887507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637567653897674,catapult,CLB,149,catapult_fpga_latency
Throughput,0.637567653897674,catapult,LUT,838,catapult_fpga_latency
Throughput,0.637567653897674,catapult,FF,243,catapult_fpga_latency
Throughput,0.637567653897674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637567653897674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662751572212417,catapult,CLB,231,catapult_fpga_latency
Throughput,0.662751572212417,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.662751572212417,catapult,FF,245,catapult_fpga_latency
Throughput,0.662751572212417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662751572212417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64892168683299,catapult,CLB,313,catapult_fpga_latency
Throughput,0.64892168683299,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.64892168683299,catapult,FF,252,catapult_fpga_latency
Throughput,0.64892168683299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64892168683299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,222,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615875800022664,catapult,CLB,368,catapult_fpga_latency
Throughput,0.615875800022664,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.615875800022664,catapult,FF,246,catapult_fpga_latency
Throughput,0.615875800022664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615875800022664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63018325729122,catapult,CLB,470,catapult_fpga_latency
Throughput,0.63018325729122,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.63018325729122,catapult,FF,256,catapult_fpga_latency
Throughput,0.63018325729122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63018325729122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646802081150376,catapult,CLB,225,catapult_fpga_latency
Throughput,0.646802081150376,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.646802081150376,catapult,FF,244,catapult_fpga_latency
Throughput,0.646802081150376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646802081150376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64163148922027,catapult,CLB,397,catapult_fpga_latency
Throughput,0.64163148922027,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.64163148922027,catapult,FF,250,catapult_fpga_latency
Throughput,0.64163148922027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64163148922027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63497788372031,catapult,CLB,535,catapult_fpga_latency
Throughput,0.63497788372031,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.63497788372031,catapult,FF,255,catapult_fpga_latency
Throughput,0.63497788372031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63497788372031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659270530343585,catapult,CLB,155,catapult_fpga_latency
Throughput,0.659270530343585,catapult,LUT,846,catapult_fpga_latency
Throughput,0.659270530343585,catapult,FF,470,catapult_fpga_latency
Throughput,0.659270530343585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659270530343585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604054048340029,catapult,CLB,218,catapult_fpga_latency
Throughput,0.604054048340029,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.604054048340029,catapult,FF,472,catapult_fpga_latency
Throughput,0.604054048340029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604054048340029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657677097644661,catapult,CLB,221,catapult_fpga_latency
Throughput,0.657677097644661,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.657677097644661,catapult,FF,331,catapult_fpga_latency
Throughput,0.657677097644661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657677097644661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695718478908946,catapult,CLB,222,catapult_fpga_latency
Throughput,0.695718478908946,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.695718478908946,catapult,FF,545,catapult_fpga_latency
Throughput,0.695718478908946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695718478908946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699211708719589,catapult,CLB,299,catapult_fpga_latency
Throughput,0.699211708719589,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.699211708719589,catapult,FF,550,catapult_fpga_latency
Throughput,0.699211708719589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699211708719589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664514525623016,catapult,CLB,395,catapult_fpga_latency
Throughput,0.664514525623016,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.664514525623016,catapult,FF,853,catapult_fpga_latency
Throughput,0.664514525623016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664514525623016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608036170855732,catapult,CLB,441,catapult_fpga_latency
Throughput,0.608036170855732,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.608036170855732,catapult,FF,857,catapult_fpga_latency
Throughput,0.608036170855732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608036170855732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625568094025387,catapult,CLB,487,catapult_fpga_latency
Throughput,0.625568094025387,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.625568094025387,catapult,FF,262,catapult_fpga_latency
Throughput,0.625568094025387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625568094025387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673895317101441,catapult,CLB,584,catapult_fpga_latency
Throughput,0.673895317101441,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.673895317101441,catapult,FF,1476,catapult_fpga_latency
Throughput,0.673895317101441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673895317101441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627500196093811,catapult,CLB,834,catapult_fpga_latency
Throughput,0.627500196093811,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.627500196093811,catapult,FF,1476,catapult_fpga_latency
Throughput,0.627500196093811,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627500196093811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618938656370828,catapult,CLB,838,catapult_fpga_latency
Throughput,0.618938656370828,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.618938656370828,catapult,FF,268,catapult_fpga_latency
Throughput,0.618938656370828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618938656370828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,221,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,545,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618790820856963,catapult,CLB,318,catapult_fpga_latency
Throughput,0.618790820856963,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.618790820856963,catapult,FF,548,catapult_fpga_latency
Throughput,0.618790820856963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618790820856963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682263668982042,catapult,CLB,332,catapult_fpga_latency
Throughput,0.682263668982042,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.682263668982042,catapult,FF,253,catapult_fpga_latency
Throughput,0.682263668982042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682263668982042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653569995385796,catapult,CLB,348,catapult_fpga_latency
Throughput,0.653569995385796,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.653569995385796,catapult,FF,853,catapult_fpga_latency
Throughput,0.653569995385796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653569995385796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640633047952665,catapult,CLB,442,catapult_fpga_latency
Throughput,0.640633047952665,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.640633047952665,catapult,FF,855,catapult_fpga_latency
Throughput,0.640633047952665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640633047952665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618592541134858,catapult,CLB,532,catapult_fpga_latency
Throughput,0.618592541134858,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.618592541134858,catapult,FF,268,catapult_fpga_latency
Throughput,0.618592541134858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618592541134858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607913083019042,catapult,CLB,685,catapult_fpga_latency
Throughput,0.607913083019042,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.607913083019042,catapult,FF,1475,catapult_fpga_latency
Throughput,0.607913083019042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607913083019042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641588264580735,catapult,CLB,780,catapult_fpga_latency
Throughput,0.641588264580735,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.641588264580735,catapult,FF,1477,catapult_fpga_latency
Throughput,0.641588264580735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641588264580735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615157480314961,catapult,CLB,751,catapult_fpga_latency
Throughput,0.615157480314961,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.615157480314961,catapult,FF,281,catapult_fpga_latency
Throughput,0.615157480314961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615157480314961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665871615957214,catapult,CLB,377,catapult_fpga_latency
Throughput,0.665871615957214,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.665871615957214,catapult,FF,855,catapult_fpga_latency
Throughput,0.665871615957214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665871615957214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657533525990656,catapult,CLB,492,catapult_fpga_latency
Throughput,0.657533525990656,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.657533525990656,catapult,FF,863,catapult_fpga_latency
Throughput,0.657533525990656,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657533525990656,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,526,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,260,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624073251221935,catapult,CLB,653,catapult_fpga_latency
Throughput,0.624073251221935,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.624073251221935,catapult,FF,1472,catapult_fpga_latency
Throughput,0.624073251221935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624073251221935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620515996281868,catapult,CLB,852,catapult_fpga_latency
Throughput,0.620515996281868,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.620515996281868,catapult,FF,1485,catapult_fpga_latency
Throughput,0.620515996281868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620515996281868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619617076646632,catapult,CLB,757,catapult_fpga_latency
Throughput,0.619617076646632,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.619617076646632,catapult,FF,277,catapult_fpga_latency
Throughput,0.619617076646632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619617076646632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634600312857954,catapult,CLB,898,catapult_fpga_latency
Throughput,0.634600312857954,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.634600312857954,catapult,FF,1482,catapult_fpga_latency
Throughput,0.634600312857954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634600312857954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643745051209919,catapult,CLB,846,catapult_fpga_latency
Throughput,0.643745051209919,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.643745051209919,catapult,FF,276,catapult_fpga_latency
Throughput,0.643745051209919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643745051209919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644331142392672,catapult,CLB,168,catapult_fpga_latency
Throughput,0.644331142392672,catapult,LUT,940,catapult_fpga_latency
Throughput,0.644331142392672,catapult,FF,353,catapult_fpga_latency
Throughput,0.644331142392672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644331142392672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617998463655819,catapult,CLB,227,catapult_fpga_latency
Throughput,0.617998463655819,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.617998463655819,catapult,FF,355,catapult_fpga_latency
Throughput,0.617998463655819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617998463655819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635776410152078,catapult,CLB,305,catapult_fpga_latency
Throughput,0.635776410152078,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.635776410152078,catapult,FF,361,catapult_fpga_latency
Throughput,0.635776410152078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635776410152078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632768018385708,catapult,CLB,260,catapult_fpga_latency
Throughput,0.632768018385708,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,FF,247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632768018385708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666082734136407,catapult,CLB,404,catapult_fpga_latency
Throughput,0.666082734136407,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.666082734136407,catapult,FF,255,catapult_fpga_latency
Throughput,0.666082734136407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666082734136407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673809042517351,catapult,CLB,260,catapult_fpga_latency
Throughput,0.673809042517351,catapult,LUT,1456,catapult_fpga_latency
Throughput,0.673809042517351,catapult,FF,246,catapult_fpga_latency
Throughput,0.673809042517351,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673809042517351,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616602642758927,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616602642758927,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.616602642758927,catapult,FF,251,catapult_fpga_latency
Throughput,0.616602642758927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616602642758927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657369273902769,catapult,CLB,580,catapult_fpga_latency
Throughput,0.657369273902769,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.657369273902769,catapult,FF,259,catapult_fpga_latency
Throughput,0.657369273902769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657369273902769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659340949160857,catapult,CLB,397,catapult_fpga_latency
Throughput,0.659340949160857,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.659340949160857,catapult,FF,254,catapult_fpga_latency
Throughput,0.659340949160857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659340949160857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646487214745598,catapult,CLB,544,catapult_fpga_latency
Throughput,0.646487214745598,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.646487214745598,catapult,FF,255,catapult_fpga_latency
Throughput,0.646487214745598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646487214745598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693030469777634,catapult,CLB,205,catapult_fpga_latency
Throughput,0.693030469777634,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.693030469777634,catapult,FF,245,catapult_fpga_latency
Throughput,0.693030469777634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693030469777634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651427603593275,catapult,CLB,302,catapult_fpga_latency
Throughput,0.651427603593275,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.651427603593275,catapult,FF,247,catapult_fpga_latency
Throughput,0.651427603593275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651427603593275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633373995943873,catapult,CLB,410,catapult_fpga_latency
Throughput,0.633373995943873,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.633373995943873,catapult,FF,255,catapult_fpga_latency
Throughput,0.633373995943873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633373995943873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642264470379084,catapult,CLB,371,catapult_fpga_latency
Throughput,0.642264470379084,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.642264470379084,catapult,FF,255,catapult_fpga_latency
Throughput,0.642264470379084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642264470379084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630520999501888,catapult,CLB,573,catapult_fpga_latency
Throughput,0.630520999501888,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.630520999501888,catapult,FF,260,catapult_fpga_latency
Throughput,0.630520999501888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630520999501888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62341807663055,catapult,CLB,455,catapult_fpga_latency
Throughput,0.62341807663055,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.62341807663055,catapult,FF,263,catapult_fpga_latency
Throughput,0.62341807663055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62341807663055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666516922531405,catapult,CLB,626,catapult_fpga_latency
Throughput,0.666516922531405,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.666516922531405,catapult,FF,269,catapult_fpga_latency
Throughput,0.666516922531405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666516922531405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62895059593069,catapult,CLB,330,catapult_fpga_latency
Throughput,0.62895059593069,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.62895059593069,catapult,FF,254,catapult_fpga_latency
Throughput,0.62895059593069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62895059593069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637928009824091,catapult,CLB,429,catapult_fpga_latency
Throughput,0.637928009824091,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.637928009824091,catapult,FF,259,catapult_fpga_latency
Throughput,0.637928009824091,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637928009824091,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611733039701474,catapult,CLB,632,catapult_fpga_latency
Throughput,0.611733039701474,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.611733039701474,catapult,FF,264,catapult_fpga_latency
Throughput,0.611733039701474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611733039701474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623035103043776,catapult,CLB,509,catapult_fpga_latency
Throughput,0.623035103043776,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.623035103043776,catapult,FF,262,catapult_fpga_latency
Throughput,0.623035103043776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623035103043776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630126075625211,catapult,CLB,655,catapult_fpga_latency
Throughput,0.630126075625211,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.630126075625211,catapult,FF,270,catapult_fpga_latency
Throughput,0.630126075625211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630126075625211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65574673487307,catapult,CLB,494,catapult_fpga_latency
Throughput,0.65574673487307,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.65574673487307,catapult,FF,268,catapult_fpga_latency
Throughput,0.65574673487307,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65574673487307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.670988278505763,catapult,CLB,659,catapult_fpga_latency
Throughput,0.670988278505763,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.670988278505763,catapult,FF,273,catapult_fpga_latency
Throughput,0.670988278505763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.670988278505763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684495492597181,catapult,CLB,159,catapult_fpga_latency
Throughput,0.684495492597181,catapult,LUT,814,catapult_fpga_latency
Throughput,0.684495492597181,catapult,FF,240,catapult_fpga_latency
Throughput,0.684495492597181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684495492597181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662676470744159,catapult,CLB,207,catapult_fpga_latency
Throughput,0.662676470744159,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.662676470744159,catapult,FF,242,catapult_fpga_latency
Throughput,0.662676470744159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662676470744159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660592300268267,catapult,CLB,307,catapult_fpga_latency
Throughput,0.660592300268267,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.660592300268267,catapult,FF,249,catapult_fpga_latency
Throughput,0.660592300268267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660592300268267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656948212772387,catapult,CLB,304,catapult_fpga_latency
Throughput,0.656948212772387,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.656948212772387,catapult,FF,245,catapult_fpga_latency
Throughput,0.656948212772387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656948212772387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674169726273608,catapult,CLB,279,catapult_fpga_latency
Throughput,0.674169726273608,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.674169726273608,catapult,FF,242,catapult_fpga_latency
Throughput,0.674169726273608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674169726273608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661525729712494,catapult,CLB,222,catapult_fpga_latency
Throughput,0.661525729712494,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.661525729712494,catapult,FF,241,catapult_fpga_latency
Throughput,0.661525729712494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661525729712494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644039829999247,catapult,CLB,353,catapult_fpga_latency
Throughput,0.644039829999247,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.644039829999247,catapult,FF,245,catapult_fpga_latency
Throughput,0.644039829999247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644039829999247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643767430003167,catapult,CLB,480,catapult_fpga_latency
Throughput,0.643767430003167,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.643767430003167,catapult,FF,252,catapult_fpga_latency
Throughput,0.643767430003167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643767430003167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668262030888408,catapult,CLB,338,catapult_fpga_latency
Throughput,0.668262030888408,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.668262030888408,catapult,FF,244,catapult_fpga_latency
Throughput,0.668262030888408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668262030888408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629204660141395,catapult,CLB,368,catapult_fpga_latency
Throughput,0.629204660141395,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.629204660141395,catapult,FF,242,catapult_fpga_latency
Throughput,0.629204660141395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629204660141395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662605337683558,catapult,CLB,550,catapult_fpga_latency
Throughput,0.662605337683558,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.662605337683558,catapult,FF,247,catapult_fpga_latency
Throughput,0.662605337683558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662605337683558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.76421458228413,catapult,CLB,87,catapult_fpga_latency
Throughput,0.76421458228413,catapult,LUT,415,catapult_fpga_latency
Throughput,0.76421458228413,catapult,FF,248,catapult_fpga_latency
Throughput,0.76421458228413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.76421458228413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.782184343641741,catapult,CLB,115,catapult_fpga_latency
Throughput,0.782184343641741,catapult,LUT,515,catapult_fpga_latency
Throughput,0.782184343641741,catapult,FF,251,catapult_fpga_latency
Throughput,0.782184343641741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.782184343641741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.714940395419234,catapult,CLB,159,catapult_fpga_latency
Throughput,0.714940395419234,catapult,LUT,652,catapult_fpga_latency
Throughput,0.714940395419234,catapult,FF,260,catapult_fpga_latency
Throughput,0.714940395419234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.714940395419234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.835183264263677,catapult,CLB,93,catapult_fpga_latency
Throughput,0.835183264263677,catapult,LUT,429,catapult_fpga_latency
Throughput,0.835183264263677,catapult,FF,265,catapult_fpga_latency
Throughput,0.835183264263677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.835183264263677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.737336431129459,catapult,CLB,133,catapult_fpga_latency
Throughput,0.737336431129459,catapult,LUT,543,catapult_fpga_latency
Throughput,0.737336431129459,catapult,FF,267,catapult_fpga_latency
Throughput,0.737336431129459,catapult,DSP,1,catapult_fpga_latency
Throughput,0.737336431129459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768229706828179,catapult,CLB,197,catapult_fpga_latency
Throughput,0.768229706828179,catapult,LUT,683,catapult_fpga_latency
Throughput,0.768229706828179,catapult,FF,276,catapult_fpga_latency
Throughput,0.768229706828179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768229706828179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.777175898221044,catapult,CLB,126,catapult_fpga_latency
Throughput,0.777175898221044,catapult,LUT,616,catapult_fpga_latency
Throughput,0.777175898221044,catapult,FF,234,catapult_fpga_latency
Throughput,0.777175898221044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.777175898221044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.716445798367793,catapult,CLB,245,catapult_fpga_latency
Throughput,0.716445798367793,catapult,LUT,903,catapult_fpga_latency
Throughput,0.716445798367793,catapult,FF,241,catapult_fpga_latency
Throughput,0.716445798367793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.716445798367793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74280739598468,catapult,CLB,150,catapult_fpga_latency
Throughput,0.74280739598468,catapult,LUT,743,catapult_fpga_latency
Throughput,0.74280739598468,catapult,FF,240,catapult_fpga_latency
Throughput,0.74280739598468,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74280739598468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67346733986462,catapult,CLB,208,catapult_fpga_latency
Throughput,0.67346733986462,catapult,LUT,923,catapult_fpga_latency
Throughput,0.67346733986462,catapult,FF,242,catapult_fpga_latency
Throughput,0.67346733986462,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67346733986462,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688818139612416,catapult,CLB,269,catapult_fpga_latency
Throughput,0.688818139612416,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.688818139612416,catapult,FF,250,catapult_fpga_latency
Throughput,0.688818139612416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688818139612416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.752081573775818,catapult,CLB,90,catapult_fpga_latency
Throughput,0.752081573775818,catapult,LUT,432,catapult_fpga_latency
Throughput,0.752081573775818,catapult,FF,266,catapult_fpga_latency
Throughput,0.752081573775818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.752081573775818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688184356330849,catapult,CLB,115,catapult_fpga_latency
Throughput,0.688184356330849,catapult,LUT,529,catapult_fpga_latency
Throughput,0.688184356330849,catapult,FF,268,catapult_fpga_latency
Throughput,0.688184356330849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688184356330849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.746581775341599,catapult,CLB,151,catapult_fpga_latency
Throughput,0.746581775341599,catapult,LUT,675,catapult_fpga_latency
Throughput,0.746581775341599,catapult,FF,277,catapult_fpga_latency
Throughput,0.746581775341599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.746581775341599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673293218523374,catapult,CLB,119,catapult_fpga_latency
Throughput,0.673293218523374,catapult,LUT,609,catapult_fpga_latency
Throughput,0.673293218523374,catapult,FF,301,catapult_fpga_latency
Throughput,0.673293218523374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673293218523374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.598331970133661,catapult,CLB,176,catapult_fpga_latency
Throughput,0.598331970133661,catapult,LUT,725,catapult_fpga_latency
Throughput,0.598331970133661,catapult,FF,303,catapult_fpga_latency
Throughput,0.598331970133661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.598331970133661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.600150757870377,catapult,CLB,229,catapult_fpga_latency
Throughput,0.600150757870377,catapult,LUT,920,catapult_fpga_latency
Throughput,0.600150757870377,catapult,FF,310,catapult_fpga_latency
Throughput,0.600150757870377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.600150757870377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658169262705629,catapult,CLB,122,catapult_fpga_latency
Throughput,0.658169262705629,catapult,LUT,684,catapult_fpga_latency
Throughput,0.658169262705629,catapult,FF,240,catapult_fpga_latency
Throughput,0.658169262705629,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658169262705629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632784435021581,catapult,CLB,198,catapult_fpga_latency
Throughput,0.632784435021581,catapult,LUT,867,catapult_fpga_latency
Throughput,0.632784435021581,catapult,FF,242,catapult_fpga_latency
Throughput,0.632784435021581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632784435021581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640656031776539,catapult,CLB,212,catapult_fpga_latency
Throughput,0.640656031776539,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.640656031776539,catapult,FF,249,catapult_fpga_latency
Throughput,0.640656031776539,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640656031776539,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639718319229677,catapult,CLB,172,catapult_fpga_latency
Throughput,0.639718319229677,catapult,LUT,951,catapult_fpga_latency
Throughput,0.639718319229677,catapult,FF,241,catapult_fpga_latency
Throughput,0.639718319229677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639718319229677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618089374487372,catapult,CLB,256,catapult_fpga_latency
Throughput,0.618089374487372,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.618089374487372,catapult,FF,244,catapult_fpga_latency
Throughput,0.618089374487372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618089374487372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.712617679902115,catapult,CLB,119,catapult_fpga_latency
Throughput,0.712617679902115,catapult,LUT,614,catapult_fpga_latency
Throughput,0.712617679902115,catapult,FF,235,catapult_fpga_latency
Throughput,0.712617679902115,catapult,DSP,1,catapult_fpga_latency
Throughput,0.712617679902115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61365354593565,catapult,CLB,166,catapult_fpga_latency
Throughput,0.61365354593565,catapult,LUT,758,catapult_fpga_latency
Throughput,0.61365354593565,catapult,FF,234,catapult_fpga_latency
Throughput,0.61365354593565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61365354593565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615311535306884,catapult,CLB,172,catapult_fpga_latency
Throughput,0.615311535306884,catapult,LUT,925,catapult_fpga_latency
Throughput,0.615311535306884,catapult,FF,241,catapult_fpga_latency
Throughput,0.615311535306884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615311535306884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697068131439167,catapult,CLB,139,catapult_fpga_latency
Throughput,0.697068131439167,catapult,LUT,759,catapult_fpga_latency
Throughput,0.697068131439167,catapult,FF,240,catapult_fpga_latency
Throughput,0.697068131439167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697068131439167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603023196493299,catapult,CLB,173,catapult_fpga_latency
Throughput,0.603023196493299,catapult,LUT,956,catapult_fpga_latency
Throughput,0.603023196493299,catapult,FF,242,catapult_fpga_latency
Throughput,0.603023196493299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603023196493299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,307,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,249,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639411127927624,catapult,CLB,166,catapult_fpga_latency
Throughput,0.639411127927624,catapult,LUT,851,catapult_fpga_latency
Throughput,0.639411127927624,catapult,FF,241,catapult_fpga_latency
Throughput,0.639411127927624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639411127927624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635091605613194,catapult,CLB,213,catapult_fpga_latency
Throughput,0.635091605613194,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.635091605613194,catapult,FF,243,catapult_fpga_latency
Throughput,0.635091605613194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635091605613194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64776404805891,catapult,CLB,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.64776404805891,catapult,FF,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64776404805891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.596430601422725,catapult,CLB,377,catapult_fpga_latency
Throughput,0.596430601422725,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.596430601422725,catapult,FF,248,catapult_fpga_latency
Throughput,0.596430601422725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.596430601422725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616674128423621,catapult,CLB,524,catapult_fpga_latency
Throughput,0.616674128423621,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.616674128423621,catapult,FF,253,catapult_fpga_latency
Throughput,0.616674128423621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616674128423621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695051649288059,catapult,CLB,140,catapult_fpga_latency
Throughput,0.695051649288059,catapult,LUT,779,catapult_fpga_latency
Throughput,0.695051649288059,catapult,FF,240,catapult_fpga_latency
Throughput,0.695051649288059,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695051649288059,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601070265715132,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601070265715132,catapult,LUT,951,catapult_fpga_latency
Throughput,0.601070265715132,catapult,FF,242,catapult_fpga_latency
Throughput,0.601070265715132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601070265715132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61710719892574,catapult,CLB,304,catapult_fpga_latency
Throughput,0.61710719892574,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.61710719892574,catapult,FF,249,catapult_fpga_latency
Throughput,0.61710719892574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61710719892574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,194,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,241,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616905429631448,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616905429631448,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.616905429631448,catapult,FF,252,catapult_fpga_latency
Throughput,0.616905429631448,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616905429631448,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620585311242151,catapult,CLB,223,catapult_fpga_latency
Throughput,0.620585311242151,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.620585311242151,catapult,FF,242,catapult_fpga_latency
Throughput,0.620585311242151,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620585311242151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60697548365324,catapult,CLB,343,catapult_fpga_latency
Throughput,0.60697548365324,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.60697548365324,catapult,FF,246,catapult_fpga_latency
Throughput,0.60697548365324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60697548365324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616708356151543,catapult,CLB,426,catapult_fpga_latency
Throughput,0.616708356151543,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.616708356151543,catapult,FF,254,catapult_fpga_latency
Throughput,0.616708356151543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616708356151543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.784570941689118,catapult,CLB,103,catapult_fpga_latency
Throughput,0.784570941689118,catapult,LUT,480,catapult_fpga_latency
Throughput,0.784570941689118,catapult,FF,278,catapult_fpga_latency
Throughput,0.784570941689118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.784570941689118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763003486925935,catapult,CLB,112,catapult_fpga_latency
Throughput,0.763003486925935,catapult,LUT,572,catapult_fpga_latency
Throughput,0.763003486925935,catapult,FF,280,catapult_fpga_latency
Throughput,0.763003486925935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763003486925935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68489022579461,catapult,CLB,196,catapult_fpga_latency
Throughput,0.68489022579461,catapult,LUT,785,catapult_fpga_latency
Throughput,0.68489022579461,catapult,FF,271,catapult_fpga_latency
Throughput,0.68489022579461,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68489022579461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74354749483978,catapult,CLB,154,catapult_fpga_latency
Throughput,0.74354749483978,catapult,LUT,800,catapult_fpga_latency
Throughput,0.74354749483978,catapult,FF,414,catapult_fpga_latency
Throughput,0.74354749483978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74354749483978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606626055074366,catapult,CLB,229,catapult_fpga_latency
Throughput,0.606626055074366,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.606626055074366,catapult,FF,422,catapult_fpga_latency
Throughput,0.606626055074366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606626055074366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608419059578828,catapult,CLB,311,catapult_fpga_latency
Throughput,0.608419059578828,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.608419059578828,catapult,FF,355,catapult_fpga_latency
Throughput,0.608419059578828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608419059578828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720343805691581,catapult,CLB,210,catapult_fpga_latency
Throughput,0.720343805691581,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.720343805691581,catapult,FF,394,catapult_fpga_latency
Throughput,0.720343805691581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720343805691581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658738962828678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.658738962828678,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.658738962828678,catapult,FF,406,catapult_fpga_latency
Throughput,0.658738962828678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658738962828678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637289734218316,catapult,CLB,430,catapult_fpga_latency
Throughput,0.637289734218316,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.637289734218316,catapult,FF,259,catapult_fpga_latency
Throughput,0.637289734218316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637289734218316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.752421103004192,catapult,CLB,102,catapult_fpga_latency
Throughput,0.752421103004192,catapult,LUT,514,catapult_fpga_latency
Throughput,0.752421103004192,catapult,FF,324,catapult_fpga_latency
Throughput,0.752421103004192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.752421103004192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684419598492087,catapult,CLB,145,catapult_fpga_latency
Throughput,0.684419598492087,catapult,LUT,748,catapult_fpga_latency
Throughput,0.684419598492087,catapult,FF,326,catapult_fpga_latency
Throughput,0.684419598492087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684419598492087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683556902010751,catapult,CLB,235,catapult_fpga_latency
Throughput,0.683556902010751,catapult,LUT,852,catapult_fpga_latency
Throughput,0.683556902010751,catapult,FF,297,catapult_fpga_latency
Throughput,0.683556902010751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683556902010751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611601717622264,catapult,CLB,201,catapult_fpga_latency
Throughput,0.611601717622264,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.611601717622264,catapult,FF,418,catapult_fpga_latency
Throughput,0.611601717622264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611601717622264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616083728243003,catapult,CLB,248,catapult_fpga_latency
Throughput,0.616083728243003,catapult,LUT,1202,catapult_fpga_latency
Throughput,0.616083728243003,catapult,FF,352,catapult_fpga_latency
Throughput,0.616083728243003,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616083728243003,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688092490640222,catapult,CLB,200,catapult_fpga_latency
Throughput,0.688092490640222,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.688092490640222,catapult,FF,396,catapult_fpga_latency
Throughput,0.688092490640222,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688092490640222,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623415356091734,catapult,CLB,339,catapult_fpga_latency
Throughput,0.623415356091734,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.623415356091734,catapult,FF,400,catapult_fpga_latency
Throughput,0.623415356091734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623415356091734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636307988337747,catapult,CLB,368,catapult_fpga_latency
Throughput,0.636307988337747,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.636307988337747,catapult,FF,263,catapult_fpga_latency
Throughput,0.636307988337747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636307988337747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635188018829514,catapult,CLB,333,catapult_fpga_latency
Throughput,0.635188018829514,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.635188018829514,catapult,FF,554,catapult_fpga_latency
Throughput,0.635188018829514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635188018829514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608015467913504,catapult,CLB,646,catapult_fpga_latency
Throughput,0.608015467913504,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.608015467913504,catapult,FF,656,catapult_fpga_latency
Throughput,0.608015467913504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608015467913504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649413060475942,catapult,CLB,200,catapult_fpga_latency
Throughput,0.649413060475942,catapult,LUT,899,catapult_fpga_latency
Throughput,0.649413060475942,catapult,FF,419,catapult_fpga_latency
Throughput,0.649413060475942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649413060475942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637684745241756,catapult,CLB,246,catapult_fpga_latency
Throughput,0.637684745241756,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.637684745241756,catapult,FF,352,catapult_fpga_latency
Throughput,0.637684745241756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637684745241756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63006691940751,catapult,CLB,227,catapult_fpga_latency
Throughput,0.63006691940751,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.63006691940751,catapult,FF,397,catapult_fpga_latency
Throughput,0.63006691940751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63006691940751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652379554424764,catapult,CLB,347,catapult_fpga_latency
Throughput,0.652379554424764,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.652379554424764,catapult,FF,397,catapult_fpga_latency
Throughput,0.652379554424764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652379554424764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642616528868262,catapult,CLB,357,catapult_fpga_latency
Throughput,0.642616528868262,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.642616528868262,catapult,FF,255,catapult_fpga_latency
Throughput,0.642616528868262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642616528868262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624590112738515,catapult,CLB,328,catapult_fpga_latency
Throughput,0.624590112738515,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.624590112738515,catapult,FF,562,catapult_fpga_latency
Throughput,0.624590112738515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624590112738515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629397521810198,catapult,CLB,563,catapult_fpga_latency
Throughput,0.629397521810198,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.629397521810198,catapult,FF,657,catapult_fpga_latency
Throughput,0.629397521810198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629397521810198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623611295596119,catapult,CLB,716,catapult_fpga_latency
Throughput,0.623611295596119,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.623611295596119,catapult,FF,382,catapult_fpga_latency
Throughput,0.623611295596119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623611295596119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621240331170796,catapult,CLB,560,catapult_fpga_latency
Throughput,0.621240331170796,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.621240331170796,catapult,FF,875,catapult_fpga_latency
Throughput,0.621240331170796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621240331170796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633570225240551,catapult,CLB,820,catapult_fpga_latency
Throughput,0.633570225240551,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.633570225240551,catapult,FF,890,catapult_fpga_latency
Throughput,0.633570225240551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633570225240551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632563082353388,catapult,CLB,891,catapult_fpga_latency
Throughput,0.632563082353388,catapult,LUT,4835,catapult_fpga_latency
Throughput,0.632563082353388,catapult,FF,313,catapult_fpga_latency
Throughput,0.632563082353388,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632563082353388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655692558872996,catapult,CLB,196,catapult_fpga_latency
Throughput,0.655692558872996,catapult,LUT,998,catapult_fpga_latency
Throughput,0.655692558872996,catapult,FF,396,catapult_fpga_latency
Throughput,0.655692558872996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655692558872996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637412411566996,catapult,CLB,237,catapult_fpga_latency
Throughput,0.637412411566996,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.637412411566996,catapult,FF,398,catapult_fpga_latency
Throughput,0.637412411566996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637412411566996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.691879206193149,catapult,CLB,273,catapult_fpga_latency
Throughput,0.691879206193149,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.691879206193149,catapult,FF,255,catapult_fpga_latency
Throughput,0.691879206193149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.691879206193149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641373874148336,catapult,CLB,340,catapult_fpga_latency
Throughput,0.641373874148336,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.641373874148336,catapult,FF,556,catapult_fpga_latency
Throughput,0.641373874148336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641373874148336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652950782528865,catapult,CLB,476,catapult_fpga_latency
Throughput,0.652950782528865,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.652950782528865,catapult,FF,591,catapult_fpga_latency
Throughput,0.652950782528865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652950782528865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636178045877344,catapult,CLB,547,catapult_fpga_latency
Throughput,0.636178045877344,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.636178045877344,catapult,FF,295,catapult_fpga_latency
Throughput,0.636178045877344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636178045877344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668219609038071,catapult,CLB,604,catapult_fpga_latency
Throughput,0.668219609038071,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.668219609038071,catapult,FF,878,catapult_fpga_latency
Throughput,0.668219609038071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668219609038071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640816554085878,catapult,CLB,939,catapult_fpga_latency
Throughput,0.640816554085878,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.640816554085878,catapult,FF,972,catapult_fpga_latency
Throughput,0.640816554085878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640816554085878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629530257112748,catapult,CLB,969,catapult_fpga_latency
Throughput,0.629530257112748,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.629530257112748,catapult,FF,390,catapult_fpga_latency
Throughput,0.629530257112748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629530257112748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.772773041966986,catapult,CLB,101,catapult_fpga_latency
Throughput,0.772773041966986,catapult,LUT,544,catapult_fpga_latency
Throughput,0.772773041966986,catapult,FF,280,catapult_fpga_latency
Throughput,0.772773041966986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.772773041966986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717633989442169,catapult,CLB,129,catapult_fpga_latency
Throughput,0.717633989442169,catapult,LUT,687,catapult_fpga_latency
Throughput,0.717633989442169,catapult,FF,282,catapult_fpga_latency
Throughput,0.717633989442169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717633989442169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.723069458775279,catapult,CLB,235,catapult_fpga_latency
Throughput,0.723069458775279,catapult,LUT,960,catapult_fpga_latency
Throughput,0.723069458775279,catapult,FF,284,catapult_fpga_latency
Throughput,0.723069458775279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.723069458775279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672217841602621,catapult,CLB,114,catapult_fpga_latency
Throughput,0.672217841602621,catapult,LUT,643,catapult_fpga_latency
Throughput,0.672217841602621,catapult,FF,239,catapult_fpga_latency
Throughput,0.672217841602621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672217841602621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686564212977711,catapult,CLB,162,catapult_fpga_latency
Throughput,0.686564212977711,catapult,LUT,776,catapult_fpga_latency
Throughput,0.686564212977711,catapult,FF,241,catapult_fpga_latency
Throughput,0.686564212977711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686564212977711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684455201038182,catapult,CLB,214,catapult_fpga_latency
Throughput,0.684455201038182,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.684455201038182,catapult,FF,245,catapult_fpga_latency
Throughput,0.684455201038182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684455201038182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71257502524297,catapult,CLB,158,catapult_fpga_latency
Throughput,0.71257502524297,catapult,LUT,894,catapult_fpga_latency
Throughput,0.71257502524297,catapult,FF,250,catapult_fpga_latency
Throughput,0.71257502524297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71257502524297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663023133540152,catapult,CLB,213,catapult_fpga_latency
Throughput,0.663023133540152,catapult,LUT,971,catapult_fpga_latency
Throughput,0.663023133540152,catapult,FF,249,catapult_fpga_latency
Throughput,0.663023133540152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.663023133540152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.692639733139764,catapult,CLB,316,catapult_fpga_latency
Throughput,0.692639733139764,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.692639733139764,catapult,FF,252,catapult_fpga_latency
Throughput,0.692639733139764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.692639733139764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693952412907237,catapult,CLB,219,catapult_fpga_latency
Throughput,0.693952412907237,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.693952412907237,catapult,FF,252,catapult_fpga_latency
Throughput,0.693952412907237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693952412907237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638024064991683,catapult,CLB,292,catapult_fpga_latency
Throughput,0.638024064991683,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.638024064991683,catapult,FF,254,catapult_fpga_latency
Throughput,0.638024064991683,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638024064991683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618670230207193,catapult,CLB,403,catapult_fpga_latency
Throughput,0.618670230207193,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.618670230207193,catapult,FF,260,catapult_fpga_latency
Throughput,0.618670230207193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618670230207193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649794534968043,catapult,CLB,143,catapult_fpga_latency
Throughput,0.649794534968043,catapult,LUT,760,catapult_fpga_latency
Throughput,0.649794534968043,catapult,FF,324,catapult_fpga_latency
Throughput,0.649794534968043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649794534968043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644502234811499,catapult,CLB,191,catapult_fpga_latency
Throughput,0.644502234811499,catapult,LUT,896,catapult_fpga_latency
Throughput,0.644502234811499,catapult,FF,326,catapult_fpga_latency
Throughput,0.644502234811499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644502234811499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608569757612751,catapult,CLB,247,catapult_fpga_latency
Throughput,0.608569757612751,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.608569757612751,catapult,FF,332,catapult_fpga_latency
Throughput,0.608569757612751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608569757612751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688056982127032,catapult,CLB,168,catapult_fpga_latency
Throughput,0.688056982127032,catapult,LUT,929,catapult_fpga_latency
Throughput,0.688056982127032,catapult,FF,247,catapult_fpga_latency
Throughput,0.688056982127032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688056982127032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631899553247016,catapult,CLB,220,catapult_fpga_latency
Throughput,0.631899553247016,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.631899553247016,catapult,FF,249,catapult_fpga_latency
Throughput,0.631899553247016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631899553247016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682669346371408,catapult,CLB,272,catapult_fpga_latency
Throughput,0.682669346371408,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.682669346371408,catapult,FF,251,catapult_fpga_latency
Throughput,0.682669346371408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682669346371408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646216499328904,catapult,CLB,235,catapult_fpga_latency
Throughput,0.646216499328904,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.646216499328904,catapult,FF,252,catapult_fpga_latency
Throughput,0.646216499328904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646216499328904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623836155672074,catapult,CLB,476,catapult_fpga_latency
Throughput,0.623836155672074,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.623836155672074,catapult,FF,260,catapult_fpga_latency
Throughput,0.623836155672074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623836155672074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648057900085025,catapult,CLB,333,catapult_fpga_latency
Throughput,0.648057900085025,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.648057900085025,catapult,FF,261,catapult_fpga_latency
Throughput,0.648057900085025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648057900085025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645070564269025,catapult,CLB,525,catapult_fpga_latency
Throughput,0.645070564269025,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.645070564269025,catapult,FF,266,catapult_fpga_latency
Throughput,0.645070564269025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645070564269025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617590839892663,catapult,CLB,658,catapult_fpga_latency
Throughput,0.617590839892663,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.617590839892663,catapult,FF,277,catapult_fpga_latency
Throughput,0.617590839892663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617590839892663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667165706615215,catapult,CLB,182,catapult_fpga_latency
Throughput,0.667165706615215,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.667165706615215,catapult,FF,247,catapult_fpga_latency
Throughput,0.667165706615215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667165706615215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630582626818048,catapult,CLB,253,catapult_fpga_latency
Throughput,0.630582626818048,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.630582626818048,catapult,FF,249,catapult_fpga_latency
Throughput,0.630582626818048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630582626818048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635571540885999,catapult,CLB,444,catapult_fpga_latency
Throughput,0.635571540885999,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.635571540885999,catapult,FF,279,catapult_fpga_latency
Throughput,0.635571540885999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635571540885999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645390299783794,catapult,CLB,518,catapult_fpga_latency
Throughput,0.645390299783794,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.645390299783794,catapult,FF,291,catapult_fpga_latency
Throughput,0.645390299783794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645390299783794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634293992728454,catapult,CLB,397,catapult_fpga_latency
Throughput,0.634293992728454,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.634293992728454,catapult,FF,265,catapult_fpga_latency
Throughput,0.634293992728454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634293992728454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625913050662654,catapult,CLB,543,catapult_fpga_latency
Throughput,0.625913050662654,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.625913050662654,catapult,FF,262,catapult_fpga_latency
Throughput,0.625913050662654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625913050662654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624613520384262,catapult,CLB,683,catapult_fpga_latency
Throughput,0.624613520384262,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.624613520384262,catapult,FF,277,catapult_fpga_latency
Throughput,0.624613520384262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624613520384262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63800778241893,catapult,CLB,274,catapult_fpga_latency
Throughput,0.63800778241893,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.63800778241893,catapult,FF,248,catapult_fpga_latency
Throughput,0.63800778241893,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63800778241893,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619157858630163,catapult,CLB,339,catapult_fpga_latency
Throughput,0.619157858630163,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.619157858630163,catapult,FF,254,catapult_fpga_latency
Throughput,0.619157858630163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619157858630163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635177932394202,catapult,CLB,450,catapult_fpga_latency
Throughput,0.635177932394202,catapult,LUT,2461,catapult_fpga_latency
Throughput,0.635177932394202,catapult,FF,256,catapult_fpga_latency
Throughput,0.635177932394202,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635177932394202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656376003680957,catapult,CLB,412,catapult_fpga_latency
Throughput,0.656376003680957,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.656376003680957,catapult,FF,262,catapult_fpga_latency
Throughput,0.656376003680957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656376003680957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63658059460447,catapult,CLB,663,catapult_fpga_latency
Throughput,0.63658059460447,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.63658059460447,catapult,FF,312,catapult_fpga_latency
Throughput,0.63658059460447,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63658059460447,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645182935169438,catapult,CLB,807,catapult_fpga_latency
Throughput,0.645182935169438,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.645182935169438,catapult,FF,319,catapult_fpga_latency
Throughput,0.645182935169438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645182935169438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636302319958259,catapult,CLB,104,catapult_fpga_latency
Throughput,0.636302319958259,catapult,LUT,590,catapult_fpga_latency
Throughput,0.636302319958259,catapult,FF,307,catapult_fpga_latency
Throughput,0.636302319958259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636302319958259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653785779244001,catapult,CLB,201,catapult_fpga_latency
Throughput,0.653785779244001,catapult,LUT,882,catapult_fpga_latency
Throughput,0.653785779244001,catapult,FF,310,catapult_fpga_latency
Throughput,0.653785779244001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653785779244001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642273545587613,catapult,CLB,294,catapult_fpga_latency
Throughput,0.642273545587613,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.642273545587613,catapult,FF,318,catapult_fpga_latency
Throughput,0.642273545587613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642273545587613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.765586577123661,catapult,CLB,135,catapult_fpga_latency
Throughput,0.765586577123661,catapult,LUT,717,catapult_fpga_latency
Throughput,0.765586577123661,catapult,FF,242,catapult_fpga_latency
Throughput,0.765586577123661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.765586577123661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666142634460891,catapult,CLB,177,catapult_fpga_latency
Throughput,0.666142634460891,catapult,LUT,870,catapult_fpga_latency
Throughput,0.666142634460891,catapult,FF,244,catapult_fpga_latency
Throughput,0.666142634460891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666142634460891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68617414001795,catapult,CLB,275,catapult_fpga_latency
Throughput,0.68617414001795,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.68617414001795,catapult,FF,255,catapult_fpga_latency
Throughput,0.68617414001795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68617414001795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.729194087402662,catapult,CLB,180,catapult_fpga_latency
Throughput,0.729194087402662,catapult,LUT,910,catapult_fpga_latency
Throughput,0.729194087402662,catapult,FF,243,catapult_fpga_latency
Throughput,0.729194087402662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.729194087402662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664281453394678,catapult,CLB,385,catapult_fpga_latency
Throughput,0.664281453394678,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.664281453394678,catapult,FF,247,catapult_fpga_latency
Throughput,0.664281453394678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664281453394678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637924347275808,catapult,CLB,534,catapult_fpga_latency
Throughput,0.637924347275808,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.637924347275808,catapult,FF,259,catapult_fpga_latency
Throughput,0.637924347275808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637924347275808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679683974139384,catapult,CLB,128,catapult_fpga_latency
Throughput,0.679683974139384,catapult,LUT,695,catapult_fpga_latency
Throughput,0.679683974139384,catapult,FF,242,catapult_fpga_latency
Throughput,0.679683974139384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679683974139384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686888669084515,catapult,CLB,183,catapult_fpga_latency
Throughput,0.686888669084515,catapult,LUT,926,catapult_fpga_latency
Throughput,0.686888669084515,catapult,FF,245,catapult_fpga_latency
Throughput,0.686888669084515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686888669084515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652246369107525,catapult,CLB,317,catapult_fpga_latency
Throughput,0.652246369107525,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.652246369107525,catapult,FF,253,catapult_fpga_latency
Throughput,0.652246369107525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652246369107525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.694069935874879,catapult,CLB,164,catapult_fpga_latency
Throughput,0.694069935874879,catapult,LUT,895,catapult_fpga_latency
Throughput,0.694069935874879,catapult,FF,243,catapult_fpga_latency
Throughput,0.694069935874879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.694069935874879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662809556918439,catapult,CLB,244,catapult_fpga_latency
Throughput,0.662809556918439,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.662809556918439,catapult,FF,245,catapult_fpga_latency
Throughput,0.662809556918439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662809556918439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636895617903391,catapult,CLB,296,catapult_fpga_latency
Throughput,0.636895617903391,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.636895617903391,catapult,FF,252,catapult_fpga_latency
Throughput,0.636895617903391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636895617903391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646557019216968,catapult,CLB,251,catapult_fpga_latency
Throughput,0.646557019216968,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.646557019216968,catapult,FF,246,catapult_fpga_latency
Throughput,0.646557019216968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646557019216968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661867684707415,catapult,CLB,377,catapult_fpga_latency
Throughput,0.661867684707415,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.661867684707415,catapult,FF,248,catapult_fpga_latency
Throughput,0.661867684707415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661867684707415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630565131387704,catapult,CLB,517,catapult_fpga_latency
Throughput,0.630565131387704,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.630565131387704,catapult,FF,253,catapult_fpga_latency
Throughput,0.630565131387704,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630565131387704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676965111249062,catapult,CLB,173,catapult_fpga_latency
Throughput,0.676965111249062,catapult,LUT,943,catapult_fpga_latency
Throughput,0.676965111249062,catapult,FF,243,catapult_fpga_latency
Throughput,0.676965111249062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676965111249062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639107090701439,catapult,CLB,254,catapult_fpga_latency
Throughput,0.639107090701439,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.639107090701439,catapult,FF,245,catapult_fpga_latency
Throughput,0.639107090701439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639107090701439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666812476328157,catapult,CLB,334,catapult_fpga_latency
Throughput,0.666812476328157,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.666812476328157,catapult,FF,252,catapult_fpga_latency
Throughput,0.666812476328157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666812476328157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637095659276145,catapult,CLB,261,catapult_fpga_latency
Throughput,0.637095659276145,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.637095659276145,catapult,FF,246,catapult_fpga_latency
Throughput,0.637095659276145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637095659276145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639570208819673,catapult,CLB,582,catapult_fpga_latency
Throughput,0.639570208819673,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.639570208819673,catapult,FF,257,catapult_fpga_latency
Throughput,0.639570208819673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639570208819673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645131322932096,catapult,CLB,394,catapult_fpga_latency
Throughput,0.645131322932096,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.645131322932096,catapult,FF,246,catapult_fpga_latency
Throughput,0.645131322932096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645131322932096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657243546854235,catapult,CLB,565,catapult_fpga_latency
Throughput,0.657243546854235,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.657243546854235,catapult,FF,255,catapult_fpga_latency
Throughput,0.657243546854235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657243546854235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.719352525179137,catapult,CLB,92,catapult_fpga_latency
Throughput,0.719352525179137,catapult,LUT,420,catapult_fpga_latency
Throughput,0.719352525179137,catapult,FF,256,catapult_fpga_latency
Throughput,0.719352525179137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.719352525179137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.795164762114534,catapult,CLB,109,catapult_fpga_latency
Throughput,0.795164762114534,catapult,LUT,539,catapult_fpga_latency
Throughput,0.795164762114534,catapult,FF,258,catapult_fpga_latency
Throughput,0.795164762114534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.795164762114534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763137410522139,catapult,CLB,180,catapult_fpga_latency
Throughput,0.763137410522139,catapult,LUT,651,catapult_fpga_latency
Throughput,0.763137410522139,catapult,FF,267,catapult_fpga_latency
Throughput,0.763137410522139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763137410522139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.813090100140177,catapult,CLB,93,catapult_fpga_latency
Throughput,0.813090100140177,catapult,LUT,428,catapult_fpga_latency
Throughput,0.813090100140177,catapult,FF,281,catapult_fpga_latency
Throughput,0.813090100140177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.813090100140177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728058500956669,catapult,CLB,129,catapult_fpga_latency
Throughput,0.728058500956669,catapult,LUT,525,catapult_fpga_latency
Throughput,0.728058500956669,catapult,FF,283,catapult_fpga_latency
Throughput,0.728058500956669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728058500956669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.756085924628819,catapult,CLB,197,catapult_fpga_latency
Throughput,0.756085924628819,catapult,LUT,698,catapult_fpga_latency
Throughput,0.756085924628819,catapult,FF,292,catapult_fpga_latency
Throughput,0.756085924628819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.756085924628819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662283234697284,catapult,CLB,136,catapult_fpga_latency
Throughput,0.662283234697284,catapult,LUT,680,catapult_fpga_latency
Throughput,0.662283234697284,catapult,FF,332,catapult_fpga_latency
Throughput,0.662283234697284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662283234697284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665403287624563,catapult,CLB,178,catapult_fpga_latency
Throughput,0.665403287624563,catapult,LUT,854,catapult_fpga_latency
Throughput,0.665403287624563,catapult,FF,334,catapult_fpga_latency
Throughput,0.665403287624563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665403287624563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614149513470755,catapult,CLB,208,catapult_fpga_latency
Throughput,0.614149513470755,catapult,LUT,984,catapult_fpga_latency
Throughput,0.614149513470755,catapult,FF,341,catapult_fpga_latency
Throughput,0.614149513470755,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614149513470755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706148861829264,catapult,CLB,167,catapult_fpga_latency
Throughput,0.706148861829264,catapult,LUT,888,catapult_fpga_latency
Throughput,0.706148861829264,catapult,FF,240,catapult_fpga_latency
Throughput,0.706148861829264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706148861829264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645874669312169,catapult,CLB,235,catapult_fpga_latency
Throughput,0.645874669312169,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.645874669312169,catapult,FF,242,catapult_fpga_latency
Throughput,0.645874669312169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645874669312169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631908737212537,catapult,CLB,358,catapult_fpga_latency
Throughput,0.631908737212537,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.631908737212537,catapult,FF,251,catapult_fpga_latency
Throughput,0.631908737212537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631908737212537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.762451403253685,catapult,CLB,86,catapult_fpga_latency
Throughput,0.762451403253685,catapult,LUT,436,catapult_fpga_latency
Throughput,0.762451403253685,catapult,FF,282,catapult_fpga_latency
Throughput,0.762451403253685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.762451403253685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644252686211575,catapult,CLB,133,catapult_fpga_latency
Throughput,0.644252686211575,catapult,LUT,560,catapult_fpga_latency
Throughput,0.644252686211575,catapult,FF,284,catapult_fpga_latency
Throughput,0.644252686211575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644252686211575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.702397634324768,catapult,CLB,190,catapult_fpga_latency
Throughput,0.702397634324768,catapult,LUT,678,catapult_fpga_latency
Throughput,0.702397634324768,catapult,FF,293,catapult_fpga_latency
Throughput,0.702397634324768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.702397634324768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601449855020512,catapult,CLB,228,catapult_fpga_latency
Throughput,0.601449855020512,catapult,LUT,956,catapult_fpga_latency
Throughput,0.601449855020512,catapult,FF,335,catapult_fpga_latency
Throughput,0.601449855020512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601449855020512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.613011412433465,catapult,CLB,260,catapult_fpga_latency
Throughput,0.613011412433465,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.613011412433465,catapult,FF,346,catapult_fpga_latency
Throughput,0.613011412433465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.613011412433465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662579434992013,catapult,CLB,164,catapult_fpga_latency
Throughput,0.662579434992013,catapult,LUT,851,catapult_fpga_latency
Throughput,0.662579434992013,catapult,FF,240,catapult_fpga_latency
Throughput,0.662579434992013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662579434992013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684206997248119,catapult,CLB,251,catapult_fpga_latency
Throughput,0.684206997248119,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.684206997248119,catapult,FF,242,catapult_fpga_latency
Throughput,0.684206997248119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684206997248119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618246430554233,catapult,CLB,314,catapult_fpga_latency
Throughput,0.618246430554233,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.618246430554233,catapult,FF,251,catapult_fpga_latency
Throughput,0.618246430554233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618246430554233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644261817694522,catapult,CLB,350,catapult_fpga_latency
Throughput,0.644261817694522,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.644261817694522,catapult,FF,243,catapult_fpga_latency
Throughput,0.644261817694522,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644261817694522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60951006362066,catapult,CLB,459,catapult_fpga_latency
Throughput,0.60951006362066,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.60951006362066,catapult,FF,256,catapult_fpga_latency
Throughput,0.60951006362066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60951006362066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634872666763591,catapult,CLB,140,catapult_fpga_latency
Throughput,0.634872666763591,catapult,LUT,778,catapult_fpga_latency
Throughput,0.634872666763591,catapult,FF,335,catapult_fpga_latency
Throughput,0.634872666763591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634872666763591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601516061080347,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601516061080347,catapult,LUT,856,catapult_fpga_latency
Throughput,0.601516061080347,catapult,FF,337,catapult_fpga_latency
Throughput,0.601516061080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601516061080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643902979274695,catapult,CLB,269,catapult_fpga_latency
Throughput,0.643902979274695,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.643902979274695,catapult,FF,346,catapult_fpga_latency
Throughput,0.643902979274695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643902979274695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639239049835076,catapult,CLB,224,catapult_fpga_latency
Throughput,0.639239049835076,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.639239049835076,catapult,FF,242,catapult_fpga_latency
Throughput,0.639239049835076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639239049835076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624429037698654,catapult,CLB,260,catapult_fpga_latency
Throughput,0.624429037698654,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.624429037698654,catapult,FF,241,catapult_fpga_latency
Throughput,0.624429037698654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624429037698654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611491390812709,catapult,CLB,322,catapult_fpga_latency
Throughput,0.611491390812709,catapult,LUT,1617,catapult_fpga_latency
Throughput,0.611491390812709,catapult,FF,243,catapult_fpga_latency
Throughput,0.611491390812709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611491390812709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63923251187694,catapult,CLB,471,catapult_fpga_latency
Throughput,0.63923251187694,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.63923251187694,catapult,FF,256,catapult_fpga_latency
Throughput,0.63923251187694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63923251187694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638850273938997,catapult,CLB,337,catapult_fpga_latency
Throughput,0.638850273938997,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.638850273938997,catapult,FF,245,catapult_fpga_latency
Throughput,0.638850273938997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638850273938997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606705184356471,catapult,CLB,517,catapult_fpga_latency
Throughput,0.606705184356471,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.606705184356471,catapult,FF,250,catapult_fpga_latency
Throughput,0.606705184356471,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606705184356471,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607575125145286,catapult,CLB,670,catapult_fpga_latency
Throughput,0.607575125145286,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.607575125145286,catapult,FF,256,catapult_fpga_latency
Throughput,0.607575125145286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607575125145286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631559934090405,catapult,CLB,155,catapult_fpga_latency
Throughput,0.631559934090405,catapult,LUT,823,catapult_fpga_latency
Throughput,0.631559934090405,catapult,FF,240,catapult_fpga_latency
Throughput,0.631559934090405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631559934090405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642160123911217,catapult,CLB,235,catapult_fpga_latency
Throughput,0.642160123911217,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.642160123911217,catapult,FF,242,catapult_fpga_latency
Throughput,0.642160123911217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642160123911217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606250932110808,catapult,CLB,327,catapult_fpga_latency
Throughput,0.606250932110808,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.606250932110808,catapult,FF,249,catapult_fpga_latency
Throughput,0.606250932110808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606250932110808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604761651337975,catapult,CLB,481,catapult_fpga_latency
Throughput,0.604761651337975,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.604761651337975,catapult,FF,258,catapult_fpga_latency
Throughput,0.604761651337975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604761651337975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655767805735345,catapult,CLB,355,catapult_fpga_latency
Throughput,0.655767805735345,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.655767805735345,catapult,FF,248,catapult_fpga_latency
Throughput,0.655767805735345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655767805735345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611176337207988,catapult,CLB,525,catapult_fpga_latency
Throughput,0.611176337207988,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.611176337207988,catapult,FF,248,catapult_fpga_latency
Throughput,0.611176337207988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611176337207988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62806535145595,catapult,CLB,627,catapult_fpga_latency
Throughput,0.62806535145595,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.62806535145595,catapult,FF,259,catapult_fpga_latency
Throughput,0.62806535145595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62806535145595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736240403106345,catapult,CLB,111,catapult_fpga_latency
Throughput,0.736240403106345,catapult,LUT,504,catapult_fpga_latency
Throughput,0.736240403106345,catapult,FF,303,catapult_fpga_latency
Throughput,0.736240403106345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736240403106345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665716024184132,catapult,CLB,246,catapult_fpga_latency
Throughput,0.665716024184132,catapult,LUT,825,catapult_fpga_latency
Throughput,0.665716024184132,catapult,FF,277,catapult_fpga_latency
Throughput,0.665716024184132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665716024184132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708206269325179,catapult,CLB,145,catapult_fpga_latency
Throughput,0.708206269325179,catapult,LUT,706,catapult_fpga_latency
Throughput,0.708206269325179,catapult,FF,308,catapult_fpga_latency
Throughput,0.708206269325179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708206269325179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.680164763112216,catapult,CLB,195,catapult_fpga_latency
Throughput,0.680164763112216,catapult,LUT,815,catapult_fpga_latency
Throughput,0.680164763112216,catapult,FF,310,catapult_fpga_latency
Throughput,0.680164763112216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.680164763112216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68179385417384,catapult,CLB,287,catapult_fpga_latency
Throughput,0.68179385417384,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.68179385417384,catapult,FF,242,catapult_fpga_latency
Throughput,0.68179385417384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68179385417384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753251409710013,catapult,CLB,171,catapult_fpga_latency
Throughput,0.753251409710013,catapult,LUT,929,catapult_fpga_latency
Throughput,0.753251409710013,catapult,FF,392,catapult_fpga_latency
Throughput,0.753251409710013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753251409710013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679226931076126,catapult,CLB,249,catapult_fpga_latency
Throughput,0.679226931076126,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.679226931076126,catapult,FF,396,catapult_fpga_latency
Throughput,0.679226931076126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679226931076126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622247720551038,catapult,CLB,323,catapult_fpga_latency
Throughput,0.622247720551038,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.622247720551038,catapult,FF,252,catapult_fpga_latency
Throughput,0.622247720551038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622247720551038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720777343949903,catapult,CLB,267,catapult_fpga_latency
Throughput,0.720777343949903,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.720777343949903,catapult,FF,548,catapult_fpga_latency
Throughput,0.720777343949903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720777343949903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607915300377029,catapult,CLB,353,catapult_fpga_latency
Throughput,0.607915300377029,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.607915300377029,catapult,FF,554,catapult_fpga_latency
Throughput,0.607915300377029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607915300377029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612712435060141,catapult,CLB,435,catapult_fpga_latency
Throughput,0.612712435060141,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.612712435060141,catapult,FF,267,catapult_fpga_latency
Throughput,0.612712435060141,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612712435060141,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616292176725479,catapult,CLB,132,catapult_fpga_latency
Throughput,0.616292176725479,catapult,LUT,733,catapult_fpga_latency
Throughput,0.616292176725479,catapult,FF,377,catapult_fpga_latency
Throughput,0.616292176725479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616292176725479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604388829927401,catapult,CLB,239,catapult_fpga_latency
Throughput,0.604388829927401,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.604388829927401,catapult,FF,379,catapult_fpga_latency
Throughput,0.604388829927401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604388829927401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630198348628247,catapult,CLB,227,catapult_fpga_latency
Throughput,0.630198348628247,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.630198348628247,catapult,FF,312,catapult_fpga_latency
Throughput,0.630198348628247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630198348628247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626818950241231,catapult,CLB,194,catapult_fpga_latency
Throughput,0.626818950241231,catapult,LUT,977,catapult_fpga_latency
Throughput,0.626818950241231,catapult,FF,392,catapult_fpga_latency
Throughput,0.626818950241231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626818950241231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689659928689163,catapult,CLB,239,catapult_fpga_latency
Throughput,0.689659928689163,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.689659928689163,catapult,FF,396,catapult_fpga_latency
Throughput,0.689659928689163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689659928689163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642930942144573,catapult,CLB,285,catapult_fpga_latency
Throughput,0.642930942144573,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.642930942144573,catapult,FF,251,catapult_fpga_latency
Throughput,0.642930942144573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642930942144573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655472077544969,catapult,CLB,276,catapult_fpga_latency
Throughput,0.655472077544969,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.655472077544969,catapult,FF,549,catapult_fpga_latency
Throughput,0.655472077544969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655472077544969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64120114928894,catapult,CLB,359,catapult_fpga_latency
Throughput,0.64120114928894,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.64120114928894,catapult,FF,555,catapult_fpga_latency
Throughput,0.64120114928894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64120114928894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62701192451278,catapult,CLB,416,catapult_fpga_latency
Throughput,0.62701192451278,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.62701192451278,catapult,FF,264,catapult_fpga_latency
Throughput,0.62701192451278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62701192451278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650653223303536,catapult,CLB,464,catapult_fpga_latency
Throughput,0.650653223303536,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.650653223303536,catapult,FF,862,catapult_fpga_latency
Throughput,0.650653223303536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650653223303536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611271977519862,catapult,CLB,605,catapult_fpga_latency
Throughput,0.611271977519862,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.611271977519862,catapult,FF,870,catapult_fpga_latency
Throughput,0.611271977519862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611271977519862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608782416902722,catapult,CLB,679,catapult_fpga_latency
Throughput,0.608782416902722,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.608782416902722,catapult,FF,275,catapult_fpga_latency
Throughput,0.608782416902722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608782416902722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641287911338099,catapult,CLB,270,catapult_fpga_latency
Throughput,0.641287911338099,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.641287911338099,catapult,FF,395,catapult_fpga_latency
Throughput,0.641287911338099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641287911338099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628409909270177,catapult,CLB,354,catapult_fpga_latency
Throughput,0.628409909270177,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.628409909270177,catapult,FF,251,catapult_fpga_latency
Throughput,0.628409909270177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628409909270177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659674991325274,catapult,CLB,309,catapult_fpga_latency
Throughput,0.659674991325274,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,FF,551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659674991325274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606285482857884,catapult,CLB,423,catapult_fpga_latency
Throughput,0.606285482857884,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.606285482857884,catapult,FF,557,catapult_fpga_latency
Throughput,0.606285482857884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606285482857884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617751077203441,catapult,CLB,436,catapult_fpga_latency
Throughput,0.617751077203441,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.617751077203441,catapult,FF,261,catapult_fpga_latency
Throughput,0.617751077203441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617751077203441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662077586224019,catapult,CLB,488,catapult_fpga_latency
Throughput,0.662077586224019,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.662077586224019,catapult,FF,864,catapult_fpga_latency
Throughput,0.662077586224019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662077586224019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642441483217501,catapult,CLB,599,catapult_fpga_latency
Throughput,0.642441483217501,catapult,LUT,3459,catapult_fpga_latency
Throughput,0.642441483217501,catapult,FF,867,catapult_fpga_latency
Throughput,0.642441483217501,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642441483217501,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638803342474609,catapult,CLB,700,catapult_fpga_latency
Throughput,0.638803342474609,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.638803342474609,catapult,FF,272,catapult_fpga_latency
Throughput,0.638803342474609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638803342474609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608883982637064,catapult,CLB,411,catapult_fpga_latency
Throughput,0.608883982637064,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.608883982637064,catapult,FF,556,catapult_fpga_latency
Throughput,0.608883982637064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608883982637064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642114766456438,catapult,CLB,440,catapult_fpga_latency
Throughput,0.642114766456438,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.642114766456438,catapult,FF,258,catapult_fpga_latency
Throughput,0.642114766456438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642114766456438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632590292775439,catapult,CLB,519,catapult_fpga_latency
Throughput,0.632590292775439,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.632590292775439,catapult,FF,866,catapult_fpga_latency
Throughput,0.632590292775439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632590292775439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627148375152632,catapult,CLB,626,catapult_fpga_latency
Throughput,0.627148375152632,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.627148375152632,catapult,FF,870,catapult_fpga_latency
Throughput,0.627148375152632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627148375152632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610870190695347,catapult,CLB,749,catapult_fpga_latency
Throughput,0.610870190695347,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.610870190695347,catapult,FF,269,catapult_fpga_latency
Throughput,0.610870190695347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610870190695347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753563602275159,catapult,CLB,120,catapult_fpga_latency
Throughput,0.753563602275159,catapult,LUT,595,catapult_fpga_latency
Throughput,0.753563602275159,catapult,FF,238,catapult_fpga_latency
Throughput,0.753563602275159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753563602275159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689717009111162,catapult,CLB,146,catapult_fpga_latency
Throughput,0.689717009111162,catapult,LUT,694,catapult_fpga_latency
Throughput,0.689717009111162,catapult,FF,240,catapult_fpga_latency
Throughput,0.689717009111162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689717009111162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664386050816231,catapult,CLB,308,catapult_fpga_latency
Throughput,0.664386050816231,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.664386050816231,catapult,FF,246,catapult_fpga_latency
Throughput,0.664386050816231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664386050816231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645716189654594,catapult,CLB,144,catapult_fpga_latency
Throughput,0.645716189654594,catapult,LUT,809,catapult_fpga_latency
Throughput,0.645716189654594,catapult,FF,344,catapult_fpga_latency
Throughput,0.645716189654594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645716189654594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609342562029549,catapult,CLB,224,catapult_fpga_latency
Throughput,0.609342562029549,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.609342562029549,catapult,FF,349,catapult_fpga_latency
Throughput,0.609342562029549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609342562029549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669985327321332,catapult,CLB,318,catapult_fpga_latency
Throughput,0.669985327321332,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.669985327321332,catapult,FF,356,catapult_fpga_latency
Throughput,0.669985327321332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669985327321332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.711341269530764,catapult,CLB,203,catapult_fpga_latency
Throughput,0.711341269530764,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.711341269530764,catapult,FF,246,catapult_fpga_latency
Throughput,0.711341269530764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.711341269530764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659274876748562,catapult,CLB,278,catapult_fpga_latency
Throughput,0.659274876748562,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.659274876748562,catapult,FF,248,catapult_fpga_latency
Throughput,0.659274876748562,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659274876748562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658515127409507,catapult,CLB,385,catapult_fpga_latency
Throughput,0.658515127409507,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.658515127409507,catapult,FF,257,catapult_fpga_latency
Throughput,0.658515127409507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658515127409507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6202215803618,catapult,CLB,563,catapult_fpga_latency
Throughput,0.6202215803618,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.6202215803618,catapult,FF,266,catapult_fpga_latency
Throughput,0.6202215803618,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6202215803618,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639286045344559,catapult,CLB,137,catapult_fpga_latency
Throughput,0.639286045344559,catapult,LUT,742,catapult_fpga_latency
Throughput,0.639286045344559,catapult,FF,345,catapult_fpga_latency
Throughput,0.639286045344559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639286045344559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621671338526776,catapult,CLB,181,catapult_fpga_latency
Throughput,0.621671338526776,catapult,LUT,920,catapult_fpga_latency
Throughput,0.621671338526776,catapult,FF,347,catapult_fpga_latency
Throughput,0.621671338526776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621671338526776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619497698875797,catapult,CLB,335,catapult_fpga_latency
Throughput,0.619497698875797,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.619497698875797,catapult,FF,357,catapult_fpga_latency
Throughput,0.619497698875797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619497698875797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665913296756936,catapult,CLB,205,catapult_fpga_latency
Throughput,0.665913296756936,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.665913296756936,catapult,FF,246,catapult_fpga_latency
Throughput,0.665913296756936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665913296756936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656910667375254,catapult,CLB,240,catapult_fpga_latency
Throughput,0.656910667375254,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.656910667375254,catapult,FF,248,catapult_fpga_latency
Throughput,0.656910667375254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656910667375254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608788717440457,catapult,CLB,388,catapult_fpga_latency
Throughput,0.608788717440457,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.608788717440457,catapult,FF,252,catapult_fpga_latency
Throughput,0.608788717440457,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608788717440457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654051752498968,catapult,CLB,288,catapult_fpga_latency
Throughput,0.654051752498968,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.654051752498968,catapult,FF,252,catapult_fpga_latency
Throughput,0.654051752498968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654051752498968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625989846444691,catapult,CLB,393,catapult_fpga_latency
Throughput,0.625989846444691,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.625989846444691,catapult,FF,257,catapult_fpga_latency
Throughput,0.625989846444691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625989846444691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649259584369984,catapult,CLB,521,catapult_fpga_latency
Throughput,0.649259584369984,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.649259584369984,catapult,FF,256,catapult_fpga_latency
Throughput,0.649259584369984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649259584369984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619456637415924,catapult,CLB,609,catapult_fpga_latency
Throughput,0.619456637415924,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.619456637415924,catapult,FF,275,catapult_fpga_latency
Throughput,0.619456637415924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619456637415924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62686728091302,catapult,CLB,802,catapult_fpga_latency
Throughput,0.62686728091302,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.62686728091302,catapult,FF,276,catapult_fpga_latency
Throughput,0.62686728091302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62686728091302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.698353282958783,catapult,CLB,243,catapult_fpga_latency
Throughput,0.698353282958783,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.698353282958783,catapult,FF,466,catapult_fpga_latency
Throughput,0.698353282958783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.698353282958783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632573486061876,catapult,CLB,396,catapult_fpga_latency
Throughput,0.632573486061876,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.632573486061876,catapult,FF,468,catapult_fpga_latency
Throughput,0.632573486061876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632573486061876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662545193864036,catapult,CLB,303,catapult_fpga_latency
Throughput,0.662545193864036,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.662545193864036,catapult,FF,256,catapult_fpga_latency
Throughput,0.662545193864036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662545193864036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566894162314,catapult,CLB,391,catapult_fpga_latency
Throughput,0.648566894162314,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.648566894162314,catapult,FF,261,catapult_fpga_latency
Throughput,0.648566894162314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566894162314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636440819277538,catapult,CLB,621,catapult_fpga_latency
Throughput,0.636440819277538,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.636440819277538,catapult,FF,275,catapult_fpga_latency
Throughput,0.636440819277538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636440819277538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633359153274815,catapult,CLB,494,catapult_fpga_latency
Throughput,0.633359153274815,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.633359153274815,catapult,FF,263,catapult_fpga_latency
Throughput,0.633359153274815,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633359153274815,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625795150963693,catapult,CLB,580,catapult_fpga_latency
Throughput,0.625795150963693,catapult,LUT,3303,catapult_fpga_latency
Throughput,0.625795150963693,catapult,FF,273,catapult_fpga_latency
Throughput,0.625795150963693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625795150963693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640087256694833,catapult,CLB,830,catapult_fpga_latency
Throughput,0.640087256694833,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.640087256694833,catapult,FF,276,catapult_fpga_latency
Throughput,0.640087256694833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640087256694833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645589878700118,catapult,CLB,246,catapult_fpga_latency
Throughput,0.645589878700118,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.645589878700118,catapult,FF,252,catapult_fpga_latency
Throughput,0.645589878700118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645589878700118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655138414368496,catapult,CLB,315,catapult_fpga_latency
Throughput,0.655138414368496,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.655138414368496,catapult,FF,254,catapult_fpga_latency
Throughput,0.655138414368496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655138414368496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676625694725432,catapult,CLB,453,catapult_fpga_latency
Throughput,0.676625694725432,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.676625694725432,catapult,FF,257,catapult_fpga_latency
Throughput,0.676625694725432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676625694725432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655909746818838,catapult,CLB,472,catapult_fpga_latency
Throughput,0.655909746818838,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.655909746818838,catapult,FF,270,catapult_fpga_latency
Throughput,0.655909746818838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655909746818838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661817748628383,catapult,CLB,544,catapult_fpga_latency
Throughput,0.661817748628383,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.661817748628383,catapult,FF,276,catapult_fpga_latency
Throughput,0.661817748628383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661817748628383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675090900989818,catapult,CLB,747,catapult_fpga_latency
Throughput,0.675090900989818,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.675090900989818,catapult,FF,278,catapult_fpga_latency
Throughput,0.675090900989818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675090900989818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717385845977259,catapult,CLB,114,catapult_fpga_latency
Throughput,0.717385845977259,catapult,LUT,590,catapult_fpga_latency
Throughput,0.717385845977259,catapult,FF,233,catapult_fpga_latency
Throughput,0.717385845977259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717385845977259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668861871328366,catapult,CLB,179,catapult_fpga_latency
Throughput,0.668861871328366,catapult,LUT,798,catapult_fpga_latency
Throughput,0.668861871328366,catapult,FF,235,catapult_fpga_latency
Throughput,0.668861871328366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668861871328366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672480032386638,catapult,CLB,222,catapult_fpga_latency
Throughput,0.672480032386638,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.672480032386638,catapult,FF,242,catapult_fpga_latency
Throughput,0.672480032386638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672480032386638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.710583068937216,catapult,CLB,160,catapult_fpga_latency
Throughput,0.710583068937216,catapult,LUT,776,catapult_fpga_latency
Throughput,0.710583068937216,catapult,FF,241,catapult_fpga_latency
Throughput,0.710583068937216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.710583068937216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675897625841999,catapult,CLB,212,catapult_fpga_latency
Throughput,0.675897625841999,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.675897625841999,catapult,FF,243,catapult_fpga_latency
Throughput,0.675897625841999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675897625841999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.703434236284967,catapult,CLB,207,catapult_fpga_latency
Throughput,0.703434236284967,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.703434236284967,catapult,FF,242,catapult_fpga_latency
Throughput,0.703434236284967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.703434236284967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667815308998143,catapult,CLB,288,catapult_fpga_latency
Throughput,0.667815308998143,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.667815308998143,catapult,FF,244,catapult_fpga_latency
Throughput,0.667815308998143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667815308998143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653561025280394,catapult,CLB,426,catapult_fpga_latency
Throughput,0.653561025280394,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.653561025280394,catapult,FF,251,catapult_fpga_latency
Throughput,0.653561025280394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653561025280394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699111010439126,catapult,CLB,329,catapult_fpga_latency
Throughput,0.699111010439126,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.699111010439126,catapult,FF,243,catapult_fpga_latency
Throughput,0.699111010439126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699111010439126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633480723181594,catapult,CLB,622,catapult_fpga_latency
Throughput,0.633480723181594,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.633480723181594,catapult,FF,262,catapult_fpga_latency
Throughput,0.633480723181594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633480723181594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.715784772108444,catapult,CLB,137,catapult_fpga_latency
Throughput,0.715784772108444,catapult,LUT,739,catapult_fpga_latency
Throughput,0.715784772108444,catapult,FF,241,catapult_fpga_latency
Throughput,0.715784772108444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.715784772108444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643291594430381,catapult,CLB,224,catapult_fpga_latency
Throughput,0.643291594430381,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.643291594430381,catapult,FF,243,catapult_fpga_latency
Throughput,0.643291594430381,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643291594430381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620548341336338,catapult,CLB,208,catapult_fpga_latency
Throughput,0.620548341336338,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.620548341336338,catapult,FF,242,catapult_fpga_latency
Throughput,0.620548341336338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620548341336338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63849743675204,catapult,CLB,449,catapult_fpga_latency
Throughput,0.63849743675204,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.63849743675204,catapult,FF,255,catapult_fpga_latency
Throughput,0.63849743675204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63849743675204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656660474358394,catapult,CLB,321,catapult_fpga_latency
Throughput,0.656660474358394,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.656660474358394,catapult,FF,243,catapult_fpga_latency
Throughput,0.656660474358394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656660474358394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639969691035433,catapult,CLB,494,catapult_fpga_latency
Throughput,0.639969691035433,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.639969691035433,catapult,FF,247,catapult_fpga_latency
Throughput,0.639969691035433,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639969691035433,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64532449496905,catapult,CLB,650,catapult_fpga_latency
Throughput,0.64532449496905,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.64532449496905,catapult,FF,256,catapult_fpga_latency
Throughput,0.64532449496905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64532449496905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642206725060383,catapult,CLB,319,catapult_fpga_latency
Throughput,0.642206725060383,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.642206725060383,catapult,FF,244,catapult_fpga_latency
Throughput,0.642206725060383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642206725060383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634249337368005,catapult,CLB,402,catapult_fpga_latency
Throughput,0.634249337368005,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.634249337368005,catapult,FF,253,catapult_fpga_latency
Throughput,0.634249337368005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634249337368005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673879876868669,catapult,CLB,303,catapult_fpga_latency
Throughput,0.673879876868669,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.673879876868669,catapult,FF,243,catapult_fpga_latency
Throughput,0.673879876868669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673879876868669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624620152869536,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624620152869536,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.624620152869536,catapult,FF,254,catapult_fpga_latency
Throughput,0.624620152869536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624620152869536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623154294872873,catapult,CLB,341,catapult_fpga_latency
Throughput,0.623154294872873,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.623154294872873,catapult,FF,244,catapult_fpga_latency
Throughput,0.623154294872873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623154294872873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620172345894924,catapult,CLB,464,catapult_fpga_latency
Throughput,0.620172345894924,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.620172345894924,catapult,FF,247,catapult_fpga_latency
Throughput,0.620172345894924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620172345894924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624303901150218,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624303901150218,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.624303901150218,catapult,FF,259,catapult_fpga_latency
Throughput,0.624303901150218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624303901150218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71673387241277,catapult,CLB,128,catapult_fpga_latency
Throughput,0.71673387241277,catapult,LUT,549,catapult_fpga_latency
Throughput,0.71673387241277,catapult,FF,274,catapult_fpga_latency
Throughput,0.71673387241277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71673387241277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635248544169149,catapult,CLB,201,catapult_fpga_latency
Throughput,0.635248544169149,catapult,LUT,664,catapult_fpga_latency
Throughput,0.635248544169149,catapult,FF,281,catapult_fpga_latency
Throughput,0.635248544169149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635248544169149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.733786079344289,catapult,CLB,96,catapult_fpga_latency
Throughput,0.733786079344289,catapult,LUT,480,catapult_fpga_latency
Throughput,0.733786079344289,catapult,FF,234,catapult_fpga_latency
Throughput,0.733786079344289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.733786079344289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647632320997665,catapult,CLB,154,catapult_fpga_latency
Throughput,0.647632320997665,catapult,LUT,727,catapult_fpga_latency
Throughput,0.647632320997665,catapult,FF,236,catapult_fpga_latency
Throughput,0.647632320997665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647632320997665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697432750047077,catapult,CLB,223,catapult_fpga_latency
Throughput,0.697432750047077,catapult,LUT,893,catapult_fpga_latency
Throughput,0.697432750047077,catapult,FF,245,catapult_fpga_latency
Throughput,0.697432750047077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697432750047077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730698240624776,catapult,CLB,128,catapult_fpga_latency
Throughput,0.730698240624776,catapult,LUT,616,catapult_fpga_latency
Throughput,0.730698240624776,catapult,FF,242,catapult_fpga_latency
Throughput,0.730698240624776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730698240624776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686776866882727,catapult,CLB,157,catapult_fpga_latency
Throughput,0.686776866882727,catapult,LUT,843,catapult_fpga_latency
Throughput,0.686776866882727,catapult,FF,244,catapult_fpga_latency
Throughput,0.686776866882727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686776866882727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623235853013563,catapult,CLB,258,catapult_fpga_latency
Throughput,0.623235853013563,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.623235853013563,catapult,FF,254,catapult_fpga_latency
Throughput,0.623235853013563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623235853013563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689200300215651,catapult,CLB,163,catapult_fpga_latency
Throughput,0.689200300215651,catapult,LUT,905,catapult_fpga_latency
Throughput,0.689200300215651,catapult,FF,243,catapult_fpga_latency
Throughput,0.689200300215651,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689200300215651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683413486345057,catapult,CLB,266,catapult_fpga_latency
Throughput,0.683413486345057,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.683413486345057,catapult,FF,245,catapult_fpga_latency
Throughput,0.683413486345057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683413486345057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662533341990436,catapult,CLB,393,catapult_fpga_latency
Throughput,0.662533341990436,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.662533341990436,catapult,FF,255,catapult_fpga_latency
Throughput,0.662533341990436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662533341990436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669399154013349,catapult,CLB,121,catapult_fpga_latency
Throughput,0.669399154013349,catapult,LUT,570,catapult_fpga_latency
Throughput,0.669399154013349,catapult,FF,313,catapult_fpga_latency
Throughput,0.669399154013349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669399154013349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63335233390335,catapult,CLB,134,catapult_fpga_latency
Throughput,0.63335233390335,catapult,LUT,678,catapult_fpga_latency
Throughput,0.63335233390335,catapult,FF,315,catapult_fpga_latency
Throughput,0.63335233390335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63335233390335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629259298879289,catapult,CLB,215,catapult_fpga_latency
Throughput,0.629259298879289,catapult,LUT,879,catapult_fpga_latency
Throughput,0.629259298879289,catapult,FF,322,catapult_fpga_latency
Throughput,0.629259298879289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629259298879289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689500153758534,catapult,CLB,122,catapult_fpga_latency
Throughput,0.689500153758534,catapult,LUT,629,catapult_fpga_latency
Throughput,0.689500153758534,catapult,FF,242,catapult_fpga_latency
Throughput,0.689500153758534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689500153758534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668249080489265,catapult,CLB,209,catapult_fpga_latency
Throughput,0.668249080489265,catapult,LUT,832,catapult_fpga_latency
Throughput,0.668249080489265,catapult,FF,244,catapult_fpga_latency
Throughput,0.668249080489265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668249080489265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650247484192484,catapult,CLB,169,catapult_fpga_latency
Throughput,0.650247484192484,catapult,LUT,888,catapult_fpga_latency
Throughput,0.650247484192484,catapult,FF,243,catapult_fpga_latency
Throughput,0.650247484192484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650247484192484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620956795068113,catapult,CLB,240,catapult_fpga_latency
Throughput,0.620956795068113,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.620956795068113,catapult,FF,245,catapult_fpga_latency
Throughput,0.620956795068113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620956795068113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636796658091138,catapult,CLB,364,catapult_fpga_latency
Throughput,0.636796658091138,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.636796658091138,catapult,FF,254,catapult_fpga_latency
Throughput,0.636796658091138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636796658091138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631212312679856,catapult,CLB,264,catapult_fpga_latency
Throughput,0.631212312679856,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.631212312679856,catapult,FF,244,catapult_fpga_latency
Throughput,0.631212312679856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631212312679856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611024345654028,catapult,CLB,526,catapult_fpga_latency
Throughput,0.611024345654028,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.611024345654028,catapult,FF,255,catapult_fpga_latency
Throughput,0.611024345654028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611024345654028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708949853849988,catapult,CLB,120,catapult_fpga_latency
Throughput,0.708949853849988,catapult,LUT,660,catapult_fpga_latency
Throughput,0.708949853849988,catapult,FF,242,catapult_fpga_latency
Throughput,0.708949853849988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708949853849988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603800197684185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.603800197684185,catapult,LUT,856,catapult_fpga_latency
Throughput,0.603800197684185,catapult,FF,244,catapult_fpga_latency
Throughput,0.603800197684185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603800197684185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637499370469372,catapult,CLB,227,catapult_fpga_latency
Throughput,0.637499370469372,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.637499370469372,catapult,FF,251,catapult_fpga_latency
Throughput,0.637499370469372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637499370469372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648481095154873,catapult,CLB,167,catapult_fpga_latency
Throughput,0.648481095154873,catapult,LUT,895,catapult_fpga_latency
Throughput,0.648481095154873,catapult,FF,243,catapult_fpga_latency
Throughput,0.648481095154873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648481095154873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631388866088735,catapult,CLB,280,catapult_fpga_latency
Throughput,0.631388866088735,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.631388866088735,catapult,FF,246,catapult_fpga_latency
Throughput,0.631388866088735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631388866088735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608994112244923,catapult,CLB,392,catapult_fpga_latency
Throughput,0.608994112244923,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.608994112244923,catapult,FF,254,catapult_fpga_latency
Throughput,0.608994112244923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608994112244923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659706325132304,catapult,CLB,235,catapult_fpga_latency
Throughput,0.659706325132304,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.659706325132304,catapult,FF,244,catapult_fpga_latency
Throughput,0.659706325132304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659706325132304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61288592660691,catapult,CLB,437,catapult_fpga_latency
Throughput,0.61288592660691,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.61288592660691,catapult,FF,247,catapult_fpga_latency
Throughput,0.61288592660691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61288592660691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615233930397355,catapult,CLB,536,catapult_fpga_latency
Throughput,0.615233930397355,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.615233930397355,catapult,FF,255,catapult_fpga_latency
Throughput,0.615233930397355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615233930397355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690007314077529,catapult,CLB,158,catapult_fpga_latency
Throughput,0.690007314077529,catapult,LUT,880,catapult_fpga_latency
Throughput,0.690007314077529,catapult,FF,243,catapult_fpga_latency
Throughput,0.690007314077529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690007314077529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619933592713549,catapult,CLB,233,catapult_fpga_latency
Throughput,0.619933592713549,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.619933592713549,catapult,FF,245,catapult_fpga_latency
Throughput,0.619933592713549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619933592713549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626934877766507,catapult,CLB,300,catapult_fpga_latency
Throughput,0.626934877766507,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.626934877766507,catapult,FF,252,catapult_fpga_latency
Throughput,0.626934877766507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626934877766507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,277,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610810117458786,catapult,CLB,499,catapult_fpga_latency
Throughput,0.610810117458786,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.610810117458786,catapult,FF,255,catapult_fpga_latency
Throughput,0.610810117458786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610810117458786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.760245833092589,catapult,CLB,107,catapult_fpga_latency
Throughput,0.760245833092589,catapult,LUT,538,catapult_fpga_latency
Throughput,0.760245833092589,catapult,FF,359,catapult_fpga_latency
Throughput,0.760245833092589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.760245833092589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736035565238512,catapult,CLB,154,catapult_fpga_latency
Throughput,0.736035565238512,catapult,LUT,727,catapult_fpga_latency
Throughput,0.736035565238512,catapult,FF,364,catapult_fpga_latency
Throughput,0.736035565238512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736035565238512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637437602826653,catapult,CLB,244,catapult_fpga_latency
Throughput,0.637437602826653,catapult,LUT,864,catapult_fpga_latency
Throughput,0.637437602826653,catapult,FF,296,catapult_fpga_latency
Throughput,0.637437602826653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637437602826653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674859460517347,catapult,CLB,157,catapult_fpga_latency
Throughput,0.674859460517347,catapult,LUT,851,catapult_fpga_latency
Throughput,0.674859460517347,catapult,FF,487,catapult_fpga_latency
Throughput,0.674859460517347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674859460517347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656292002688172,catapult,CLB,260,catapult_fpga_latency
Throughput,0.656292002688172,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.656292002688172,catapult,FF,346,catapult_fpga_latency
Throughput,0.656292002688172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656292002688172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736977243616672,catapult,CLB,228,catapult_fpga_latency
Throughput,0.736977243616672,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.736977243616672,catapult,FF,546,catapult_fpga_latency
Throughput,0.736977243616672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736977243616672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697651217645553,catapult,CLB,317,catapult_fpga_latency
Throughput,0.697651217645553,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.697651217645553,catapult,FF,551,catapult_fpga_latency
Throughput,0.697651217645553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697651217645553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631306355929261,catapult,CLB,396,catapult_fpga_latency
Throughput,0.631306355929261,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.631306355929261,catapult,FF,260,catapult_fpga_latency
Throughput,0.631306355929261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631306355929261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.713479482470522,catapult,CLB,396,catapult_fpga_latency
Throughput,0.713479482470522,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.713479482470522,catapult,FF,860,catapult_fpga_latency
Throughput,0.713479482470522,catapult,DSP,1,catapult_fpga_latency
Throughput,0.713479482470522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642169608552672,catapult,CLB,484,catapult_fpga_latency
Throughput,0.642169608552672,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.642169608552672,catapult,FF,866,catapult_fpga_latency
Throughput,0.642169608552672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642169608552672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623041313869523,catapult,CLB,178,catapult_fpga_latency
Throughput,0.623041313869523,catapult,LUT,908,catapult_fpga_latency
Throughput,0.623041313869523,catapult,FF,488,catapult_fpga_latency
Throughput,0.623041313869523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623041313869523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627548238064189,catapult,CLB,222,catapult_fpga_latency
Throughput,0.627548238064189,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.627548238064189,catapult,FF,490,catapult_fpga_latency
Throughput,0.627548238064189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627548238064189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617450509798013,catapult,CLB,230,catapult_fpga_latency
Throughput,0.617450509798013,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.617450509798013,catapult,FF,345,catapult_fpga_latency
Throughput,0.617450509798013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617450509798013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65442756239476,catapult,CLB,318,catapult_fpga_latency
Throughput,0.65442756239476,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.65442756239476,catapult,FF,549,catapult_fpga_latency
Throughput,0.65442756239476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65442756239476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637223946621024,catapult,CLB,356,catapult_fpga_latency
Throughput,0.637223946621024,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.637223946621024,catapult,FF,256,catapult_fpga_latency
Throughput,0.637223946621024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637223946621024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646925518818093,catapult,CLB,511,catapult_fpga_latency
Throughput,0.646925518818093,catapult,LUT,2549,catapult_fpga_latency
Throughput,0.646925518818093,catapult,FF,859,catapult_fpga_latency
Throughput,0.646925518818093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646925518818093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632841299223187,catapult,CLB,534,catapult_fpga_latency
Throughput,0.632841299223187,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.632841299223187,catapult,FF,266,catapult_fpga_latency
Throughput,0.632841299223187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632841299223187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628356602425582,catapult,CLB,718,catapult_fpga_latency
Throughput,0.628356602425582,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.628356602425582,catapult,FF,1480,catapult_fpga_latency
Throughput,0.628356602425582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628356602425582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644242724889029,catapult,CLB,911,catapult_fpga_latency
Throughput,0.644242724889029,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.644242724889029,catapult,FF,1494,catapult_fpga_latency
Throughput,0.644242724889029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644242724889029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615061376974808,catapult,CLB,893,catapult_fpga_latency
Throughput,0.615061376974808,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.615061376974808,catapult,FF,282,catapult_fpga_latency
Throughput,0.615061376974808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615061376974808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682264134466074,catapult,CLB,235,catapult_fpga_latency
Throughput,0.682264134466074,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.682264134466074,catapult,FF,546,catapult_fpga_latency
Throughput,0.682264134466074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682264134466074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621424865073126,catapult,CLB,324,catapult_fpga_latency
Throughput,0.621424865073126,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.621424865073126,catapult,FF,551,catapult_fpga_latency
Throughput,0.621424865073126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621424865073126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660580954526268,catapult,CLB,365,catapult_fpga_latency
Throughput,0.660580954526268,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.660580954526268,catapult,FF,254,catapult_fpga_latency
Throughput,0.660580954526268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660580954526268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654928599684062,catapult,CLB,411,catapult_fpga_latency
Throughput,0.654928599684062,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.654928599684062,catapult,FF,862,catapult_fpga_latency
Throughput,0.654928599684062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654928599684062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645676581891484,catapult,CLB,494,catapult_fpga_latency
Throughput,0.645676581891484,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.645676581891484,catapult,FF,869,catapult_fpga_latency
Throughput,0.645676581891484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645676581891484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609772829132507,catapult,CLB,563,catapult_fpga_latency
Throughput,0.609772829132507,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.609772829132507,catapult,FF,266,catapult_fpga_latency
Throughput,0.609772829132507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609772829132507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622124230743389,catapult,CLB,914,catapult_fpga_latency
Throughput,0.622124230743389,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.622124230743389,catapult,FF,1495,catapult_fpga_latency
Throughput,0.622124230743389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622124230743389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61509466922054,catapult,CLB,839,catapult_fpga_latency
Throughput,0.61509466922054,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.61509466922054,catapult,FF,278,catapult_fpga_latency
Throughput,0.61509466922054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61509466922054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634264221789513,catapult,CLB,537,catapult_fpga_latency
Throughput,0.634264221789513,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.634264221789513,catapult,FF,862,catapult_fpga_latency
Throughput,0.634264221789513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634264221789513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60791973514153,catapult,CLB,539,catapult_fpga_latency
Throughput,0.60791973514153,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.60791973514153,catapult,FF,264,catapult_fpga_latency
Throughput,0.60791973514153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60791973514153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652929039671968,catapult,CLB,735,catapult_fpga_latency
Throughput,0.652929039671968,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.652929039671968,catapult,FF,1484,catapult_fpga_latency
Throughput,0.652929039671968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652929039671968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658313112148905,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.658313112148905,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.658313112148905,catapult,FF,1498,catapult_fpga_latency
Throughput,0.658313112148905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658313112148905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640427908311217,catapult,CLB,772,catapult_fpga_latency
Throughput,0.640427908311217,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.640427908311217,catapult,FF,280,catapult_fpga_latency
Throughput,0.640427908311217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640427908311217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661860237621062,catapult,CLB,128,catapult_fpga_latency
Throughput,0.661860237621062,catapult,LUT,720,catapult_fpga_latency
Throughput,0.661860237621062,catapult,FF,238,catapult_fpga_latency
Throughput,0.661860237621062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661860237621062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617050081018675,catapult,CLB,192,catapult_fpga_latency
Throughput,0.617050081018675,catapult,LUT,920,catapult_fpga_latency
Throughput,0.617050081018675,catapult,FF,242,catapult_fpga_latency
Throughput,0.617050081018675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617050081018675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706889129388279,catapult,CLB,183,catapult_fpga_latency
Throughput,0.706889129388279,catapult,LUT,964,catapult_fpga_latency
Throughput,0.706889129388279,catapult,FF,246,catapult_fpga_latency
Throughput,0.706889129388279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706889129388279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655946747619241,catapult,CLB,243,catapult_fpga_latency
Throughput,0.655946747619241,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.655946747619241,catapult,FF,248,catapult_fpga_latency
Throughput,0.655946747619241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655946747619241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654168986240864,catapult,CLB,343,catapult_fpga_latency
Throughput,0.654168986240864,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.654168986240864,catapult,FF,260,catapult_fpga_latency
Throughput,0.654168986240864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654168986240864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650286386124449,catapult,CLB,262,catapult_fpga_latency
Throughput,0.650286386124449,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.650286386124449,catapult,FF,247,catapult_fpga_latency
Throughput,0.650286386124449,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650286386124449,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645418208409412,catapult,CLB,334,catapult_fpga_latency
Throughput,0.645418208409412,catapult,LUT,1700,catapult_fpga_latency
Throughput,0.645418208409412,catapult,FF,248,catapult_fpga_latency
Throughput,0.645418208409412,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645418208409412,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664023410809372,catapult,CLB,502,catapult_fpga_latency
Throughput,0.664023410809372,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.664023410809372,catapult,FF,253,catapult_fpga_latency
Throughput,0.664023410809372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664023410809372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618655685940678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.618655685940678,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.618655685940678,catapult,FF,256,catapult_fpga_latency
Throughput,0.618655685940678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618655685940678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643523419426042,catapult,CLB,710,catapult_fpga_latency
Throughput,0.643523419426042,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.643523419426042,catapult,FF,268,catapult_fpga_latency
Throughput,0.643523419426042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643523419426042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651709074462324,catapult,CLB,181,catapult_fpga_latency
Throughput,0.651709074462324,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.651709074462324,catapult,FF,246,catapult_fpga_latency
Throughput,0.651709074462324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651709074462324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65319047622158,catapult,CLB,238,catapult_fpga_latency
Throughput,0.65319047622158,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.65319047622158,catapult,FF,247,catapult_fpga_latency
Throughput,0.65319047622158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65319047622158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637052231912494,catapult,CLB,351,catapult_fpga_latency
Throughput,0.637052231912494,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.637052231912494,catapult,FF,250,catapult_fpga_latency
Throughput,0.637052231912494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637052231912494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648963799501336,catapult,CLB,270,catapult_fpga_latency
Throughput,0.648963799501336,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.648963799501336,catapult,FF,249,catapult_fpga_latency
Throughput,0.648963799501336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648963799501336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639000092655013,catapult,CLB,351,catapult_fpga_latency
Throughput,0.639000092655013,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.639000092655013,catapult,FF,253,catapult_fpga_latency
Throughput,0.639000092655013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639000092655013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630191597151282,catapult,CLB,515,catapult_fpga_latency
Throughput,0.630191597151282,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.630191597151282,catapult,FF,256,catapult_fpga_latency
Throughput,0.630191597151282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630191597151282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647149081792525,catapult,CLB,377,catapult_fpga_latency
Throughput,0.647149081792525,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.647149081792525,catapult,FF,258,catapult_fpga_latency
Throughput,0.647149081792525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647149081792525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63946918941525,catapult,CLB,524,catapult_fpga_latency
Throughput,0.63946918941525,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.63946918941525,catapult,FF,262,catapult_fpga_latency
Throughput,0.63946918941525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63946918941525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629596447565004,catapult,CLB,735,catapult_fpga_latency
Throughput,0.629596447565004,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.629596447565004,catapult,FF,278,catapult_fpga_latency
Throughput,0.629596447565004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629596447565004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620755969034209,catapult,CLB,594,catapult_fpga_latency
Throughput,0.620755969034209,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.620755969034209,catapult,FF,276,catapult_fpga_latency
Throughput,0.620755969034209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620755969034209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67716314688549,catapult,CLB,279,catapult_fpga_latency
Throughput,0.67716314688549,catapult,LUT,1498,catapult_fpga_latency
Throughput,0.67716314688549,catapult,FF,251,catapult_fpga_latency
Throughput,0.67716314688549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67716314688549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612851746259766,catapult,CLB,343,catapult_fpga_latency
Throughput,0.612851746259766,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.612851746259766,catapult,FF,255,catapult_fpga_latency
Throughput,0.612851746259766,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612851746259766,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616857481247533,catapult,CLB,422,catapult_fpga_latency
Throughput,0.616857481247533,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.616857481247533,catapult,FF,265,catapult_fpga_latency
Throughput,0.616857481247533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616857481247533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622777850781181,catapult,CLB,587,catapult_fpga_latency
Throughput,0.622777850781181,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.622777850781181,catapult,FF,263,catapult_fpga_latency
Throughput,0.622777850781181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622777850781181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637987023343945,catapult,CLB,758,catapult_fpga_latency
Throughput,0.637987023343945,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.637987023343945,catapult,FF,272,catapult_fpga_latency
Throughput,0.637987023343945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637987023343945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629071666360519,catapult,CLB,584,catapult_fpga_latency
Throughput,0.629071666360519,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.629071666360519,catapult,FF,277,catapult_fpga_latency
Throughput,0.629071666360519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629071666360519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648975592027984,catapult,CLB,412,catapult_fpga_latency
Throughput,0.648975592027984,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.648975592027984,catapult,FF,260,catapult_fpga_latency
Throughput,0.648975592027984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648975592027984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634240085241868,catapult,CLB,562,catapult_fpga_latency
Throughput,0.634240085241868,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.634240085241868,catapult,FF,268,catapult_fpga_latency
Throughput,0.634240085241868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634240085241868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625754425178856,catapult,CLB,773,catapult_fpga_latency
Throughput,0.625754425178856,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.625754425178856,catapult,FF,280,catapult_fpga_latency
Throughput,0.625754425178856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625754425178856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645148387354834,catapult,CLB,699,catapult_fpga_latency
Throughput,0.645148387354834,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.645148387354834,catapult,FF,294,catapult_fpga_latency
Throughput,0.645148387354834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645148387354834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641056872001456,catapult,CLB,124,catapult_fpga_latency
Throughput,0.641056872001456,catapult,LUT,678,catapult_fpga_latency
Throughput,0.641056872001456,catapult,FF,344,catapult_fpga_latency
Throughput,0.641056872001456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641056872001456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63168360736821,catapult,CLB,208,catapult_fpga_latency
Throughput,0.63168360736821,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.63168360736821,catapult,FF,349,catapult_fpga_latency
Throughput,0.63168360736821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63168360736821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654558640926803,catapult,CLB,304,catapult_fpga_latency
Throughput,0.654558640926803,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.654558640926803,catapult,FF,353,catapult_fpga_latency
Throughput,0.654558640926803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654558640926803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.738758132803594,catapult,CLB,149,catapult_fpga_latency
Throughput,0.738758132803594,catapult,LUT,823,catapult_fpga_latency
Throughput,0.738758132803594,catapult,FF,240,catapult_fpga_latency
Throughput,0.738758132803594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.738758132803594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677475563456426,catapult,CLB,232,catapult_fpga_latency
Throughput,0.677475563456426,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.677475563456426,catapult,FF,242,catapult_fpga_latency
Throughput,0.677475563456426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677475563456426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656735943552232,catapult,CLB,343,catapult_fpga_latency
Throughput,0.656735943552232,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.656735943552232,catapult,FF,255,catapult_fpga_latency
Throughput,0.656735943552232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656735943552232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728932573008064,catapult,CLB,205,catapult_fpga_latency
Throughput,0.728932573008064,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.728932573008064,catapult,FF,241,catapult_fpga_latency
Throughput,0.728932573008064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728932573008064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624810213897529,catapult,CLB,552,catapult_fpga_latency
Throughput,0.624810213897529,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.624810213897529,catapult,FF,254,catapult_fpga_latency
Throughput,0.624810213897529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624810213897529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686354046125737,catapult,CLB,338,catapult_fpga_latency
Throughput,0.686354046125737,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.686354046125737,catapult,FF,245,catapult_fpga_latency
Throughput,0.686354046125737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686354046125737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645835042105216,catapult,CLB,515,catapult_fpga_latency
Throughput,0.645835042105216,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.645835042105216,catapult,FF,245,catapult_fpga_latency
Throughput,0.645835042105216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645835042105216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669891973220398,catapult,CLB,191,catapult_fpga_latency
Throughput,0.669891973220398,catapult,LUT,984,catapult_fpga_latency
Throughput,0.669891973220398,catapult,FF,468,catapult_fpga_latency
Throughput,0.669891973220398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669891973220398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674491214414687,catapult,CLB,237,catapult_fpga_latency
Throughput,0.674491214414687,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.674491214414687,catapult,FF,470,catapult_fpga_latency
Throughput,0.674491214414687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674491214414687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657739821805127,catapult,CLB,402,catapult_fpga_latency
Throughput,0.657739821805127,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.657739821805127,catapult,FF,483,catapult_fpga_latency
Throughput,0.657739821805127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657739821805127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657019863024499,catapult,CLB,222,catapult_fpga_latency
Throughput,0.657019863024499,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.657019863024499,catapult,FF,241,catapult_fpga_latency
Throughput,0.657019863024499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657019863024499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633189113959477,catapult,CLB,353,catapult_fpga_latency
Throughput,0.633189113959477,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.633189113959477,catapult,FF,245,catapult_fpga_latency
Throughput,0.633189113959477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633189113959477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62998078558604,catapult,CLB,586,catapult_fpga_latency
Throughput,0.62998078558604,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.62998078558604,catapult,FF,254,catapult_fpga_latency
Throughput,0.62998078558604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62998078558604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655883074412558,catapult,CLB,348,catapult_fpga_latency
Throughput,0.655883074412558,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.655883074412558,catapult,FF,242,catapult_fpga_latency
Throughput,0.655883074412558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655883074412558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646419932487902,catapult,CLB,535,catapult_fpga_latency
Throughput,0.646419932487902,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.646419932487902,catapult,FF,246,catapult_fpga_latency
Throughput,0.646419932487902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646419932487902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690001124701833,catapult,CLB,225,catapult_fpga_latency
Throughput,0.690001124701833,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.690001124701833,catapult,FF,241,catapult_fpga_latency
Throughput,0.690001124701833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690001124701833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646089157719409,catapult,CLB,366,catapult_fpga_latency
Throughput,0.646089157719409,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.646089157719409,catapult,FF,243,catapult_fpga_latency
Throughput,0.646089157719409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646089157719409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566052885373,catapult,CLB,550,catapult_fpga_latency
Throughput,0.648566052885373,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.648566052885373,catapult,FF,250,catapult_fpga_latency
Throughput,0.648566052885373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566052885373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633914019705851,catapult,CLB,380,catapult_fpga_latency
Throughput,0.633914019705851,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.633914019705851,catapult,FF,242,catapult_fpga_latency
Throughput,0.633914019705851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633914019705851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676514004516407,catapult,CLB,384,catapult_fpga_latency
Throughput,0.676514004516407,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.676514004516407,catapult,FF,242,catapult_fpga_latency
Throughput,0.676514004516407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676514004516407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636236736054645,catapult,CLB,594,catapult_fpga_latency
Throughput,0.636236736054645,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.636236736054645,catapult,FF,247,catapult_fpga_latency
Throughput,0.636236736054645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636236736054645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654282409224859,catapult,CLB,89,catapult_fpga_latency
Throughput,0.654282409224859,catapult,LUT,482,catapult_fpga_latency
Throughput,0.654282409224859,catapult,FF,303,catapult_fpga_latency
Throughput,0.654282409224859,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654282409224859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632205962587316,catapult,CLB,152,catapult_fpga_latency
Throughput,0.632205962587316,catapult,LUT,793,catapult_fpga_latency
Throughput,0.632205962587316,catapult,FF,317,catapult_fpga_latency
Throughput,0.632205962587316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632205962587316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.727050646348024,catapult,CLB,118,catapult_fpga_latency
Throughput,0.727050646348024,catapult,LUT,588,catapult_fpga_latency
Throughput,0.727050646348024,catapult,FF,243,catapult_fpga_latency
Throughput,0.727050646348024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.727050646348024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673018163414194,catapult,CLB,170,catapult_fpga_latency
Throughput,0.673018163414194,catapult,LUT,757,catapult_fpga_latency
Throughput,0.673018163414194,catapult,FF,244,catapult_fpga_latency
Throughput,0.673018163414194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673018163414194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667347806327658,catapult,CLB,231,catapult_fpga_latency
Throughput,0.667347806327658,catapult,LUT,964,catapult_fpga_latency
Throughput,0.667347806327658,catapult,FF,254,catapult_fpga_latency
Throughput,0.667347806327658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667347806327658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.710258043849911,catapult,CLB,158,catapult_fpga_latency
Throughput,0.710258043849911,catapult,LUT,764,catapult_fpga_latency
Throughput,0.710258043849911,catapult,FF,243,catapult_fpga_latency
Throughput,0.710258043849911,catapult,DSP,1,catapult_fpga_latency
Throughput,0.710258043849911,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672017719763235,catapult,CLB,360,catapult_fpga_latency
Throughput,0.672017719763235,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.672017719763235,catapult,FF,254,catapult_fpga_latency
Throughput,0.672017719763235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672017719763235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659225331128884,catapult,CLB,223,catapult_fpga_latency
Throughput,0.659225331128884,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.659225331128884,catapult,FF,244,catapult_fpga_latency
Throughput,0.659225331128884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659225331128884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643866081006079,catapult,CLB,318,catapult_fpga_latency
Throughput,0.643866081006079,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.643866081006079,catapult,FF,247,catapult_fpga_latency
Throughput,0.643866081006079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643866081006079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648080159738798,catapult,CLB,508,catapult_fpga_latency
Throughput,0.648080159738798,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.648080159738798,catapult,FF,258,catapult_fpga_latency
Throughput,0.648080159738798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648080159738798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.70482693679394,catapult,CLB,104,catapult_fpga_latency
Throughput,0.70482693679394,catapult,LUT,521,catapult_fpga_latency
Throughput,0.70482693679394,catapult,FF,242,catapult_fpga_latency
Throughput,0.70482693679394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.70482693679394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607194772295888,catapult,CLB,166,catapult_fpga_latency
Throughput,0.607194772295888,catapult,LUT,710,catapult_fpga_latency
Throughput,0.607194772295888,catapult,FF,244,catapult_fpga_latency
Throughput,0.607194772295888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607194772295888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641561920990366,catapult,CLB,242,catapult_fpga_latency
Throughput,0.641561920990366,catapult,LUT,928,catapult_fpga_latency
Throughput,0.641561920990366,catapult,FF,251,catapult_fpga_latency
Throughput,0.641561920990366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641561920990366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67362884532606,catapult,CLB,141,catapult_fpga_latency
Throughput,0.67362884532606,catapult,LUT,750,catapult_fpga_latency
Throughput,0.67362884532606,catapult,FF,243,catapult_fpga_latency
Throughput,0.67362884532606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67362884532606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608494954664083,catapult,CLB,233,catapult_fpga_latency
Throughput,0.608494954664083,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.608494954664083,catapult,FF,246,catapult_fpga_latency
Throughput,0.608494954664083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608494954664083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618891157468809,catapult,CLB,324,catapult_fpga_latency
Throughput,0.618891157468809,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.618891157468809,catapult,FF,256,catapult_fpga_latency
Throughput,0.618891157468809,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618891157468809,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627647889533971,catapult,CLB,235,catapult_fpga_latency
Throughput,0.627647889533971,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.627647889533971,catapult,FF,244,catapult_fpga_latency
Throughput,0.627647889533971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627647889533971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63871357975329,catapult,CLB,310,catapult_fpga_latency
Throughput,0.63871357975329,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.63871357975329,catapult,FF,250,catapult_fpga_latency
Throughput,0.63871357975329,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63871357975329,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614851869887507,catapult,CLB,481,catapult_fpga_latency
Throughput,0.614851869887507,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.614851869887507,catapult,FF,255,catapult_fpga_latency
Throughput,0.614851869887507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614851869887507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637567653897674,catapult,CLB,149,catapult_fpga_latency
Throughput,0.637567653897674,catapult,LUT,838,catapult_fpga_latency
Throughput,0.637567653897674,catapult,FF,243,catapult_fpga_latency
Throughput,0.637567653897674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637567653897674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662751572212417,catapult,CLB,231,catapult_fpga_latency
Throughput,0.662751572212417,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.662751572212417,catapult,FF,245,catapult_fpga_latency
Throughput,0.662751572212417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662751572212417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64892168683299,catapult,CLB,313,catapult_fpga_latency
Throughput,0.64892168683299,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.64892168683299,catapult,FF,252,catapult_fpga_latency
Throughput,0.64892168683299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64892168683299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,222,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615875800022664,catapult,CLB,368,catapult_fpga_latency
Throughput,0.615875800022664,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.615875800022664,catapult,FF,246,catapult_fpga_latency
Throughput,0.615875800022664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615875800022664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63018325729122,catapult,CLB,470,catapult_fpga_latency
Throughput,0.63018325729122,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.63018325729122,catapult,FF,256,catapult_fpga_latency
Throughput,0.63018325729122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63018325729122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646802081150376,catapult,CLB,225,catapult_fpga_latency
Throughput,0.646802081150376,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.646802081150376,catapult,FF,244,catapult_fpga_latency
Throughput,0.646802081150376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646802081150376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64163148922027,catapult,CLB,397,catapult_fpga_latency
Throughput,0.64163148922027,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.64163148922027,catapult,FF,250,catapult_fpga_latency
Throughput,0.64163148922027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64163148922027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63497788372031,catapult,CLB,535,catapult_fpga_latency
Throughput,0.63497788372031,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.63497788372031,catapult,FF,255,catapult_fpga_latency
Throughput,0.63497788372031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63497788372031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659270530343585,catapult,CLB,155,catapult_fpga_latency
Throughput,0.659270530343585,catapult,LUT,846,catapult_fpga_latency
Throughput,0.659270530343585,catapult,FF,470,catapult_fpga_latency
Throughput,0.659270530343585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659270530343585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604054048340029,catapult,CLB,218,catapult_fpga_latency
Throughput,0.604054048340029,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.604054048340029,catapult,FF,472,catapult_fpga_latency
Throughput,0.604054048340029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604054048340029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657677097644661,catapult,CLB,221,catapult_fpga_latency
Throughput,0.657677097644661,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.657677097644661,catapult,FF,331,catapult_fpga_latency
Throughput,0.657677097644661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657677097644661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695718478908946,catapult,CLB,222,catapult_fpga_latency
Throughput,0.695718478908946,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.695718478908946,catapult,FF,545,catapult_fpga_latency
Throughput,0.695718478908946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695718478908946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699211708719589,catapult,CLB,299,catapult_fpga_latency
Throughput,0.699211708719589,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.699211708719589,catapult,FF,550,catapult_fpga_latency
Throughput,0.699211708719589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699211708719589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664514525623016,catapult,CLB,395,catapult_fpga_latency
Throughput,0.664514525623016,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.664514525623016,catapult,FF,853,catapult_fpga_latency
Throughput,0.664514525623016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664514525623016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608036170855732,catapult,CLB,441,catapult_fpga_latency
Throughput,0.608036170855732,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.608036170855732,catapult,FF,857,catapult_fpga_latency
Throughput,0.608036170855732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608036170855732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625568094025387,catapult,CLB,487,catapult_fpga_latency
Throughput,0.625568094025387,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.625568094025387,catapult,FF,262,catapult_fpga_latency
Throughput,0.625568094025387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625568094025387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673895317101441,catapult,CLB,584,catapult_fpga_latency
Throughput,0.673895317101441,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.673895317101441,catapult,FF,1476,catapult_fpga_latency
Throughput,0.673895317101441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673895317101441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650258900581266,catapult,CLB,837,catapult_fpga_latency
Throughput,0.650258900581266,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.650258900581266,catapult,FF,1476,catapult_fpga_latency
Throughput,0.650258900581266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650258900581266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618938656370828,catapult,CLB,838,catapult_fpga_latency
Throughput,0.618938656370828,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.618938656370828,catapult,FF,268,catapult_fpga_latency
Throughput,0.618938656370828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618938656370828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,221,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,545,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648838319872101,catapult,CLB,315,catapult_fpga_latency
Throughput,0.648838319872101,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.648838319872101,catapult,FF,548,catapult_fpga_latency
Throughput,0.648838319872101,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648838319872101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682263668982042,catapult,CLB,332,catapult_fpga_latency
Throughput,0.682263668982042,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.682263668982042,catapult,FF,253,catapult_fpga_latency
Throughput,0.682263668982042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682263668982042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653569995385796,catapult,CLB,348,catapult_fpga_latency
Throughput,0.653569995385796,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.653569995385796,catapult,FF,853,catapult_fpga_latency
Throughput,0.653569995385796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653569995385796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640633047952665,catapult,CLB,442,catapult_fpga_latency
Throughput,0.640633047952665,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.640633047952665,catapult,FF,855,catapult_fpga_latency
Throughput,0.640633047952665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640633047952665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618592541134858,catapult,CLB,532,catapult_fpga_latency
Throughput,0.618592541134858,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.618592541134858,catapult,FF,268,catapult_fpga_latency
Throughput,0.618592541134858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618592541134858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607913083019042,catapult,CLB,685,catapult_fpga_latency
Throughput,0.607913083019042,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.607913083019042,catapult,FF,1475,catapult_fpga_latency
Throughput,0.607913083019042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607913083019042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641588264580735,catapult,CLB,780,catapult_fpga_latency
Throughput,0.641588264580735,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.641588264580735,catapult,FF,1477,catapult_fpga_latency
Throughput,0.641588264580735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641588264580735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615157480314961,catapult,CLB,751,catapult_fpga_latency
Throughput,0.615157480314961,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.615157480314961,catapult,FF,281,catapult_fpga_latency
Throughput,0.615157480314961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615157480314961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665871615957214,catapult,CLB,377,catapult_fpga_latency
Throughput,0.665871615957214,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.665871615957214,catapult,FF,855,catapult_fpga_latency
Throughput,0.665871615957214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665871615957214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657533525990656,catapult,CLB,492,catapult_fpga_latency
Throughput,0.657533525990656,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.657533525990656,catapult,FF,863,catapult_fpga_latency
Throughput,0.657533525990656,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657533525990656,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,526,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,260,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624333523963169,catapult,CLB,656,catapult_fpga_latency
Throughput,0.624333523963169,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.624333523963169,catapult,FF,1472,catapult_fpga_latency
Throughput,0.624333523963169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624333523963169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620515996281868,catapult,CLB,852,catapult_fpga_latency
Throughput,0.620515996281868,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.620515996281868,catapult,FF,1485,catapult_fpga_latency
Throughput,0.620515996281868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620515996281868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619617076646632,catapult,CLB,757,catapult_fpga_latency
Throughput,0.619617076646632,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.619617076646632,catapult,FF,277,catapult_fpga_latency
Throughput,0.619617076646632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619617076646632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634600312857954,catapult,CLB,898,catapult_fpga_latency
Throughput,0.634600312857954,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.634600312857954,catapult,FF,1482,catapult_fpga_latency
Throughput,0.634600312857954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634600312857954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643745051209919,catapult,CLB,846,catapult_fpga_latency
Throughput,0.643745051209919,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.643745051209919,catapult,FF,276,catapult_fpga_latency
Throughput,0.643745051209919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643745051209919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644331142392672,catapult,CLB,168,catapult_fpga_latency
Throughput,0.644331142392672,catapult,LUT,940,catapult_fpga_latency
Throughput,0.644331142392672,catapult,FF,353,catapult_fpga_latency
Throughput,0.644331142392672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644331142392672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617998463655819,catapult,CLB,227,catapult_fpga_latency
Throughput,0.617998463655819,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.617998463655819,catapult,FF,355,catapult_fpga_latency
Throughput,0.617998463655819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617998463655819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635776410152078,catapult,CLB,305,catapult_fpga_latency
Throughput,0.635776410152078,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.635776410152078,catapult,FF,361,catapult_fpga_latency
Throughput,0.635776410152078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635776410152078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632768018385708,catapult,CLB,260,catapult_fpga_latency
Throughput,0.632768018385708,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,FF,247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632768018385708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666082734136407,catapult,CLB,404,catapult_fpga_latency
Throughput,0.666082734136407,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.666082734136407,catapult,FF,255,catapult_fpga_latency
Throughput,0.666082734136407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666082734136407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673809042517351,catapult,CLB,260,catapult_fpga_latency
Throughput,0.673809042517351,catapult,LUT,1456,catapult_fpga_latency
Throughput,0.673809042517351,catapult,FF,246,catapult_fpga_latency
Throughput,0.673809042517351,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673809042517351,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616602642758927,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616602642758927,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.616602642758927,catapult,FF,251,catapult_fpga_latency
Throughput,0.616602642758927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616602642758927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657369273902769,catapult,CLB,580,catapult_fpga_latency
Throughput,0.657369273902769,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.657369273902769,catapult,FF,259,catapult_fpga_latency
Throughput,0.657369273902769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657369273902769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659340949160857,catapult,CLB,397,catapult_fpga_latency
Throughput,0.659340949160857,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.659340949160857,catapult,FF,254,catapult_fpga_latency
Throughput,0.659340949160857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659340949160857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646487214745598,catapult,CLB,544,catapult_fpga_latency
Throughput,0.646487214745598,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.646487214745598,catapult,FF,255,catapult_fpga_latency
Throughput,0.646487214745598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646487214745598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693030469777634,catapult,CLB,205,catapult_fpga_latency
Throughput,0.693030469777634,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.693030469777634,catapult,FF,245,catapult_fpga_latency
Throughput,0.693030469777634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693030469777634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651427603593275,catapult,CLB,302,catapult_fpga_latency
Throughput,0.651427603593275,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.651427603593275,catapult,FF,247,catapult_fpga_latency
Throughput,0.651427603593275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651427603593275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633373995943873,catapult,CLB,410,catapult_fpga_latency
Throughput,0.633373995943873,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.633373995943873,catapult,FF,255,catapult_fpga_latency
Throughput,0.633373995943873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633373995943873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642264470379084,catapult,CLB,371,catapult_fpga_latency
Throughput,0.642264470379084,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.642264470379084,catapult,FF,255,catapult_fpga_latency
Throughput,0.642264470379084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642264470379084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630520999501888,catapult,CLB,573,catapult_fpga_latency
Throughput,0.630520999501888,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.630520999501888,catapult,FF,260,catapult_fpga_latency
Throughput,0.630520999501888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630520999501888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62341807663055,catapult,CLB,455,catapult_fpga_latency
Throughput,0.62341807663055,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.62341807663055,catapult,FF,263,catapult_fpga_latency
Throughput,0.62341807663055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62341807663055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666516922531405,catapult,CLB,626,catapult_fpga_latency
Throughput,0.666516922531405,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.666516922531405,catapult,FF,269,catapult_fpga_latency
Throughput,0.666516922531405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666516922531405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62895059593069,catapult,CLB,330,catapult_fpga_latency
Throughput,0.62895059593069,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.62895059593069,catapult,FF,254,catapult_fpga_latency
Throughput,0.62895059593069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62895059593069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637928009824091,catapult,CLB,429,catapult_fpga_latency
Throughput,0.637928009824091,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.637928009824091,catapult,FF,259,catapult_fpga_latency
Throughput,0.637928009824091,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637928009824091,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611733039701474,catapult,CLB,632,catapult_fpga_latency
Throughput,0.611733039701474,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.611733039701474,catapult,FF,264,catapult_fpga_latency
Throughput,0.611733039701474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611733039701474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623035103043776,catapult,CLB,509,catapult_fpga_latency
Throughput,0.623035103043776,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.623035103043776,catapult,FF,262,catapult_fpga_latency
Throughput,0.623035103043776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623035103043776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630126075625211,catapult,CLB,655,catapult_fpga_latency
Throughput,0.630126075625211,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.630126075625211,catapult,FF,270,catapult_fpga_latency
Throughput,0.630126075625211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630126075625211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65574673487307,catapult,CLB,494,catapult_fpga_latency
Throughput,0.65574673487307,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.65574673487307,catapult,FF,268,catapult_fpga_latency
Throughput,0.65574673487307,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65574673487307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682989197842847,catapult,CLB,660,catapult_fpga_latency
Throughput,0.682989197842847,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.682989197842847,catapult,FF,273,catapult_fpga_latency
Throughput,0.682989197842847,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682989197842847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684495492597181,catapult,CLB,159,catapult_fpga_latency
Throughput,0.684495492597181,catapult,LUT,814,catapult_fpga_latency
Throughput,0.684495492597181,catapult,FF,240,catapult_fpga_latency
Throughput,0.684495492597181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684495492597181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662676470744159,catapult,CLB,207,catapult_fpga_latency
Throughput,0.662676470744159,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.662676470744159,catapult,FF,242,catapult_fpga_latency
Throughput,0.662676470744159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662676470744159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660592300268267,catapult,CLB,307,catapult_fpga_latency
Throughput,0.660592300268267,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.660592300268267,catapult,FF,249,catapult_fpga_latency
Throughput,0.660592300268267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660592300268267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656948212772387,catapult,CLB,304,catapult_fpga_latency
Throughput,0.656948212772387,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.656948212772387,catapult,FF,245,catapult_fpga_latency
Throughput,0.656948212772387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656948212772387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674169726273608,catapult,CLB,279,catapult_fpga_latency
Throughput,0.674169726273608,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.674169726273608,catapult,FF,242,catapult_fpga_latency
Throughput,0.674169726273608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674169726273608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661525729712494,catapult,CLB,222,catapult_fpga_latency
Throughput,0.661525729712494,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.661525729712494,catapult,FF,241,catapult_fpga_latency
Throughput,0.661525729712494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661525729712494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644039829999247,catapult,CLB,353,catapult_fpga_latency
Throughput,0.644039829999247,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.644039829999247,catapult,FF,245,catapult_fpga_latency
Throughput,0.644039829999247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644039829999247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643767430003167,catapult,CLB,480,catapult_fpga_latency
Throughput,0.643767430003167,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.643767430003167,catapult,FF,252,catapult_fpga_latency
Throughput,0.643767430003167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643767430003167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668262030888408,catapult,CLB,338,catapult_fpga_latency
Throughput,0.668262030888408,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.668262030888408,catapult,FF,244,catapult_fpga_latency
Throughput,0.668262030888408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668262030888408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629204660141395,catapult,CLB,368,catapult_fpga_latency
Throughput,0.629204660141395,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.629204660141395,catapult,FF,242,catapult_fpga_latency
Throughput,0.629204660141395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629204660141395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662605337683558,catapult,CLB,550,catapult_fpga_latency
Throughput,0.662605337683558,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.662605337683558,catapult,FF,247,catapult_fpga_latency
Throughput,0.662605337683558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662605337683558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.76421458228413,catapult,CLB,87,catapult_fpga_latency
Throughput,0.76421458228413,catapult,LUT,415,catapult_fpga_latency
Throughput,0.76421458228413,catapult,FF,248,catapult_fpga_latency
Throughput,0.76421458228413,catapult,DSP,1,catapult_fpga_latency
Throughput,0.76421458228413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.782184343641741,catapult,CLB,115,catapult_fpga_latency
Throughput,0.782184343641741,catapult,LUT,515,catapult_fpga_latency
Throughput,0.782184343641741,catapult,FF,251,catapult_fpga_latency
Throughput,0.782184343641741,catapult,DSP,1,catapult_fpga_latency
Throughput,0.782184343641741,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.714940395419234,catapult,CLB,159,catapult_fpga_latency
Throughput,0.714940395419234,catapult,LUT,652,catapult_fpga_latency
Throughput,0.714940395419234,catapult,FF,260,catapult_fpga_latency
Throughput,0.714940395419234,catapult,DSP,1,catapult_fpga_latency
Throughput,0.714940395419234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.835183264263677,catapult,CLB,93,catapult_fpga_latency
Throughput,0.835183264263677,catapult,LUT,429,catapult_fpga_latency
Throughput,0.835183264263677,catapult,FF,265,catapult_fpga_latency
Throughput,0.835183264263677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.835183264263677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.737336431129459,catapult,CLB,133,catapult_fpga_latency
Throughput,0.737336431129459,catapult,LUT,543,catapult_fpga_latency
Throughput,0.737336431129459,catapult,FF,267,catapult_fpga_latency
Throughput,0.737336431129459,catapult,DSP,1,catapult_fpga_latency
Throughput,0.737336431129459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768229706828179,catapult,CLB,197,catapult_fpga_latency
Throughput,0.768229706828179,catapult,LUT,683,catapult_fpga_latency
Throughput,0.768229706828179,catapult,FF,276,catapult_fpga_latency
Throughput,0.768229706828179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768229706828179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.777175898221044,catapult,CLB,126,catapult_fpga_latency
Throughput,0.777175898221044,catapult,LUT,616,catapult_fpga_latency
Throughput,0.777175898221044,catapult,FF,234,catapult_fpga_latency
Throughput,0.777175898221044,catapult,DSP,1,catapult_fpga_latency
Throughput,0.777175898221044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.696397258423273,catapult,CLB,164,catapult_fpga_latency
Throughput,0.696397258423273,catapult,LUT,704,catapult_fpga_latency
Throughput,0.696397258423273,catapult,FF,234,catapult_fpga_latency
Throughput,0.696397258423273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.696397258423273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.716445798367793,catapult,CLB,245,catapult_fpga_latency
Throughput,0.716445798367793,catapult,LUT,903,catapult_fpga_latency
Throughput,0.716445798367793,catapult,FF,241,catapult_fpga_latency
Throughput,0.716445798367793,catapult,DSP,1,catapult_fpga_latency
Throughput,0.716445798367793,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74280739598468,catapult,CLB,150,catapult_fpga_latency
Throughput,0.74280739598468,catapult,LUT,743,catapult_fpga_latency
Throughput,0.74280739598468,catapult,FF,240,catapult_fpga_latency
Throughput,0.74280739598468,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74280739598468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.69553169572714,catapult,CLB,214,catapult_fpga_latency
Throughput,0.69553169572714,catapult,LUT,923,catapult_fpga_latency
Throughput,0.69553169572714,catapult,FF,242,catapult_fpga_latency
Throughput,0.69553169572714,catapult,DSP,1,catapult_fpga_latency
Throughput,0.69553169572714,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688818139612416,catapult,CLB,269,catapult_fpga_latency
Throughput,0.688818139612416,catapult,LUT,1176,catapult_fpga_latency
Throughput,0.688818139612416,catapult,FF,250,catapult_fpga_latency
Throughput,0.688818139612416,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688818139612416,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.752081573775818,catapult,CLB,90,catapult_fpga_latency
Throughput,0.752081573775818,catapult,LUT,432,catapult_fpga_latency
Throughput,0.752081573775818,catapult,FF,266,catapult_fpga_latency
Throughput,0.752081573775818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.752081573775818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688184356330849,catapult,CLB,115,catapult_fpga_latency
Throughput,0.688184356330849,catapult,LUT,529,catapult_fpga_latency
Throughput,0.688184356330849,catapult,FF,268,catapult_fpga_latency
Throughput,0.688184356330849,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688184356330849,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.746581775341599,catapult,CLB,151,catapult_fpga_latency
Throughput,0.746581775341599,catapult,LUT,675,catapult_fpga_latency
Throughput,0.746581775341599,catapult,FF,277,catapult_fpga_latency
Throughput,0.746581775341599,catapult,DSP,1,catapult_fpga_latency
Throughput,0.746581775341599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673293218523374,catapult,CLB,119,catapult_fpga_latency
Throughput,0.673293218523374,catapult,LUT,609,catapult_fpga_latency
Throughput,0.673293218523374,catapult,FF,301,catapult_fpga_latency
Throughput,0.673293218523374,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673293218523374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.598331970133661,catapult,CLB,176,catapult_fpga_latency
Throughput,0.598331970133661,catapult,LUT,725,catapult_fpga_latency
Throughput,0.598331970133661,catapult,FF,303,catapult_fpga_latency
Throughput,0.598331970133661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.598331970133661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.600150757870377,catapult,CLB,229,catapult_fpga_latency
Throughput,0.600150757870377,catapult,LUT,920,catapult_fpga_latency
Throughput,0.600150757870377,catapult,FF,310,catapult_fpga_latency
Throughput,0.600150757870377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.600150757870377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658169262705629,catapult,CLB,122,catapult_fpga_latency
Throughput,0.658169262705629,catapult,LUT,684,catapult_fpga_latency
Throughput,0.658169262705629,catapult,FF,240,catapult_fpga_latency
Throughput,0.658169262705629,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658169262705629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632784435021581,catapult,CLB,198,catapult_fpga_latency
Throughput,0.632784435021581,catapult,LUT,867,catapult_fpga_latency
Throughput,0.632784435021581,catapult,FF,242,catapult_fpga_latency
Throughput,0.632784435021581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632784435021581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640656031776539,catapult,CLB,212,catapult_fpga_latency
Throughput,0.640656031776539,catapult,LUT,1148,catapult_fpga_latency
Throughput,0.640656031776539,catapult,FF,249,catapult_fpga_latency
Throughput,0.640656031776539,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640656031776539,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639718319229677,catapult,CLB,172,catapult_fpga_latency
Throughput,0.639718319229677,catapult,LUT,951,catapult_fpga_latency
Throughput,0.639718319229677,catapult,FF,241,catapult_fpga_latency
Throughput,0.639718319229677,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639718319229677,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618089374487372,catapult,CLB,256,catapult_fpga_latency
Throughput,0.618089374487372,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.618089374487372,catapult,FF,244,catapult_fpga_latency
Throughput,0.618089374487372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618089374487372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627851623592906,catapult,CLB,371,catapult_fpga_latency
Throughput,0.627851623592906,catapult,LUT,1544,catapult_fpga_latency
Throughput,0.627851623592906,catapult,FF,254,catapult_fpga_latency
Throughput,0.627851623592906,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627851623592906,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.712617679902115,catapult,CLB,119,catapult_fpga_latency
Throughput,0.712617679902115,catapult,LUT,614,catapult_fpga_latency
Throughput,0.712617679902115,catapult,FF,235,catapult_fpga_latency
Throughput,0.712617679902115,catapult,DSP,1,catapult_fpga_latency
Throughput,0.712617679902115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61365354593565,catapult,CLB,166,catapult_fpga_latency
Throughput,0.61365354593565,catapult,LUT,758,catapult_fpga_latency
Throughput,0.61365354593565,catapult,FF,234,catapult_fpga_latency
Throughput,0.61365354593565,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61365354593565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615311535306884,catapult,CLB,172,catapult_fpga_latency
Throughput,0.615311535306884,catapult,LUT,925,catapult_fpga_latency
Throughput,0.615311535306884,catapult,FF,241,catapult_fpga_latency
Throughput,0.615311535306884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615311535306884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697068131439167,catapult,CLB,139,catapult_fpga_latency
Throughput,0.697068131439167,catapult,LUT,759,catapult_fpga_latency
Throughput,0.697068131439167,catapult,FF,240,catapult_fpga_latency
Throughput,0.697068131439167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697068131439167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603023196493299,catapult,CLB,173,catapult_fpga_latency
Throughput,0.603023196493299,catapult,LUT,956,catapult_fpga_latency
Throughput,0.603023196493299,catapult,FF,242,catapult_fpga_latency
Throughput,0.603023196493299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603023196493299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,307,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1245,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,249,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639411127927624,catapult,CLB,166,catapult_fpga_latency
Throughput,0.639411127927624,catapult,LUT,851,catapult_fpga_latency
Throughput,0.639411127927624,catapult,FF,241,catapult_fpga_latency
Throughput,0.639411127927624,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639411127927624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635091605613194,catapult,CLB,213,catapult_fpga_latency
Throughput,0.635091605613194,catapult,LUT,1105,catapult_fpga_latency
Throughput,0.635091605613194,catapult,FF,243,catapult_fpga_latency
Throughput,0.635091605613194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635091605613194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618253310746479,catapult,CLB,328,catapult_fpga_latency
Throughput,0.618253310746479,catapult,LUT,1548,catapult_fpga_latency
Throughput,0.618253310746479,catapult,FF,254,catapult_fpga_latency
Throughput,0.618253310746479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618253310746479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64776404805891,catapult,CLB,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.64776404805891,catapult,FF,242,catapult_fpga_latency
Throughput,0.64776404805891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64776404805891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.596430601422725,catapult,CLB,377,catapult_fpga_latency
Throughput,0.596430601422725,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.596430601422725,catapult,FF,248,catapult_fpga_latency
Throughput,0.596430601422725,catapult,DSP,1,catapult_fpga_latency
Throughput,0.596430601422725,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616674128423621,catapult,CLB,524,catapult_fpga_latency
Throughput,0.616674128423621,catapult,LUT,2418,catapult_fpga_latency
Throughput,0.616674128423621,catapult,FF,253,catapult_fpga_latency
Throughput,0.616674128423621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616674128423621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695051649288059,catapult,CLB,140,catapult_fpga_latency
Throughput,0.695051649288059,catapult,LUT,779,catapult_fpga_latency
Throughput,0.695051649288059,catapult,FF,240,catapult_fpga_latency
Throughput,0.695051649288059,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695051649288059,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601070265715132,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601070265715132,catapult,LUT,951,catapult_fpga_latency
Throughput,0.601070265715132,catapult,FF,242,catapult_fpga_latency
Throughput,0.601070265715132,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601070265715132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61710719892574,catapult,CLB,304,catapult_fpga_latency
Throughput,0.61710719892574,catapult,LUT,1184,catapult_fpga_latency
Throughput,0.61710719892574,catapult,FF,249,catapult_fpga_latency
Throughput,0.61710719892574,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61710719892574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633671397023645,catapult,CLB,194,catapult_fpga_latency
Throughput,0.633671397023645,catapult,LUT,1061,catapult_fpga_latency
Throughput,0.633671397023645,catapult,FF,241,catapult_fpga_latency
Throughput,0.633671397023645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633671397023645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629629349794363,catapult,CLB,250,catapult_fpga_latency
Throughput,0.629629349794363,catapult,LUT,1328,catapult_fpga_latency
Throughput,0.629629349794363,catapult,FF,244,catapult_fpga_latency
Throughput,0.629629349794363,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629629349794363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616905429631448,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616905429631448,catapult,LUT,1692,catapult_fpga_latency
Throughput,0.616905429631448,catapult,FF,252,catapult_fpga_latency
Throughput,0.616905429631448,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616905429631448,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620585311242151,catapult,CLB,223,catapult_fpga_latency
Throughput,0.620585311242151,catapult,LUT,1206,catapult_fpga_latency
Throughput,0.620585311242151,catapult,FF,242,catapult_fpga_latency
Throughput,0.620585311242151,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620585311242151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60697548365324,catapult,CLB,343,catapult_fpga_latency
Throughput,0.60697548365324,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.60697548365324,catapult,FF,246,catapult_fpga_latency
Throughput,0.60697548365324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60697548365324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616708356151543,catapult,CLB,426,catapult_fpga_latency
Throughput,0.616708356151543,catapult,LUT,2337,catapult_fpga_latency
Throughput,0.616708356151543,catapult,FF,254,catapult_fpga_latency
Throughput,0.616708356151543,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616708356151543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.784570941689118,catapult,CLB,103,catapult_fpga_latency
Throughput,0.784570941689118,catapult,LUT,480,catapult_fpga_latency
Throughput,0.784570941689118,catapult,FF,278,catapult_fpga_latency
Throughput,0.784570941689118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.784570941689118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763003486925935,catapult,CLB,112,catapult_fpga_latency
Throughput,0.763003486925935,catapult,LUT,572,catapult_fpga_latency
Throughput,0.763003486925935,catapult,FF,280,catapult_fpga_latency
Throughput,0.763003486925935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763003486925935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68489022579461,catapult,CLB,196,catapult_fpga_latency
Throughput,0.68489022579461,catapult,LUT,785,catapult_fpga_latency
Throughput,0.68489022579461,catapult,FF,271,catapult_fpga_latency
Throughput,0.68489022579461,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68489022579461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.80094126617601,catapult,CLB,108,catapult_fpga_latency
Throughput,0.80094126617601,catapult,LUT,509,catapult_fpga_latency
Throughput,0.80094126617601,catapult,FF,323,catapult_fpga_latency
Throughput,0.80094126617601,catapult,DSP,1,catapult_fpga_latency
Throughput,0.80094126617601,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.758400805725016,catapult,CLB,165,catapult_fpga_latency
Throughput,0.758400805725016,catapult,LUT,641,catapult_fpga_latency
Throughput,0.758400805725016,catapult,FF,325,catapult_fpga_latency
Throughput,0.758400805725016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.758400805725016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.768755323630616,catapult,CLB,205,catapult_fpga_latency
Throughput,0.768755323630616,catapult,LUT,853,catapult_fpga_latency
Throughput,0.768755323630616,catapult,FF,296,catapult_fpga_latency
Throughput,0.768755323630616,catapult,DSP,1,catapult_fpga_latency
Throughput,0.768755323630616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.74354749483978,catapult,CLB,154,catapult_fpga_latency
Throughput,0.74354749483978,catapult,LUT,800,catapult_fpga_latency
Throughput,0.74354749483978,catapult,FF,414,catapult_fpga_latency
Throughput,0.74354749483978,catapult,DSP,1,catapult_fpga_latency
Throughput,0.74354749483978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606626055074366,catapult,CLB,229,catapult_fpga_latency
Throughput,0.606626055074366,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.606626055074366,catapult,FF,422,catapult_fpga_latency
Throughput,0.606626055074366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606626055074366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608419059578828,catapult,CLB,311,catapult_fpga_latency
Throughput,0.608419059578828,catapult,LUT,1432,catapult_fpga_latency
Throughput,0.608419059578828,catapult,FF,355,catapult_fpga_latency
Throughput,0.608419059578828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608419059578828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720343805691581,catapult,CLB,210,catapult_fpga_latency
Throughput,0.720343805691581,catapult,LUT,1101,catapult_fpga_latency
Throughput,0.720343805691581,catapult,FF,394,catapult_fpga_latency
Throughput,0.720343805691581,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720343805691581,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658738962828678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.658738962828678,catapult,LUT,1739,catapult_fpga_latency
Throughput,0.658738962828678,catapult,FF,406,catapult_fpga_latency
Throughput,0.658738962828678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658738962828678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637289734218316,catapult,CLB,430,catapult_fpga_latency
Throughput,0.637289734218316,catapult,LUT,1833,catapult_fpga_latency
Throughput,0.637289734218316,catapult,FF,259,catapult_fpga_latency
Throughput,0.637289734218316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637289734218316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.752421103004192,catapult,CLB,102,catapult_fpga_latency
Throughput,0.752421103004192,catapult,LUT,514,catapult_fpga_latency
Throughput,0.752421103004192,catapult,FF,324,catapult_fpga_latency
Throughput,0.752421103004192,catapult,DSP,1,catapult_fpga_latency
Throughput,0.752421103004192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684419598492087,catapult,CLB,145,catapult_fpga_latency
Throughput,0.684419598492087,catapult,LUT,748,catapult_fpga_latency
Throughput,0.684419598492087,catapult,FF,326,catapult_fpga_latency
Throughput,0.684419598492087,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684419598492087,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683556902010751,catapult,CLB,235,catapult_fpga_latency
Throughput,0.683556902010751,catapult,LUT,852,catapult_fpga_latency
Throughput,0.683556902010751,catapult,FF,297,catapult_fpga_latency
Throughput,0.683556902010751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683556902010751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621796195104723,catapult,CLB,145,catapult_fpga_latency
Throughput,0.621796195104723,catapult,LUT,798,catapult_fpga_latency
Throughput,0.621796195104723,catapult,FF,415,catapult_fpga_latency
Throughput,0.621796195104723,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621796195104723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611601717622264,catapult,CLB,201,catapult_fpga_latency
Throughput,0.611601717622264,catapult,LUT,1007,catapult_fpga_latency
Throughput,0.611601717622264,catapult,FF,418,catapult_fpga_latency
Throughput,0.611601717622264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611601717622264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635432612053775,catapult,CLB,254,catapult_fpga_latency
Throughput,0.635432612053775,catapult,LUT,1204,catapult_fpga_latency
Throughput,0.635432612053775,catapult,FF,352,catapult_fpga_latency
Throughput,0.635432612053775,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635432612053775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688092490640222,catapult,CLB,200,catapult_fpga_latency
Throughput,0.688092490640222,catapult,LUT,1130,catapult_fpga_latency
Throughput,0.688092490640222,catapult,FF,396,catapult_fpga_latency
Throughput,0.688092490640222,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688092490640222,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623415356091734,catapult,CLB,339,catapult_fpga_latency
Throughput,0.623415356091734,catapult,LUT,1627,catapult_fpga_latency
Throughput,0.623415356091734,catapult,FF,400,catapult_fpga_latency
Throughput,0.623415356091734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623415356091734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636307988337747,catapult,CLB,368,catapult_fpga_latency
Throughput,0.636307988337747,catapult,LUT,1918,catapult_fpga_latency
Throughput,0.636307988337747,catapult,FF,263,catapult_fpga_latency
Throughput,0.636307988337747,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636307988337747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635188018829514,catapult,CLB,333,catapult_fpga_latency
Throughput,0.635188018829514,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.635188018829514,catapult,FF,554,catapult_fpga_latency
Throughput,0.635188018829514,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635188018829514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608015467913504,catapult,CLB,646,catapult_fpga_latency
Throughput,0.608015467913504,catapult,LUT,3999,catapult_fpga_latency
Throughput,0.608015467913504,catapult,FF,656,catapult_fpga_latency
Throughput,0.608015467913504,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608015467913504,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627971482559034,catapult,CLB,715,catapult_fpga_latency
Throughput,0.627971482559034,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.627971482559034,catapult,FF,381,catapult_fpga_latency
Throughput,0.627971482559034,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627971482559034,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647369865709595,catapult,CLB,145,catapult_fpga_latency
Throughput,0.647369865709595,catapult,LUT,762,catapult_fpga_latency
Throughput,0.647369865709595,catapult,FF,417,catapult_fpga_latency
Throughput,0.647369865709595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647369865709595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649413060475942,catapult,CLB,200,catapult_fpga_latency
Throughput,0.649413060475942,catapult,LUT,899,catapult_fpga_latency
Throughput,0.649413060475942,catapult,FF,419,catapult_fpga_latency
Throughput,0.649413060475942,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649413060475942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637684745241756,catapult,CLB,246,catapult_fpga_latency
Throughput,0.637684745241756,catapult,LUT,1169,catapult_fpga_latency
Throughput,0.637684745241756,catapult,FF,352,catapult_fpga_latency
Throughput,0.637684745241756,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637684745241756,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63006691940751,catapult,CLB,227,catapult_fpga_latency
Throughput,0.63006691940751,catapult,LUT,1114,catapult_fpga_latency
Throughput,0.63006691940751,catapult,FF,397,catapult_fpga_latency
Throughput,0.63006691940751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63006691940751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652379554424764,catapult,CLB,347,catapult_fpga_latency
Throughput,0.652379554424764,catapult,LUT,1562,catapult_fpga_latency
Throughput,0.652379554424764,catapult,FF,397,catapult_fpga_latency
Throughput,0.652379554424764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652379554424764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642616528868262,catapult,CLB,357,catapult_fpga_latency
Throughput,0.642616528868262,catapult,LUT,1796,catapult_fpga_latency
Throughput,0.642616528868262,catapult,FF,255,catapult_fpga_latency
Throughput,0.642616528868262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642616528868262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624590112738515,catapult,CLB,328,catapult_fpga_latency
Throughput,0.624590112738515,catapult,LUT,1736,catapult_fpga_latency
Throughput,0.624590112738515,catapult,FF,562,catapult_fpga_latency
Throughput,0.624590112738515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624590112738515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629397521810198,catapult,CLB,563,catapult_fpga_latency
Throughput,0.629397521810198,catapult,LUT,3201,catapult_fpga_latency
Throughput,0.629397521810198,catapult,FF,657,catapult_fpga_latency
Throughput,0.629397521810198,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629397521810198,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623611295596119,catapult,CLB,716,catapult_fpga_latency
Throughput,0.623611295596119,catapult,LUT,3773,catapult_fpga_latency
Throughput,0.623611295596119,catapult,FF,382,catapult_fpga_latency
Throughput,0.623611295596119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623611295596119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621240331170796,catapult,CLB,560,catapult_fpga_latency
Throughput,0.621240331170796,catapult,LUT,2835,catapult_fpga_latency
Throughput,0.621240331170796,catapult,FF,875,catapult_fpga_latency
Throughput,0.621240331170796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621240331170796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633570225240551,catapult,CLB,820,catapult_fpga_latency
Throughput,0.633570225240551,catapult,LUT,4702,catapult_fpga_latency
Throughput,0.633570225240551,catapult,FF,890,catapult_fpga_latency
Throughput,0.633570225240551,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633570225240551,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640297917815201,catapult,CLB,881,catapult_fpga_latency
Throughput,0.640297917815201,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.640297917815201,catapult,FF,313,catapult_fpga_latency
Throughput,0.640297917815201,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640297917815201,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655692558872996,catapult,CLB,196,catapult_fpga_latency
Throughput,0.655692558872996,catapult,LUT,998,catapult_fpga_latency
Throughput,0.655692558872996,catapult,FF,396,catapult_fpga_latency
Throughput,0.655692558872996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655692558872996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637412411566996,catapult,CLB,237,catapult_fpga_latency
Throughput,0.637412411566996,catapult,LUT,1302,catapult_fpga_latency
Throughput,0.637412411566996,catapult,FF,398,catapult_fpga_latency
Throughput,0.637412411566996,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637412411566996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.691879206193149,catapult,CLB,273,catapult_fpga_latency
Throughput,0.691879206193149,catapult,LUT,1454,catapult_fpga_latency
Throughput,0.691879206193149,catapult,FF,255,catapult_fpga_latency
Throughput,0.691879206193149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.691879206193149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641373874148336,catapult,CLB,340,catapult_fpga_latency
Throughput,0.641373874148336,catapult,LUT,1701,catapult_fpga_latency
Throughput,0.641373874148336,catapult,FF,556,catapult_fpga_latency
Throughput,0.641373874148336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641373874148336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652950782528865,catapult,CLB,476,catapult_fpga_latency
Throughput,0.652950782528865,catapult,LUT,2649,catapult_fpga_latency
Throughput,0.652950782528865,catapult,FF,591,catapult_fpga_latency
Throughput,0.652950782528865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652950782528865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636178045877344,catapult,CLB,547,catapult_fpga_latency
Throughput,0.636178045877344,catapult,LUT,2933,catapult_fpga_latency
Throughput,0.636178045877344,catapult,FF,295,catapult_fpga_latency
Throughput,0.636178045877344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636178045877344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668219609038071,catapult,CLB,604,catapult_fpga_latency
Throughput,0.668219609038071,catapult,LUT,3118,catapult_fpga_latency
Throughput,0.668219609038071,catapult,FF,878,catapult_fpga_latency
Throughput,0.668219609038071,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668219609038071,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640816554085878,catapult,CLB,939,catapult_fpga_latency
Throughput,0.640816554085878,catapult,LUT,5129,catapult_fpga_latency
Throughput,0.640816554085878,catapult,FF,972,catapult_fpga_latency
Throughput,0.640816554085878,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640816554085878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629530257112748,catapult,CLB,969,catapult_fpga_latency
Throughput,0.629530257112748,catapult,LUT,5336,catapult_fpga_latency
Throughput,0.629530257112748,catapult,FF,390,catapult_fpga_latency
Throughput,0.629530257112748,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629530257112748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.772773041966986,catapult,CLB,101,catapult_fpga_latency
Throughput,0.772773041966986,catapult,LUT,544,catapult_fpga_latency
Throughput,0.772773041966986,catapult,FF,280,catapult_fpga_latency
Throughput,0.772773041966986,catapult,DSP,1,catapult_fpga_latency
Throughput,0.772773041966986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717633989442169,catapult,CLB,129,catapult_fpga_latency
Throughput,0.717633989442169,catapult,LUT,687,catapult_fpga_latency
Throughput,0.717633989442169,catapult,FF,282,catapult_fpga_latency
Throughput,0.717633989442169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717633989442169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.723069458775279,catapult,CLB,235,catapult_fpga_latency
Throughput,0.723069458775279,catapult,LUT,960,catapult_fpga_latency
Throughput,0.723069458775279,catapult,FF,284,catapult_fpga_latency
Throughput,0.723069458775279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.723069458775279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672217841602621,catapult,CLB,114,catapult_fpga_latency
Throughput,0.672217841602621,catapult,LUT,643,catapult_fpga_latency
Throughput,0.672217841602621,catapult,FF,239,catapult_fpga_latency
Throughput,0.672217841602621,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672217841602621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686564212977711,catapult,CLB,162,catapult_fpga_latency
Throughput,0.686564212977711,catapult,LUT,776,catapult_fpga_latency
Throughput,0.686564212977711,catapult,FF,241,catapult_fpga_latency
Throughput,0.686564212977711,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686564212977711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684455201038182,catapult,CLB,214,catapult_fpga_latency
Throughput,0.684455201038182,catapult,LUT,1062,catapult_fpga_latency
Throughput,0.684455201038182,catapult,FF,245,catapult_fpga_latency
Throughput,0.684455201038182,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684455201038182,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71257502524297,catapult,CLB,158,catapult_fpga_latency
Throughput,0.71257502524297,catapult,LUT,894,catapult_fpga_latency
Throughput,0.71257502524297,catapult,FF,250,catapult_fpga_latency
Throughput,0.71257502524297,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71257502524297,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663023133540152,catapult,CLB,213,catapult_fpga_latency
Throughput,0.663023133540152,catapult,LUT,971,catapult_fpga_latency
Throughput,0.663023133540152,catapult,FF,249,catapult_fpga_latency
Throughput,0.663023133540152,catapult,DSP,1,catapult_fpga_latency
Throughput,0.663023133540152,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697862029885243,catapult,CLB,312,catapult_fpga_latency
Throughput,0.697862029885243,catapult,LUT,1363,catapult_fpga_latency
Throughput,0.697862029885243,catapult,FF,252,catapult_fpga_latency
Throughput,0.697862029885243,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697862029885243,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693952412907237,catapult,CLB,219,catapult_fpga_latency
Throughput,0.693952412907237,catapult,LUT,1175,catapult_fpga_latency
Throughput,0.693952412907237,catapult,FF,252,catapult_fpga_latency
Throughput,0.693952412907237,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693952412907237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638024064991683,catapult,CLB,292,catapult_fpga_latency
Throughput,0.638024064991683,catapult,LUT,1407,catapult_fpga_latency
Throughput,0.638024064991683,catapult,FF,254,catapult_fpga_latency
Throughput,0.638024064991683,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638024064991683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618670230207193,catapult,CLB,403,catapult_fpga_latency
Throughput,0.618670230207193,catapult,LUT,1871,catapult_fpga_latency
Throughput,0.618670230207193,catapult,FF,260,catapult_fpga_latency
Throughput,0.618670230207193,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618670230207193,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649794534968043,catapult,CLB,143,catapult_fpga_latency
Throughput,0.649794534968043,catapult,LUT,760,catapult_fpga_latency
Throughput,0.649794534968043,catapult,FF,324,catapult_fpga_latency
Throughput,0.649794534968043,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649794534968043,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644502234811499,catapult,CLB,191,catapult_fpga_latency
Throughput,0.644502234811499,catapult,LUT,896,catapult_fpga_latency
Throughput,0.644502234811499,catapult,FF,326,catapult_fpga_latency
Throughput,0.644502234811499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644502234811499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608569757612751,catapult,CLB,247,catapult_fpga_latency
Throughput,0.608569757612751,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.608569757612751,catapult,FF,332,catapult_fpga_latency
Throughput,0.608569757612751,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608569757612751,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688056982127032,catapult,CLB,168,catapult_fpga_latency
Throughput,0.688056982127032,catapult,LUT,929,catapult_fpga_latency
Throughput,0.688056982127032,catapult,FF,247,catapult_fpga_latency
Throughput,0.688056982127032,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688056982127032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631899553247016,catapult,CLB,220,catapult_fpga_latency
Throughput,0.631899553247016,catapult,LUT,1088,catapult_fpga_latency
Throughput,0.631899553247016,catapult,FF,249,catapult_fpga_latency
Throughput,0.631899553247016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631899553247016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682669346371408,catapult,CLB,272,catapult_fpga_latency
Throughput,0.682669346371408,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.682669346371408,catapult,FF,251,catapult_fpga_latency
Throughput,0.682669346371408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682669346371408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646216499328904,catapult,CLB,235,catapult_fpga_latency
Throughput,0.646216499328904,catapult,LUT,1304,catapult_fpga_latency
Throughput,0.646216499328904,catapult,FF,252,catapult_fpga_latency
Throughput,0.646216499328904,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646216499328904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64084735400536,catapult,CLB,328,catapult_fpga_latency
Throughput,0.64084735400536,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.64084735400536,catapult,FF,257,catapult_fpga_latency
Throughput,0.64084735400536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64084735400536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623836155672074,catapult,CLB,476,catapult_fpga_latency
Throughput,0.623836155672074,catapult,LUT,2233,catapult_fpga_latency
Throughput,0.623836155672074,catapult,FF,260,catapult_fpga_latency
Throughput,0.623836155672074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623836155672074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648057900085025,catapult,CLB,333,catapult_fpga_latency
Throughput,0.648057900085025,catapult,LUT,1841,catapult_fpga_latency
Throughput,0.648057900085025,catapult,FF,261,catapult_fpga_latency
Throughput,0.648057900085025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648057900085025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645070564269025,catapult,CLB,525,catapult_fpga_latency
Throughput,0.645070564269025,catapult,LUT,2667,catapult_fpga_latency
Throughput,0.645070564269025,catapult,FF,266,catapult_fpga_latency
Throughput,0.645070564269025,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645070564269025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617590839892663,catapult,CLB,658,catapult_fpga_latency
Throughput,0.617590839892663,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.617590839892663,catapult,FF,277,catapult_fpga_latency
Throughput,0.617590839892663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617590839892663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667165706615215,catapult,CLB,182,catapult_fpga_latency
Throughput,0.667165706615215,catapult,LUT,1008,catapult_fpga_latency
Throughput,0.667165706615215,catapult,FF,247,catapult_fpga_latency
Throughput,0.667165706615215,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667165706615215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630582626818048,catapult,CLB,253,catapult_fpga_latency
Throughput,0.630582626818048,catapult,LUT,1263,catapult_fpga_latency
Throughput,0.630582626818048,catapult,FF,249,catapult_fpga_latency
Throughput,0.630582626818048,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630582626818048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625597836932919,catapult,CLB,357,catapult_fpga_latency
Throughput,0.625597836932919,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.625597836932919,catapult,FF,256,catapult_fpga_latency
Throughput,0.625597836932919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625597836932919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63955834658818,catapult,CLB,263,catapult_fpga_latency
Throughput,0.63955834658818,catapult,LUT,1434,catapult_fpga_latency
Throughput,0.63955834658818,catapult,FF,252,catapult_fpga_latency
Throughput,0.63955834658818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63955834658818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635571540885999,catapult,CLB,444,catapult_fpga_latency
Throughput,0.635571540885999,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.635571540885999,catapult,FF,279,catapult_fpga_latency
Throughput,0.635571540885999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635571540885999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645390299783794,catapult,CLB,518,catapult_fpga_latency
Throughput,0.645390299783794,catapult,LUT,2629,catapult_fpga_latency
Throughput,0.645390299783794,catapult,FF,291,catapult_fpga_latency
Throughput,0.645390299783794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645390299783794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634293992728454,catapult,CLB,397,catapult_fpga_latency
Throughput,0.634293992728454,catapult,LUT,2152,catapult_fpga_latency
Throughput,0.634293992728454,catapult,FF,265,catapult_fpga_latency
Throughput,0.634293992728454,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634293992728454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625913050662654,catapult,CLB,543,catapult_fpga_latency
Throughput,0.625913050662654,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.625913050662654,catapult,FF,262,catapult_fpga_latency
Throughput,0.625913050662654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625913050662654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624613520384262,catapult,CLB,683,catapult_fpga_latency
Throughput,0.624613520384262,catapult,LUT,3609,catapult_fpga_latency
Throughput,0.624613520384262,catapult,FF,277,catapult_fpga_latency
Throughput,0.624613520384262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624613520384262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648114182164157,catapult,CLB,268,catapult_fpga_latency
Throughput,0.648114182164157,catapult,LUT,1545,catapult_fpga_latency
Throughput,0.648114182164157,catapult,FF,248,catapult_fpga_latency
Throughput,0.648114182164157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648114182164157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619157858630163,catapult,CLB,339,catapult_fpga_latency
Throughput,0.619157858630163,catapult,LUT,1824,catapult_fpga_latency
Throughput,0.619157858630163,catapult,FF,254,catapult_fpga_latency
Throughput,0.619157858630163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619157858630163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633371990137131,catapult,CLB,464,catapult_fpga_latency
Throughput,0.633371990137131,catapult,LUT,2460,catapult_fpga_latency
Throughput,0.633371990137131,catapult,FF,256,catapult_fpga_latency
Throughput,0.633371990137131,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633371990137131,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656376003680957,catapult,CLB,412,catapult_fpga_latency
Throughput,0.656376003680957,catapult,LUT,2408,catapult_fpga_latency
Throughput,0.656376003680957,catapult,FF,262,catapult_fpga_latency
Throughput,0.656376003680957,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656376003680957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63658059460447,catapult,CLB,663,catapult_fpga_latency
Throughput,0.63658059460447,catapult,LUT,3711,catapult_fpga_latency
Throughput,0.63658059460447,catapult,FF,312,catapult_fpga_latency
Throughput,0.63658059460447,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63658059460447,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645182935169438,catapult,CLB,807,catapult_fpga_latency
Throughput,0.645182935169438,catapult,LUT,4392,catapult_fpga_latency
Throughput,0.645182935169438,catapult,FF,319,catapult_fpga_latency
Throughput,0.645182935169438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645182935169438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63570487274142,catapult,CLB,106,catapult_fpga_latency
Throughput,0.63570487274142,catapult,LUT,590,catapult_fpga_latency
Throughput,0.63570487274142,catapult,FF,307,catapult_fpga_latency
Throughput,0.63570487274142,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63570487274142,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653785779244001,catapult,CLB,201,catapult_fpga_latency
Throughput,0.653785779244001,catapult,LUT,882,catapult_fpga_latency
Throughput,0.653785779244001,catapult,FF,310,catapult_fpga_latency
Throughput,0.653785779244001,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653785779244001,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642273545587613,catapult,CLB,294,catapult_fpga_latency
Throughput,0.642273545587613,catapult,LUT,1377,catapult_fpga_latency
Throughput,0.642273545587613,catapult,FF,318,catapult_fpga_latency
Throughput,0.642273545587613,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642273545587613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.765586577123661,catapult,CLB,135,catapult_fpga_latency
Throughput,0.765586577123661,catapult,LUT,717,catapult_fpga_latency
Throughput,0.765586577123661,catapult,FF,242,catapult_fpga_latency
Throughput,0.765586577123661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.765586577123661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666142634460891,catapult,CLB,177,catapult_fpga_latency
Throughput,0.666142634460891,catapult,LUT,870,catapult_fpga_latency
Throughput,0.666142634460891,catapult,FF,244,catapult_fpga_latency
Throughput,0.666142634460891,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666142634460891,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68617414001795,catapult,CLB,275,catapult_fpga_latency
Throughput,0.68617414001795,catapult,LUT,1330,catapult_fpga_latency
Throughput,0.68617414001795,catapult,FF,255,catapult_fpga_latency
Throughput,0.68617414001795,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68617414001795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.729194087402662,catapult,CLB,180,catapult_fpga_latency
Throughput,0.729194087402662,catapult,LUT,910,catapult_fpga_latency
Throughput,0.729194087402662,catapult,FF,243,catapult_fpga_latency
Throughput,0.729194087402662,catapult,DSP,1,catapult_fpga_latency
Throughput,0.729194087402662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64464100264883,catapult,CLB,255,catapult_fpga_latency
Throughput,0.64464100264883,catapult,LUT,1225,catapult_fpga_latency
Throughput,0.64464100264883,catapult,FF,245,catapult_fpga_latency
Throughput,0.64464100264883,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64464100264883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633317437065663,catapult,CLB,365,catapult_fpga_latency
Throughput,0.633317437065663,catapult,LUT,1698,catapult_fpga_latency
Throughput,0.633317437065663,catapult,FF,253,catapult_fpga_latency
Throughput,0.633317437065663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633317437065663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6995927670503,catapult,CLB,250,catapult_fpga_latency
Throughput,0.6995927670503,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.6995927670503,catapult,FF,244,catapult_fpga_latency
Throughput,0.6995927670503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6995927670503,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664281453394678,catapult,CLB,385,catapult_fpga_latency
Throughput,0.664281453394678,catapult,LUT,1898,catapult_fpga_latency
Throughput,0.664281453394678,catapult,FF,247,catapult_fpga_latency
Throughput,0.664281453394678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664281453394678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637924347275808,catapult,CLB,534,catapult_fpga_latency
Throughput,0.637924347275808,catapult,LUT,2636,catapult_fpga_latency
Throughput,0.637924347275808,catapult,FF,259,catapult_fpga_latency
Throughput,0.637924347275808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637924347275808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679683974139384,catapult,CLB,128,catapult_fpga_latency
Throughput,0.679683974139384,catapult,LUT,695,catapult_fpga_latency
Throughput,0.679683974139384,catapult,FF,242,catapult_fpga_latency
Throughput,0.679683974139384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679683974139384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686888669084515,catapult,CLB,183,catapult_fpga_latency
Throughput,0.686888669084515,catapult,LUT,926,catapult_fpga_latency
Throughput,0.686888669084515,catapult,FF,245,catapult_fpga_latency
Throughput,0.686888669084515,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686888669084515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652246369107525,catapult,CLB,317,catapult_fpga_latency
Throughput,0.652246369107525,catapult,LUT,1319,catapult_fpga_latency
Throughput,0.652246369107525,catapult,FF,253,catapult_fpga_latency
Throughput,0.652246369107525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652246369107525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.694069935874879,catapult,CLB,164,catapult_fpga_latency
Throughput,0.694069935874879,catapult,LUT,895,catapult_fpga_latency
Throughput,0.694069935874879,catapult,FF,243,catapult_fpga_latency
Throughput,0.694069935874879,catapult,DSP,1,catapult_fpga_latency
Throughput,0.694069935874879,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652796056067348,catapult,CLB,249,catapult_fpga_latency
Throughput,0.652796056067348,catapult,LUT,1228,catapult_fpga_latency
Throughput,0.652796056067348,catapult,FF,245,catapult_fpga_latency
Throughput,0.652796056067348,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652796056067348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636895617903391,catapult,CLB,296,catapult_fpga_latency
Throughput,0.636895617903391,catapult,LUT,1685,catapult_fpga_latency
Throughput,0.636895617903391,catapult,FF,252,catapult_fpga_latency
Throughput,0.636895617903391,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636895617903391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646557019216968,catapult,CLB,251,catapult_fpga_latency
Throughput,0.646557019216968,catapult,LUT,1385,catapult_fpga_latency
Throughput,0.646557019216968,catapult,FF,246,catapult_fpga_latency
Throughput,0.646557019216968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646557019216968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661867684707415,catapult,CLB,377,catapult_fpga_latency
Throughput,0.661867684707415,catapult,LUT,1875,catapult_fpga_latency
Throughput,0.661867684707415,catapult,FF,248,catapult_fpga_latency
Throughput,0.661867684707415,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661867684707415,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630565131387704,catapult,CLB,517,catapult_fpga_latency
Throughput,0.630565131387704,catapult,LUT,2606,catapult_fpga_latency
Throughput,0.630565131387704,catapult,FF,253,catapult_fpga_latency
Throughput,0.630565131387704,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630565131387704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676965111249062,catapult,CLB,173,catapult_fpga_latency
Throughput,0.676965111249062,catapult,LUT,943,catapult_fpga_latency
Throughput,0.676965111249062,catapult,FF,243,catapult_fpga_latency
Throughput,0.676965111249062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676965111249062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642680956463507,catapult,CLB,256,catapult_fpga_latency
Throughput,0.642680956463507,catapult,LUT,1273,catapult_fpga_latency
Throughput,0.642680956463507,catapult,FF,245,catapult_fpga_latency
Throughput,0.642680956463507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642680956463507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666812476328157,catapult,CLB,334,catapult_fpga_latency
Throughput,0.666812476328157,catapult,LUT,1717,catapult_fpga_latency
Throughput,0.666812476328157,catapult,FF,252,catapult_fpga_latency
Throughput,0.666812476328157,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666812476328157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637095659276145,catapult,CLB,261,catapult_fpga_latency
Throughput,0.637095659276145,catapult,LUT,1464,catapult_fpga_latency
Throughput,0.637095659276145,catapult,FF,246,catapult_fpga_latency
Throughput,0.637095659276145,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637095659276145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679137902346761,catapult,CLB,365,catapult_fpga_latency
Throughput,0.679137902346761,catapult,LUT,1856,catapult_fpga_latency
Throughput,0.679137902346761,catapult,FF,248,catapult_fpga_latency
Throughput,0.679137902346761,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679137902346761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639570208819673,catapult,CLB,582,catapult_fpga_latency
Throughput,0.639570208819673,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.639570208819673,catapult,FF,257,catapult_fpga_latency
Throughput,0.639570208819673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639570208819673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677115461051303,catapult,CLB,274,catapult_fpga_latency
Throughput,0.677115461051303,catapult,LUT,1501,catapult_fpga_latency
Throughput,0.677115461051303,catapult,FF,244,catapult_fpga_latency
Throughput,0.677115461051303,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677115461051303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645131322932096,catapult,CLB,394,catapult_fpga_latency
Throughput,0.645131322932096,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.645131322932096,catapult,FF,246,catapult_fpga_latency
Throughput,0.645131322932096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645131322932096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657243546854235,catapult,CLB,565,catapult_fpga_latency
Throughput,0.657243546854235,catapult,LUT,2623,catapult_fpga_latency
Throughput,0.657243546854235,catapult,FF,255,catapult_fpga_latency
Throughput,0.657243546854235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657243546854235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.719352525179137,catapult,CLB,92,catapult_fpga_latency
Throughput,0.719352525179137,catapult,LUT,420,catapult_fpga_latency
Throughput,0.719352525179137,catapult,FF,256,catapult_fpga_latency
Throughput,0.719352525179137,catapult,DSP,1,catapult_fpga_latency
Throughput,0.719352525179137,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.795164762114534,catapult,CLB,109,catapult_fpga_latency
Throughput,0.795164762114534,catapult,LUT,539,catapult_fpga_latency
Throughput,0.795164762114534,catapult,FF,258,catapult_fpga_latency
Throughput,0.795164762114534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.795164762114534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.763137410522139,catapult,CLB,180,catapult_fpga_latency
Throughput,0.763137410522139,catapult,LUT,651,catapult_fpga_latency
Throughput,0.763137410522139,catapult,FF,267,catapult_fpga_latency
Throughput,0.763137410522139,catapult,DSP,1,catapult_fpga_latency
Throughput,0.763137410522139,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.813090100140177,catapult,CLB,93,catapult_fpga_latency
Throughput,0.813090100140177,catapult,LUT,428,catapult_fpga_latency
Throughput,0.813090100140177,catapult,FF,281,catapult_fpga_latency
Throughput,0.813090100140177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.813090100140177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728058500956669,catapult,CLB,129,catapult_fpga_latency
Throughput,0.728058500956669,catapult,LUT,525,catapult_fpga_latency
Throughput,0.728058500956669,catapult,FF,283,catapult_fpga_latency
Throughput,0.728058500956669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728058500956669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.756085924628819,catapult,CLB,197,catapult_fpga_latency
Throughput,0.756085924628819,catapult,LUT,698,catapult_fpga_latency
Throughput,0.756085924628819,catapult,FF,292,catapult_fpga_latency
Throughput,0.756085924628819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.756085924628819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662283234697284,catapult,CLB,136,catapult_fpga_latency
Throughput,0.662283234697284,catapult,LUT,680,catapult_fpga_latency
Throughput,0.662283234697284,catapult,FF,332,catapult_fpga_latency
Throughput,0.662283234697284,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662283234697284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665403287624563,catapult,CLB,178,catapult_fpga_latency
Throughput,0.665403287624563,catapult,LUT,854,catapult_fpga_latency
Throughput,0.665403287624563,catapult,FF,334,catapult_fpga_latency
Throughput,0.665403287624563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665403287624563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604819443251606,catapult,CLB,208,catapult_fpga_latency
Throughput,0.604819443251606,catapult,LUT,984,catapult_fpga_latency
Throughput,0.604819443251606,catapult,FF,341,catapult_fpga_latency
Throughput,0.604819443251606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604819443251606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706148861829264,catapult,CLB,167,catapult_fpga_latency
Throughput,0.706148861829264,catapult,LUT,888,catapult_fpga_latency
Throughput,0.706148861829264,catapult,FF,240,catapult_fpga_latency
Throughput,0.706148861829264,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706148861829264,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645874669312169,catapult,CLB,235,catapult_fpga_latency
Throughput,0.645874669312169,catapult,LUT,1051,catapult_fpga_latency
Throughput,0.645874669312169,catapult,FF,242,catapult_fpga_latency
Throughput,0.645874669312169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645874669312169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631908737212537,catapult,CLB,358,catapult_fpga_latency
Throughput,0.631908737212537,catapult,LUT,1347,catapult_fpga_latency
Throughput,0.631908737212537,catapult,FF,251,catapult_fpga_latency
Throughput,0.631908737212537,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631908737212537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.762451403253685,catapult,CLB,86,catapult_fpga_latency
Throughput,0.762451403253685,catapult,LUT,436,catapult_fpga_latency
Throughput,0.762451403253685,catapult,FF,282,catapult_fpga_latency
Throughput,0.762451403253685,catapult,DSP,1,catapult_fpga_latency
Throughput,0.762451403253685,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644252686211575,catapult,CLB,133,catapult_fpga_latency
Throughput,0.644252686211575,catapult,LUT,560,catapult_fpga_latency
Throughput,0.644252686211575,catapult,FF,284,catapult_fpga_latency
Throughput,0.644252686211575,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644252686211575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.702397634324768,catapult,CLB,190,catapult_fpga_latency
Throughput,0.702397634324768,catapult,LUT,678,catapult_fpga_latency
Throughput,0.702397634324768,catapult,FF,293,catapult_fpga_latency
Throughput,0.702397634324768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.702397634324768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641312176017105,catapult,CLB,135,catapult_fpga_latency
Throughput,0.641312176017105,catapult,LUT,697,catapult_fpga_latency
Throughput,0.641312176017105,catapult,FF,333,catapult_fpga_latency
Throughput,0.641312176017105,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641312176017105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601449855020512,catapult,CLB,228,catapult_fpga_latency
Throughput,0.601449855020512,catapult,LUT,956,catapult_fpga_latency
Throughput,0.601449855020512,catapult,FF,335,catapult_fpga_latency
Throughput,0.601449855020512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601449855020512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.613011412433465,catapult,CLB,260,catapult_fpga_latency
Throughput,0.613011412433465,catapult,LUT,1050,catapult_fpga_latency
Throughput,0.613011412433465,catapult,FF,346,catapult_fpga_latency
Throughput,0.613011412433465,catapult,DSP,1,catapult_fpga_latency
Throughput,0.613011412433465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662579434992013,catapult,CLB,164,catapult_fpga_latency
Throughput,0.662579434992013,catapult,LUT,851,catapult_fpga_latency
Throughput,0.662579434992013,catapult,FF,240,catapult_fpga_latency
Throughput,0.662579434992013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662579434992013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684206997248119,catapult,CLB,251,catapult_fpga_latency
Throughput,0.684206997248119,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.684206997248119,catapult,FF,242,catapult_fpga_latency
Throughput,0.684206997248119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684206997248119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618246430554233,catapult,CLB,314,catapult_fpga_latency
Throughput,0.618246430554233,catapult,LUT,1433,catapult_fpga_latency
Throughput,0.618246430554233,catapult,FF,251,catapult_fpga_latency
Throughput,0.618246430554233,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618246430554233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627033155005104,catapult,CLB,254,catapult_fpga_latency
Throughput,0.627033155005104,catapult,LUT,1310,catapult_fpga_latency
Throughput,0.627033155005104,catapult,FF,241,catapult_fpga_latency
Throughput,0.627033155005104,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627033155005104,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640090944121341,catapult,CLB,359,catapult_fpga_latency
Throughput,0.640090944121341,catapult,LUT,1673,catapult_fpga_latency
Throughput,0.640090944121341,catapult,FF,243,catapult_fpga_latency
Throughput,0.640090944121341,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640090944121341,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60951006362066,catapult,CLB,459,catapult_fpga_latency
Throughput,0.60951006362066,catapult,LUT,2279,catapult_fpga_latency
Throughput,0.60951006362066,catapult,FF,256,catapult_fpga_latency
Throughput,0.60951006362066,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60951006362066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634872666763591,catapult,CLB,140,catapult_fpga_latency
Throughput,0.634872666763591,catapult,LUT,778,catapult_fpga_latency
Throughput,0.634872666763591,catapult,FF,335,catapult_fpga_latency
Throughput,0.634872666763591,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634872666763591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.601516061080347,catapult,CLB,192,catapult_fpga_latency
Throughput,0.601516061080347,catapult,LUT,856,catapult_fpga_latency
Throughput,0.601516061080347,catapult,FF,337,catapult_fpga_latency
Throughput,0.601516061080347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.601516061080347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643902979274695,catapult,CLB,269,catapult_fpga_latency
Throughput,0.643902979274695,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.643902979274695,catapult,FF,346,catapult_fpga_latency
Throughput,0.643902979274695,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643902979274695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650312605269353,catapult,CLB,175,catapult_fpga_latency
Throughput,0.650312605269353,catapult,LUT,904,catapult_fpga_latency
Throughput,0.650312605269353,catapult,FF,240,catapult_fpga_latency
Throughput,0.650312605269353,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650312605269353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639239049835076,catapult,CLB,224,catapult_fpga_latency
Throughput,0.639239049835076,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.639239049835076,catapult,FF,242,catapult_fpga_latency
Throughput,0.639239049835076,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639239049835076,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625289978227403,catapult,CLB,320,catapult_fpga_latency
Throughput,0.625289978227403,catapult,LUT,1417,catapult_fpga_latency
Throughput,0.625289978227403,catapult,FF,251,catapult_fpga_latency
Throughput,0.625289978227403,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625289978227403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624429037698654,catapult,CLB,260,catapult_fpga_latency
Throughput,0.624429037698654,catapult,LUT,1293,catapult_fpga_latency
Throughput,0.624429037698654,catapult,FF,241,catapult_fpga_latency
Throughput,0.624429037698654,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624429037698654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611491390812709,catapult,CLB,322,catapult_fpga_latency
Throughput,0.611491390812709,catapult,LUT,1617,catapult_fpga_latency
Throughput,0.611491390812709,catapult,FF,243,catapult_fpga_latency
Throughput,0.611491390812709,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611491390812709,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63923251187694,catapult,CLB,471,catapult_fpga_latency
Throughput,0.63923251187694,catapult,LUT,2257,catapult_fpga_latency
Throughput,0.63923251187694,catapult,FF,256,catapult_fpga_latency
Throughput,0.63923251187694,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63923251187694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638850273938997,catapult,CLB,337,catapult_fpga_latency
Throughput,0.638850273938997,catapult,LUT,1894,catapult_fpga_latency
Throughput,0.638850273938997,catapult,FF,245,catapult_fpga_latency
Throughput,0.638850273938997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638850273938997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606705184356471,catapult,CLB,517,catapult_fpga_latency
Throughput,0.606705184356471,catapult,LUT,2546,catapult_fpga_latency
Throughput,0.606705184356471,catapult,FF,250,catapult_fpga_latency
Throughput,0.606705184356471,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606705184356471,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607575125145286,catapult,CLB,670,catapult_fpga_latency
Throughput,0.607575125145286,catapult,LUT,3306,catapult_fpga_latency
Throughput,0.607575125145286,catapult,FF,256,catapult_fpga_latency
Throughput,0.607575125145286,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607575125145286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631559934090405,catapult,CLB,155,catapult_fpga_latency
Throughput,0.631559934090405,catapult,LUT,823,catapult_fpga_latency
Throughput,0.631559934090405,catapult,FF,240,catapult_fpga_latency
Throughput,0.631559934090405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631559934090405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642160123911217,catapult,CLB,235,catapult_fpga_latency
Throughput,0.642160123911217,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.642160123911217,catapult,FF,242,catapult_fpga_latency
Throughput,0.642160123911217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642160123911217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606250932110808,catapult,CLB,327,catapult_fpga_latency
Throughput,0.606250932110808,catapult,LUT,1463,catapult_fpga_latency
Throughput,0.606250932110808,catapult,FF,249,catapult_fpga_latency
Throughput,0.606250932110808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606250932110808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631346611815273,catapult,CLB,256,catapult_fpga_latency
Throughput,0.631346611815273,catapult,LUT,1339,catapult_fpga_latency
Throughput,0.631346611815273,catapult,FF,241,catapult_fpga_latency
Throughput,0.631346611815273,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631346611815273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614472171477062,catapult,CLB,341,catapult_fpga_latency
Throughput,0.614472171477062,catapult,LUT,1730,catapult_fpga_latency
Throughput,0.614472171477062,catapult,FF,243,catapult_fpga_latency
Throughput,0.614472171477062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614472171477062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604761651337975,catapult,CLB,481,catapult_fpga_latency
Throughput,0.604761651337975,catapult,LUT,2314,catapult_fpga_latency
Throughput,0.604761651337975,catapult,FF,258,catapult_fpga_latency
Throughput,0.604761651337975,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604761651337975,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655767805735345,catapult,CLB,355,catapult_fpga_latency
Throughput,0.655767805735345,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.655767805735345,catapult,FF,248,catapult_fpga_latency
Throughput,0.655767805735345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655767805735345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611176337207988,catapult,CLB,525,catapult_fpga_latency
Throughput,0.611176337207988,catapult,LUT,2659,catapult_fpga_latency
Throughput,0.611176337207988,catapult,FF,248,catapult_fpga_latency
Throughput,0.611176337207988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611176337207988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62806535145595,catapult,CLB,627,catapult_fpga_latency
Throughput,0.62806535145595,catapult,LUT,3281,catapult_fpga_latency
Throughput,0.62806535145595,catapult,FF,259,catapult_fpga_latency
Throughput,0.62806535145595,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62806535145595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736240403106345,catapult,CLB,111,catapult_fpga_latency
Throughput,0.736240403106345,catapult,LUT,504,catapult_fpga_latency
Throughput,0.736240403106345,catapult,FF,303,catapult_fpga_latency
Throughput,0.736240403106345,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736240403106345,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730659800412969,catapult,CLB,145,catapult_fpga_latency
Throughput,0.730659800412969,catapult,LUT,628,catapult_fpga_latency
Throughput,0.730659800412969,catapult,FF,305,catapult_fpga_latency
Throughput,0.730659800412969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730659800412969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6643101371734,catapult,CLB,251,catapult_fpga_latency
Throughput,0.6643101371734,catapult,LUT,825,catapult_fpga_latency
Throughput,0.6643101371734,catapult,FF,277,catapult_fpga_latency
Throughput,0.6643101371734,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6643101371734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708206269325179,catapult,CLB,145,catapult_fpga_latency
Throughput,0.708206269325179,catapult,LUT,706,catapult_fpga_latency
Throughput,0.708206269325179,catapult,FF,308,catapult_fpga_latency
Throughput,0.708206269325179,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708206269325179,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.680164763112216,catapult,CLB,195,catapult_fpga_latency
Throughput,0.680164763112216,catapult,LUT,815,catapult_fpga_latency
Throughput,0.680164763112216,catapult,FF,310,catapult_fpga_latency
Throughput,0.680164763112216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.680164763112216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68179385417384,catapult,CLB,287,catapult_fpga_latency
Throughput,0.68179385417384,catapult,LUT,1057,catapult_fpga_latency
Throughput,0.68179385417384,catapult,FF,242,catapult_fpga_latency
Throughput,0.68179385417384,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68179385417384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753251409710013,catapult,CLB,171,catapult_fpga_latency
Throughput,0.753251409710013,catapult,LUT,929,catapult_fpga_latency
Throughput,0.753251409710013,catapult,FF,392,catapult_fpga_latency
Throughput,0.753251409710013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753251409710013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.679226931076126,catapult,CLB,249,catapult_fpga_latency
Throughput,0.679226931076126,catapult,LUT,1171,catapult_fpga_latency
Throughput,0.679226931076126,catapult,FF,396,catapult_fpga_latency
Throughput,0.679226931076126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.679226931076126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622247720551038,catapult,CLB,323,catapult_fpga_latency
Throughput,0.622247720551038,catapult,LUT,1410,catapult_fpga_latency
Throughput,0.622247720551038,catapult,FF,252,catapult_fpga_latency
Throughput,0.622247720551038,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622247720551038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.720777343949903,catapult,CLB,267,catapult_fpga_latency
Throughput,0.720777343949903,catapult,LUT,1270,catapult_fpga_latency
Throughput,0.720777343949903,catapult,FF,548,catapult_fpga_latency
Throughput,0.720777343949903,catapult,DSP,1,catapult_fpga_latency
Throughput,0.720777343949903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607915300377029,catapult,CLB,353,catapult_fpga_latency
Throughput,0.607915300377029,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.607915300377029,catapult,FF,554,catapult_fpga_latency
Throughput,0.607915300377029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607915300377029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612712435060141,catapult,CLB,435,catapult_fpga_latency
Throughput,0.612712435060141,catapult,LUT,1903,catapult_fpga_latency
Throughput,0.612712435060141,catapult,FF,267,catapult_fpga_latency
Throughput,0.612712435060141,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612712435060141,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616292176725479,catapult,CLB,132,catapult_fpga_latency
Throughput,0.616292176725479,catapult,LUT,733,catapult_fpga_latency
Throughput,0.616292176725479,catapult,FF,377,catapult_fpga_latency
Throughput,0.616292176725479,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616292176725479,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604388829927401,catapult,CLB,239,catapult_fpga_latency
Throughput,0.604388829927401,catapult,LUT,1021,catapult_fpga_latency
Throughput,0.604388829927401,catapult,FF,379,catapult_fpga_latency
Throughput,0.604388829927401,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604388829927401,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630198348628247,catapult,CLB,227,catapult_fpga_latency
Throughput,0.630198348628247,catapult,LUT,1141,catapult_fpga_latency
Throughput,0.630198348628247,catapult,FF,312,catapult_fpga_latency
Throughput,0.630198348628247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630198348628247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626818950241231,catapult,CLB,194,catapult_fpga_latency
Throughput,0.626818950241231,catapult,LUT,977,catapult_fpga_latency
Throughput,0.626818950241231,catapult,FF,392,catapult_fpga_latency
Throughput,0.626818950241231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626818950241231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689659928689163,catapult,CLB,239,catapult_fpga_latency
Throughput,0.689659928689163,catapult,LUT,1265,catapult_fpga_latency
Throughput,0.689659928689163,catapult,FF,396,catapult_fpga_latency
Throughput,0.689659928689163,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689659928689163,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642930942144573,catapult,CLB,285,catapult_fpga_latency
Throughput,0.642930942144573,catapult,LUT,1474,catapult_fpga_latency
Throughput,0.642930942144573,catapult,FF,251,catapult_fpga_latency
Throughput,0.642930942144573,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642930942144573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655472077544969,catapult,CLB,276,catapult_fpga_latency
Throughput,0.655472077544969,catapult,LUT,1452,catapult_fpga_latency
Throughput,0.655472077544969,catapult,FF,549,catapult_fpga_latency
Throughput,0.655472077544969,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655472077544969,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64120114928894,catapult,CLB,359,catapult_fpga_latency
Throughput,0.64120114928894,catapult,LUT,1892,catapult_fpga_latency
Throughput,0.64120114928894,catapult,FF,555,catapult_fpga_latency
Throughput,0.64120114928894,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64120114928894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62701192451278,catapult,CLB,416,catapult_fpga_latency
Throughput,0.62701192451278,catapult,LUT,2159,catapult_fpga_latency
Throughput,0.62701192451278,catapult,FF,264,catapult_fpga_latency
Throughput,0.62701192451278,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62701192451278,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650653223303536,catapult,CLB,464,catapult_fpga_latency
Throughput,0.650653223303536,catapult,LUT,2184,catapult_fpga_latency
Throughput,0.650653223303536,catapult,FF,862,catapult_fpga_latency
Throughput,0.650653223303536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650653223303536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611271977519862,catapult,CLB,605,catapult_fpga_latency
Throughput,0.611271977519862,catapult,LUT,3245,catapult_fpga_latency
Throughput,0.611271977519862,catapult,FF,870,catapult_fpga_latency
Throughput,0.611271977519862,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611271977519862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608782416902722,catapult,CLB,679,catapult_fpga_latency
Throughput,0.608782416902722,catapult,LUT,3712,catapult_fpga_latency
Throughput,0.608782416902722,catapult,FF,275,catapult_fpga_latency
Throughput,0.608782416902722,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608782416902722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64803270232229,catapult,CLB,204,catapult_fpga_latency
Throughput,0.64803270232229,catapult,LUT,1044,catapult_fpga_latency
Throughput,0.64803270232229,catapult,FF,392,catapult_fpga_latency
Throughput,0.64803270232229,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64803270232229,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641287911338099,catapult,CLB,270,catapult_fpga_latency
Throughput,0.641287911338099,catapult,LUT,1236,catapult_fpga_latency
Throughput,0.641287911338099,catapult,FF,395,catapult_fpga_latency
Throughput,0.641287911338099,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641287911338099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628409909270177,catapult,CLB,354,catapult_fpga_latency
Throughput,0.628409909270177,catapult,LUT,1505,catapult_fpga_latency
Throughput,0.628409909270177,catapult,FF,251,catapult_fpga_latency
Throughput,0.628409909270177,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628409909270177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659674991325274,catapult,CLB,309,catapult_fpga_latency
Throughput,0.659674991325274,catapult,LUT,1551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,FF,551,catapult_fpga_latency
Throughput,0.659674991325274,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659674991325274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.606285482857884,catapult,CLB,423,catapult_fpga_latency
Throughput,0.606285482857884,catapult,LUT,2074,catapult_fpga_latency
Throughput,0.606285482857884,catapult,FF,557,catapult_fpga_latency
Throughput,0.606285482857884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.606285482857884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617751077203441,catapult,CLB,436,catapult_fpga_latency
Throughput,0.617751077203441,catapult,LUT,2265,catapult_fpga_latency
Throughput,0.617751077203441,catapult,FF,261,catapult_fpga_latency
Throughput,0.617751077203441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617751077203441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662077586224019,catapult,CLB,488,catapult_fpga_latency
Throughput,0.662077586224019,catapult,LUT,2447,catapult_fpga_latency
Throughput,0.662077586224019,catapult,FF,864,catapult_fpga_latency
Throughput,0.662077586224019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662077586224019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633054029895344,catapult,CLB,600,catapult_fpga_latency
Throughput,0.633054029895344,catapult,LUT,3456,catapult_fpga_latency
Throughput,0.633054029895344,catapult,FF,867,catapult_fpga_latency
Throughput,0.633054029895344,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633054029895344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638803342474609,catapult,CLB,700,catapult_fpga_latency
Throughput,0.638803342474609,catapult,LUT,3577,catapult_fpga_latency
Throughput,0.638803342474609,catapult,FF,272,catapult_fpga_latency
Throughput,0.638803342474609,catapult,DSP,1,catapult_fpga_latency
Throughput,0.638803342474609,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650359551277924,catapult,CLB,299,catapult_fpga_latency
Throughput,0.650359551277924,catapult,LUT,1589,catapult_fpga_latency
Throughput,0.650359551277924,catapult,FF,552,catapult_fpga_latency
Throughput,0.650359551277924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650359551277924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608883982637064,catapult,CLB,411,catapult_fpga_latency
Throughput,0.608883982637064,catapult,LUT,2126,catapult_fpga_latency
Throughput,0.608883982637064,catapult,FF,556,catapult_fpga_latency
Throughput,0.608883982637064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608883982637064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642114766456438,catapult,CLB,440,catapult_fpga_latency
Throughput,0.642114766456438,catapult,LUT,2243,catapult_fpga_latency
Throughput,0.642114766456438,catapult,FF,258,catapult_fpga_latency
Throughput,0.642114766456438,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642114766456438,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632590292775439,catapult,CLB,519,catapult_fpga_latency
Throughput,0.632590292775439,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.632590292775439,catapult,FF,866,catapult_fpga_latency
Throughput,0.632590292775439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632590292775439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627148375152632,catapult,CLB,626,catapult_fpga_latency
Throughput,0.627148375152632,catapult,LUT,3430,catapult_fpga_latency
Throughput,0.627148375152632,catapult,FF,870,catapult_fpga_latency
Throughput,0.627148375152632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627148375152632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610870190695347,catapult,CLB,749,catapult_fpga_latency
Throughput,0.610870190695347,catapult,LUT,3755,catapult_fpga_latency
Throughput,0.610870190695347,catapult,FF,269,catapult_fpga_latency
Throughput,0.610870190695347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610870190695347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.753563602275159,catapult,CLB,120,catapult_fpga_latency
Throughput,0.753563602275159,catapult,LUT,595,catapult_fpga_latency
Throughput,0.753563602275159,catapult,FF,238,catapult_fpga_latency
Throughput,0.753563602275159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.753563602275159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689717009111162,catapult,CLB,146,catapult_fpga_latency
Throughput,0.689717009111162,catapult,LUT,694,catapult_fpga_latency
Throughput,0.689717009111162,catapult,FF,240,catapult_fpga_latency
Throughput,0.689717009111162,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689717009111162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664386050816231,catapult,CLB,308,catapult_fpga_latency
Throughput,0.664386050816231,catapult,LUT,1011,catapult_fpga_latency
Throughput,0.664386050816231,catapult,FF,246,catapult_fpga_latency
Throughput,0.664386050816231,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664386050816231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645716189654594,catapult,CLB,144,catapult_fpga_latency
Throughput,0.645716189654594,catapult,LUT,809,catapult_fpga_latency
Throughput,0.645716189654594,catapult,FF,344,catapult_fpga_latency
Throughput,0.645716189654594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645716189654594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609342562029549,catapult,CLB,224,catapult_fpga_latency
Throughput,0.609342562029549,catapult,LUT,1052,catapult_fpga_latency
Throughput,0.609342562029549,catapult,FF,349,catapult_fpga_latency
Throughput,0.609342562029549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609342562029549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669985327321332,catapult,CLB,318,catapult_fpga_latency
Throughput,0.669985327321332,catapult,LUT,1519,catapult_fpga_latency
Throughput,0.669985327321332,catapult,FF,356,catapult_fpga_latency
Throughput,0.669985327321332,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669985327321332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.711341269530764,catapult,CLB,203,catapult_fpga_latency
Throughput,0.711341269530764,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.711341269530764,catapult,FF,246,catapult_fpga_latency
Throughput,0.711341269530764,catapult,DSP,1,catapult_fpga_latency
Throughput,0.711341269530764,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659274876748562,catapult,CLB,278,catapult_fpga_latency
Throughput,0.659274876748562,catapult,LUT,1295,catapult_fpga_latency
Throughput,0.659274876748562,catapult,FF,248,catapult_fpga_latency
Throughput,0.659274876748562,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659274876748562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657691804305119,catapult,CLB,405,catapult_fpga_latency
Throughput,0.657691804305119,catapult,LUT,1867,catapult_fpga_latency
Throughput,0.657691804305119,catapult,FF,257,catapult_fpga_latency
Throughput,0.657691804305119,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657691804305119,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614654217050385,catapult,CLB,322,catapult_fpga_latency
Throughput,0.614654217050385,catapult,LUT,1651,catapult_fpga_latency
Throughput,0.614654217050385,catapult,FF,254,catapult_fpga_latency
Throughput,0.614654217050385,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614654217050385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658515127409507,catapult,CLB,385,catapult_fpga_latency
Throughput,0.658515127409507,catapult,LUT,1949,catapult_fpga_latency
Throughput,0.658515127409507,catapult,FF,257,catapult_fpga_latency
Throughput,0.658515127409507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658515127409507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62699737852396,catapult,CLB,554,catapult_fpga_latency
Throughput,0.62699737852396,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.62699737852396,catapult,FF,266,catapult_fpga_latency
Throughput,0.62699737852396,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62699737852396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639286045344559,catapult,CLB,137,catapult_fpga_latency
Throughput,0.639286045344559,catapult,LUT,742,catapult_fpga_latency
Throughput,0.639286045344559,catapult,FF,345,catapult_fpga_latency
Throughput,0.639286045344559,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639286045344559,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621671338526776,catapult,CLB,181,catapult_fpga_latency
Throughput,0.621671338526776,catapult,LUT,920,catapult_fpga_latency
Throughput,0.621671338526776,catapult,FF,347,catapult_fpga_latency
Throughput,0.621671338526776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621671338526776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619497698875797,catapult,CLB,335,catapult_fpga_latency
Throughput,0.619497698875797,catapult,LUT,1495,catapult_fpga_latency
Throughput,0.619497698875797,catapult,FF,357,catapult_fpga_latency
Throughput,0.619497698875797,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619497698875797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665913296756936,catapult,CLB,205,catapult_fpga_latency
Throughput,0.665913296756936,catapult,LUT,1093,catapult_fpga_latency
Throughput,0.665913296756936,catapult,FF,246,catapult_fpga_latency
Throughput,0.665913296756936,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665913296756936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656910667375254,catapult,CLB,240,catapult_fpga_latency
Throughput,0.656910667375254,catapult,LUT,1283,catapult_fpga_latency
Throughput,0.656910667375254,catapult,FF,248,catapult_fpga_latency
Throughput,0.656910667375254,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656910667375254,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620321611942928,catapult,CLB,380,catapult_fpga_latency
Throughput,0.620321611942928,catapult,LUT,1802,catapult_fpga_latency
Throughput,0.620321611942928,catapult,FF,252,catapult_fpga_latency
Throughput,0.620321611942928,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620321611942928,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654051752498968,catapult,CLB,288,catapult_fpga_latency
Throughput,0.654051752498968,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.654051752498968,catapult,FF,252,catapult_fpga_latency
Throughput,0.654051752498968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654051752498968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625989846444691,catapult,CLB,393,catapult_fpga_latency
Throughput,0.625989846444691,catapult,LUT,1994,catapult_fpga_latency
Throughput,0.625989846444691,catapult,FF,257,catapult_fpga_latency
Throughput,0.625989846444691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625989846444691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649259584369984,catapult,CLB,521,catapult_fpga_latency
Throughput,0.649259584369984,catapult,LUT,2797,catapult_fpga_latency
Throughput,0.649259584369984,catapult,FF,256,catapult_fpga_latency
Throughput,0.649259584369984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649259584369984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628239753880794,catapult,CLB,447,catapult_fpga_latency
Throughput,0.628239753880794,catapult,LUT,2580,catapult_fpga_latency
Throughput,0.628239753880794,catapult,FF,260,catapult_fpga_latency
Throughput,0.628239753880794,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628239753880794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619456637415924,catapult,CLB,609,catapult_fpga_latency
Throughput,0.619456637415924,catapult,LUT,3120,catapult_fpga_latency
Throughput,0.619456637415924,catapult,FF,275,catapult_fpga_latency
Throughput,0.619456637415924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619456637415924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62686728091302,catapult,CLB,802,catapult_fpga_latency
Throughput,0.62686728091302,catapult,LUT,4282,catapult_fpga_latency
Throughput,0.62686728091302,catapult,FF,276,catapult_fpga_latency
Throughput,0.62686728091302,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62686728091302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653503793262768,catapult,CLB,193,catapult_fpga_latency
Throughput,0.653503793262768,catapult,LUT,1009,catapult_fpga_latency
Throughput,0.653503793262768,catapult,FF,464,catapult_fpga_latency
Throughput,0.653503793262768,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653503793262768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.698353282958783,catapult,CLB,243,catapult_fpga_latency
Throughput,0.698353282958783,catapult,LUT,1118,catapult_fpga_latency
Throughput,0.698353282958783,catapult,FF,466,catapult_fpga_latency
Throughput,0.698353282958783,catapult,DSP,1,catapult_fpga_latency
Throughput,0.698353282958783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632573486061876,catapult,CLB,396,catapult_fpga_latency
Throughput,0.632573486061876,catapult,LUT,1604,catapult_fpga_latency
Throughput,0.632573486061876,catapult,FF,468,catapult_fpga_latency
Throughput,0.632573486061876,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632573486061876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662545193864036,catapult,CLB,303,catapult_fpga_latency
Throughput,0.662545193864036,catapult,LUT,1674,catapult_fpga_latency
Throughput,0.662545193864036,catapult,FF,256,catapult_fpga_latency
Throughput,0.662545193864036,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662545193864036,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566894162314,catapult,CLB,391,catapult_fpga_latency
Throughput,0.648566894162314,catapult,LUT,2036,catapult_fpga_latency
Throughput,0.648566894162314,catapult,FF,261,catapult_fpga_latency
Throughput,0.648566894162314,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566894162314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636440819277538,catapult,CLB,621,catapult_fpga_latency
Throughput,0.636440819277538,catapult,LUT,3084,catapult_fpga_latency
Throughput,0.636440819277538,catapult,FF,275,catapult_fpga_latency
Throughput,0.636440819277538,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636440819277538,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633359153274815,catapult,CLB,494,catapult_fpga_latency
Throughput,0.633359153274815,catapult,LUT,2705,catapult_fpga_latency
Throughput,0.633359153274815,catapult,FF,263,catapult_fpga_latency
Throughput,0.633359153274815,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633359153274815,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625795150963693,catapult,CLB,580,catapult_fpga_latency
Throughput,0.625795150963693,catapult,LUT,3303,catapult_fpga_latency
Throughput,0.625795150963693,catapult,FF,273,catapult_fpga_latency
Throughput,0.625795150963693,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625795150963693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640087256694833,catapult,CLB,830,catapult_fpga_latency
Throughput,0.640087256694833,catapult,LUT,4383,catapult_fpga_latency
Throughput,0.640087256694833,catapult,FF,276,catapult_fpga_latency
Throughput,0.640087256694833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640087256694833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645589878700118,catapult,CLB,246,catapult_fpga_latency
Throughput,0.645589878700118,catapult,LUT,1290,catapult_fpga_latency
Throughput,0.645589878700118,catapult,FF,252,catapult_fpga_latency
Throughput,0.645589878700118,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645589878700118,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655138414368496,catapult,CLB,315,catapult_fpga_latency
Throughput,0.655138414368496,catapult,LUT,1599,catapult_fpga_latency
Throughput,0.655138414368496,catapult,FF,254,catapult_fpga_latency
Throughput,0.655138414368496,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655138414368496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676625694725432,catapult,CLB,453,catapult_fpga_latency
Throughput,0.676625694725432,catapult,LUT,2365,catapult_fpga_latency
Throughput,0.676625694725432,catapult,FF,257,catapult_fpga_latency
Throughput,0.676625694725432,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676625694725432,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655909746818838,catapult,CLB,472,catapult_fpga_latency
Throughput,0.655909746818838,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.655909746818838,catapult,FF,270,catapult_fpga_latency
Throughput,0.655909746818838,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655909746818838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661817748628383,catapult,CLB,544,catapult_fpga_latency
Throughput,0.661817748628383,catapult,LUT,3224,catapult_fpga_latency
Throughput,0.661817748628383,catapult,FF,276,catapult_fpga_latency
Throughput,0.661817748628383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661817748628383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675090900989818,catapult,CLB,747,catapult_fpga_latency
Throughput,0.675090900989818,catapult,LUT,4231,catapult_fpga_latency
Throughput,0.675090900989818,catapult,FF,278,catapult_fpga_latency
Throughput,0.675090900989818,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675090900989818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.717385845977259,catapult,CLB,114,catapult_fpga_latency
Throughput,0.717385845977259,catapult,LUT,590,catapult_fpga_latency
Throughput,0.717385845977259,catapult,FF,233,catapult_fpga_latency
Throughput,0.717385845977259,catapult,DSP,1,catapult_fpga_latency
Throughput,0.717385845977259,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668861871328366,catapult,CLB,179,catapult_fpga_latency
Throughput,0.668861871328366,catapult,LUT,798,catapult_fpga_latency
Throughput,0.668861871328366,catapult,FF,235,catapult_fpga_latency
Throughput,0.668861871328366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668861871328366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672480032386638,catapult,CLB,222,catapult_fpga_latency
Throughput,0.672480032386638,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.672480032386638,catapult,FF,242,catapult_fpga_latency
Throughput,0.672480032386638,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672480032386638,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.710583068937216,catapult,CLB,160,catapult_fpga_latency
Throughput,0.710583068937216,catapult,LUT,776,catapult_fpga_latency
Throughput,0.710583068937216,catapult,FF,241,catapult_fpga_latency
Throughput,0.710583068937216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.710583068937216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675897625841999,catapult,CLB,212,catapult_fpga_latency
Throughput,0.675897625841999,catapult,LUT,1058,catapult_fpga_latency
Throughput,0.675897625841999,catapult,FF,243,catapult_fpga_latency
Throughput,0.675897625841999,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675897625841999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.68772338115074,catapult,CLB,343,catapult_fpga_latency
Throughput,0.68772338115074,catapult,LUT,1488,catapult_fpga_latency
Throughput,0.68772338115074,catapult,FF,252,catapult_fpga_latency
Throughput,0.68772338115074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.68772338115074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.703434236284967,catapult,CLB,207,catapult_fpga_latency
Throughput,0.703434236284967,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.703434236284967,catapult,FF,242,catapult_fpga_latency
Throughput,0.703434236284967,catapult,DSP,1,catapult_fpga_latency
Throughput,0.703434236284967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667815308998143,catapult,CLB,288,catapult_fpga_latency
Throughput,0.667815308998143,catapult,LUT,1490,catapult_fpga_latency
Throughput,0.667815308998143,catapult,FF,244,catapult_fpga_latency
Throughput,0.667815308998143,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667815308998143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653561025280394,catapult,CLB,426,catapult_fpga_latency
Throughput,0.653561025280394,catapult,LUT,2123,catapult_fpga_latency
Throughput,0.653561025280394,catapult,FF,251,catapult_fpga_latency
Throughput,0.653561025280394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653561025280394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699111010439126,catapult,CLB,329,catapult_fpga_latency
Throughput,0.699111010439126,catapult,LUT,1658,catapult_fpga_latency
Throughput,0.699111010439126,catapult,FF,243,catapult_fpga_latency
Throughput,0.699111010439126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699111010439126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.705178833352138,catapult,CLB,455,catapult_fpga_latency
Throughput,0.705178833352138,catapult,LUT,2369,catapult_fpga_latency
Throughput,0.705178833352138,catapult,FF,248,catapult_fpga_latency
Throughput,0.705178833352138,catapult,DSP,1,catapult_fpga_latency
Throughput,0.705178833352138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633480723181594,catapult,CLB,622,catapult_fpga_latency
Throughput,0.633480723181594,catapult,LUT,3182,catapult_fpga_latency
Throughput,0.633480723181594,catapult,FF,262,catapult_fpga_latency
Throughput,0.633480723181594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633480723181594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.715784772108444,catapult,CLB,137,catapult_fpga_latency
Throughput,0.715784772108444,catapult,LUT,739,catapult_fpga_latency
Throughput,0.715784772108444,catapult,FF,241,catapult_fpga_latency
Throughput,0.715784772108444,catapult,DSP,1,catapult_fpga_latency
Throughput,0.715784772108444,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643291594430381,catapult,CLB,224,catapult_fpga_latency
Throughput,0.643291594430381,catapult,LUT,1046,catapult_fpga_latency
Throughput,0.643291594430381,catapult,FF,243,catapult_fpga_latency
Throughput,0.643291594430381,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643291594430381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.675613135811077,catapult,CLB,345,catapult_fpga_latency
Throughput,0.675613135811077,catapult,LUT,1563,catapult_fpga_latency
Throughput,0.675613135811077,catapult,FF,250,catapult_fpga_latency
Throughput,0.675613135811077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.675613135811077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620548341336338,catapult,CLB,208,catapult_fpga_latency
Throughput,0.620548341336338,catapult,LUT,1104,catapult_fpga_latency
Throughput,0.620548341336338,catapult,FF,242,catapult_fpga_latency
Throughput,0.620548341336338,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620548341336338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656453562146787,catapult,CLB,322,catapult_fpga_latency
Throughput,0.656453562146787,catapult,LUT,1583,catapult_fpga_latency
Throughput,0.656453562146787,catapult,FF,244,catapult_fpga_latency
Throughput,0.656453562146787,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656453562146787,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63849743675204,catapult,CLB,449,catapult_fpga_latency
Throughput,0.63849743675204,catapult,LUT,2165,catapult_fpga_latency
Throughput,0.63849743675204,catapult,FF,255,catapult_fpga_latency
Throughput,0.63849743675204,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63849743675204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656660474358394,catapult,CLB,321,catapult_fpga_latency
Throughput,0.656660474358394,catapult,LUT,1769,catapult_fpga_latency
Throughput,0.656660474358394,catapult,FF,243,catapult_fpga_latency
Throughput,0.656660474358394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656660474358394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639969691035433,catapult,CLB,494,catapult_fpga_latency
Throughput,0.639969691035433,catapult,LUT,2535,catapult_fpga_latency
Throughput,0.639969691035433,catapult,FF,247,catapult_fpga_latency
Throughput,0.639969691035433,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639969691035433,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64532449496905,catapult,CLB,650,catapult_fpga_latency
Throughput,0.64532449496905,catapult,LUT,3228,catapult_fpga_latency
Throughput,0.64532449496905,catapult,FF,256,catapult_fpga_latency
Throughput,0.64532449496905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64532449496905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650296958105919,catapult,CLB,211,catapult_fpga_latency
Throughput,0.650296958105919,catapult,LUT,1164,catapult_fpga_latency
Throughput,0.650296958105919,catapult,FF,242,catapult_fpga_latency
Throughput,0.650296958105919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650296958105919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642206725060383,catapult,CLB,319,catapult_fpga_latency
Throughput,0.642206725060383,catapult,LUT,1608,catapult_fpga_latency
Throughput,0.642206725060383,catapult,FF,244,catapult_fpga_latency
Throughput,0.642206725060383,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642206725060383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634249337368005,catapult,CLB,402,catapult_fpga_latency
Throughput,0.634249337368005,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.634249337368005,catapult,FF,253,catapult_fpga_latency
Throughput,0.634249337368005,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634249337368005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673879876868669,catapult,CLB,303,catapult_fpga_latency
Throughput,0.673879876868669,catapult,LUT,1693,catapult_fpga_latency
Throughput,0.673879876868669,catapult,FF,243,catapult_fpga_latency
Throughput,0.673879876868669,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673879876868669,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.649109972860712,catapult,CLB,481,catapult_fpga_latency
Throughput,0.649109972860712,catapult,LUT,2388,catapult_fpga_latency
Throughput,0.649109972860712,catapult,FF,247,catapult_fpga_latency
Throughput,0.649109972860712,catapult,DSP,1,catapult_fpga_latency
Throughput,0.649109972860712,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624620152869536,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624620152869536,catapult,LUT,3158,catapult_fpga_latency
Throughput,0.624620152869536,catapult,FF,254,catapult_fpga_latency
Throughput,0.624620152869536,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624620152869536,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623154294872873,catapult,CLB,341,catapult_fpga_latency
Throughput,0.623154294872873,catapult,LUT,1990,catapult_fpga_latency
Throughput,0.623154294872873,catapult,FF,244,catapult_fpga_latency
Throughput,0.623154294872873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623154294872873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620172345894924,catapult,CLB,464,catapult_fpga_latency
Throughput,0.620172345894924,catapult,LUT,2588,catapult_fpga_latency
Throughput,0.620172345894924,catapult,FF,247,catapult_fpga_latency
Throughput,0.620172345894924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620172345894924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624303901150218,catapult,CLB,614,catapult_fpga_latency
Throughput,0.624303901150218,catapult,LUT,3419,catapult_fpga_latency
Throughput,0.624303901150218,catapult,FF,259,catapult_fpga_latency
Throughput,0.624303901150218,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624303901150218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.767981912489997,catapult,CLB,88,catapult_fpga_latency
Throughput,0.767981912489997,catapult,LUT,423,catapult_fpga_latency
Throughput,0.767981912489997,catapult,FF,272,catapult_fpga_latency
Throughput,0.767981912489997,catapult,DSP,1,catapult_fpga_latency
Throughput,0.767981912489997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.71673387241277,catapult,CLB,128,catapult_fpga_latency
Throughput,0.71673387241277,catapult,LUT,549,catapult_fpga_latency
Throughput,0.71673387241277,catapult,FF,274,catapult_fpga_latency
Throughput,0.71673387241277,catapult,DSP,1,catapult_fpga_latency
Throughput,0.71673387241277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635248544169149,catapult,CLB,201,catapult_fpga_latency
Throughput,0.635248544169149,catapult,LUT,664,catapult_fpga_latency
Throughput,0.635248544169149,catapult,FF,281,catapult_fpga_latency
Throughput,0.635248544169149,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635248544169149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.740277929946019,catapult,CLB,97,catapult_fpga_latency
Throughput,0.740277929946019,catapult,LUT,480,catapult_fpga_latency
Throughput,0.740277929946019,catapult,FF,234,catapult_fpga_latency
Throughput,0.740277929946019,catapult,DSP,1,catapult_fpga_latency
Throughput,0.740277929946019,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647632320997665,catapult,CLB,154,catapult_fpga_latency
Throughput,0.647632320997665,catapult,LUT,727,catapult_fpga_latency
Throughput,0.647632320997665,catapult,FF,236,catapult_fpga_latency
Throughput,0.647632320997665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647632320997665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697432750047077,catapult,CLB,223,catapult_fpga_latency
Throughput,0.697432750047077,catapult,LUT,893,catapult_fpga_latency
Throughput,0.697432750047077,catapult,FF,245,catapult_fpga_latency
Throughput,0.697432750047077,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697432750047077,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.730698240624776,catapult,CLB,128,catapult_fpga_latency
Throughput,0.730698240624776,catapult,LUT,616,catapult_fpga_latency
Throughput,0.730698240624776,catapult,FF,242,catapult_fpga_latency
Throughput,0.730698240624776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.730698240624776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686776866882727,catapult,CLB,157,catapult_fpga_latency
Throughput,0.686776866882727,catapult,LUT,843,catapult_fpga_latency
Throughput,0.686776866882727,catapult,FF,244,catapult_fpga_latency
Throughput,0.686776866882727,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686776866882727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623235853013563,catapult,CLB,258,catapult_fpga_latency
Throughput,0.623235853013563,catapult,LUT,1131,catapult_fpga_latency
Throughput,0.623235853013563,catapult,FF,254,catapult_fpga_latency
Throughput,0.623235853013563,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623235853013563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689200300215651,catapult,CLB,163,catapult_fpga_latency
Throughput,0.689200300215651,catapult,LUT,905,catapult_fpga_latency
Throughput,0.689200300215651,catapult,FF,243,catapult_fpga_latency
Throughput,0.689200300215651,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689200300215651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.683413486345057,catapult,CLB,266,catapult_fpga_latency
Throughput,0.683413486345057,catapult,LUT,1288,catapult_fpga_latency
Throughput,0.683413486345057,catapult,FF,245,catapult_fpga_latency
Throughput,0.683413486345057,catapult,DSP,1,catapult_fpga_latency
Throughput,0.683413486345057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662533341990436,catapult,CLB,393,catapult_fpga_latency
Throughput,0.662533341990436,catapult,LUT,1799,catapult_fpga_latency
Throughput,0.662533341990436,catapult,FF,255,catapult_fpga_latency
Throughput,0.662533341990436,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662533341990436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669399154013349,catapult,CLB,121,catapult_fpga_latency
Throughput,0.669399154013349,catapult,LUT,570,catapult_fpga_latency
Throughput,0.669399154013349,catapult,FF,313,catapult_fpga_latency
Throughput,0.669399154013349,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669399154013349,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63335233390335,catapult,CLB,134,catapult_fpga_latency
Throughput,0.63335233390335,catapult,LUT,678,catapult_fpga_latency
Throughput,0.63335233390335,catapult,FF,315,catapult_fpga_latency
Throughput,0.63335233390335,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63335233390335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629259298879289,catapult,CLB,215,catapult_fpga_latency
Throughput,0.629259298879289,catapult,LUT,879,catapult_fpga_latency
Throughput,0.629259298879289,catapult,FF,322,catapult_fpga_latency
Throughput,0.629259298879289,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629259298879289,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.689500153758534,catapult,CLB,122,catapult_fpga_latency
Throughput,0.689500153758534,catapult,LUT,629,catapult_fpga_latency
Throughput,0.689500153758534,catapult,FF,242,catapult_fpga_latency
Throughput,0.689500153758534,catapult,DSP,1,catapult_fpga_latency
Throughput,0.689500153758534,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668249080489265,catapult,CLB,209,catapult_fpga_latency
Throughput,0.668249080489265,catapult,LUT,832,catapult_fpga_latency
Throughput,0.668249080489265,catapult,FF,244,catapult_fpga_latency
Throughput,0.668249080489265,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668249080489265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64968646131377,catapult,CLB,217,catapult_fpga_latency
Throughput,0.64968646131377,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.64968646131377,catapult,FF,251,catapult_fpga_latency
Throughput,0.64968646131377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64968646131377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650247484192484,catapult,CLB,169,catapult_fpga_latency
Throughput,0.650247484192484,catapult,LUT,888,catapult_fpga_latency
Throughput,0.650247484192484,catapult,FF,243,catapult_fpga_latency
Throughput,0.650247484192484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650247484192484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620956795068113,catapult,CLB,240,catapult_fpga_latency
Throughput,0.620956795068113,catapult,LUT,1300,catapult_fpga_latency
Throughput,0.620956795068113,catapult,FF,245,catapult_fpga_latency
Throughput,0.620956795068113,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620956795068113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62362879618439,catapult,CLB,357,catapult_fpga_latency
Throughput,0.62362879618439,catapult,LUT,1694,catapult_fpga_latency
Throughput,0.62362879618439,catapult,FF,254,catapult_fpga_latency
Throughput,0.62362879618439,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62362879618439,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631212312679856,catapult,CLB,264,catapult_fpga_latency
Throughput,0.631212312679856,catapult,LUT,1420,catapult_fpga_latency
Throughput,0.631212312679856,catapult,FF,244,catapult_fpga_latency
Throughput,0.631212312679856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631212312679856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624314814491096,catapult,CLB,473,catapult_fpga_latency
Throughput,0.624314814491096,catapult,LUT,2444,catapult_fpga_latency
Throughput,0.624314814491096,catapult,FF,255,catapult_fpga_latency
Throughput,0.624314814491096,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624314814491096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611024345654028,catapult,CLB,526,catapult_fpga_latency
Throughput,0.611024345654028,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.611024345654028,catapult,FF,255,catapult_fpga_latency
Throughput,0.611024345654028,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611024345654028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.708949853849988,catapult,CLB,120,catapult_fpga_latency
Throughput,0.708949853849988,catapult,LUT,660,catapult_fpga_latency
Throughput,0.708949853849988,catapult,FF,242,catapult_fpga_latency
Throughput,0.708949853849988,catapult,DSP,1,catapult_fpga_latency
Throughput,0.708949853849988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.603800197684185,catapult,CLB,197,catapult_fpga_latency
Throughput,0.603800197684185,catapult,LUT,856,catapult_fpga_latency
Throughput,0.603800197684185,catapult,FF,244,catapult_fpga_latency
Throughput,0.603800197684185,catapult,DSP,1,catapult_fpga_latency
Throughput,0.603800197684185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637499370469372,catapult,CLB,227,catapult_fpga_latency
Throughput,0.637499370469372,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.637499370469372,catapult,FF,251,catapult_fpga_latency
Throughput,0.637499370469372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637499370469372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648481095154873,catapult,CLB,167,catapult_fpga_latency
Throughput,0.648481095154873,catapult,LUT,895,catapult_fpga_latency
Throughput,0.648481095154873,catapult,FF,243,catapult_fpga_latency
Throughput,0.648481095154873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648481095154873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631388866088735,catapult,CLB,280,catapult_fpga_latency
Throughput,0.631388866088735,catapult,LUT,1299,catapult_fpga_latency
Throughput,0.631388866088735,catapult,FF,246,catapult_fpga_latency
Throughput,0.631388866088735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631388866088735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608994112244923,catapult,CLB,392,catapult_fpga_latency
Throughput,0.608994112244923,catapult,LUT,1695,catapult_fpga_latency
Throughput,0.608994112244923,catapult,FF,254,catapult_fpga_latency
Throughput,0.608994112244923,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608994112244923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659706325132304,catapult,CLB,235,catapult_fpga_latency
Throughput,0.659706325132304,catapult,LUT,1331,catapult_fpga_latency
Throughput,0.659706325132304,catapult,FF,244,catapult_fpga_latency
Throughput,0.659706325132304,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659706325132304,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61288592660691,catapult,CLB,437,catapult_fpga_latency
Throughput,0.61288592660691,catapult,LUT,2183,catapult_fpga_latency
Throughput,0.61288592660691,catapult,FF,247,catapult_fpga_latency
Throughput,0.61288592660691,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61288592660691,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615233930397355,catapult,CLB,536,catapult_fpga_latency
Throughput,0.615233930397355,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.615233930397355,catapult,FF,255,catapult_fpga_latency
Throughput,0.615233930397355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615233930397355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690007314077529,catapult,CLB,158,catapult_fpga_latency
Throughput,0.690007314077529,catapult,LUT,880,catapult_fpga_latency
Throughput,0.690007314077529,catapult,FF,243,catapult_fpga_latency
Throughput,0.690007314077529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690007314077529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619933592713549,catapult,CLB,233,catapult_fpga_latency
Throughput,0.619933592713549,catapult,LUT,1163,catapult_fpga_latency
Throughput,0.619933592713549,catapult,FF,245,catapult_fpga_latency
Throughput,0.619933592713549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619933592713549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.626934877766507,catapult,CLB,300,catapult_fpga_latency
Throughput,0.626934877766507,catapult,LUT,1576,catapult_fpga_latency
Throughput,0.626934877766507,catapult,FF,252,catapult_fpga_latency
Throughput,0.626934877766507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.626934877766507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,277,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1528,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610810117458786,catapult,CLB,499,catapult_fpga_latency
Throughput,0.610810117458786,catapult,LUT,2419,catapult_fpga_latency
Throughput,0.610810117458786,catapult,FF,255,catapult_fpga_latency
Throughput,0.610810117458786,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610810117458786,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612194797935924,catapult,CLB,596,catapult_fpga_latency
Throughput,0.612194797935924,catapult,LUT,2751,catapult_fpga_latency
Throughput,0.612194797935924,catapult,FF,258,catapult_fpga_latency
Throughput,0.612194797935924,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612194797935924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.760245833092589,catapult,CLB,107,catapult_fpga_latency
Throughput,0.760245833092589,catapult,LUT,538,catapult_fpga_latency
Throughput,0.760245833092589,catapult,FF,359,catapult_fpga_latency
Throughput,0.760245833092589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.760245833092589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736035565238512,catapult,CLB,154,catapult_fpga_latency
Throughput,0.736035565238512,catapult,LUT,727,catapult_fpga_latency
Throughput,0.736035565238512,catapult,FF,364,catapult_fpga_latency
Throughput,0.736035565238512,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736035565238512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637437602826653,catapult,CLB,244,catapult_fpga_latency
Throughput,0.637437602826653,catapult,LUT,864,catapult_fpga_latency
Throughput,0.637437602826653,catapult,FF,296,catapult_fpga_latency
Throughput,0.637437602826653,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637437602826653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674859460517347,catapult,CLB,157,catapult_fpga_latency
Throughput,0.674859460517347,catapult,LUT,851,catapult_fpga_latency
Throughput,0.674859460517347,catapult,FF,487,catapult_fpga_latency
Throughput,0.674859460517347,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674859460517347,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,206,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1117,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,491,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656292002688172,catapult,CLB,260,catapult_fpga_latency
Throughput,0.656292002688172,catapult,LUT,1259,catapult_fpga_latency
Throughput,0.656292002688172,catapult,FF,346,catapult_fpga_latency
Throughput,0.656292002688172,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656292002688172,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.736977243616672,catapult,CLB,228,catapult_fpga_latency
Throughput,0.736977243616672,catapult,LUT,1177,catapult_fpga_latency
Throughput,0.736977243616672,catapult,FF,546,catapult_fpga_latency
Throughput,0.736977243616672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.736977243616672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.697651217645553,catapult,CLB,317,catapult_fpga_latency
Throughput,0.697651217645553,catapult,LUT,1637,catapult_fpga_latency
Throughput,0.697651217645553,catapult,FF,551,catapult_fpga_latency
Throughput,0.697651217645553,catapult,DSP,1,catapult_fpga_latency
Throughput,0.697651217645553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.631306355929261,catapult,CLB,396,catapult_fpga_latency
Throughput,0.631306355929261,catapult,LUT,1851,catapult_fpga_latency
Throughput,0.631306355929261,catapult,FF,260,catapult_fpga_latency
Throughput,0.631306355929261,catapult,DSP,1,catapult_fpga_latency
Throughput,0.631306355929261,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.713479482470522,catapult,CLB,396,catapult_fpga_latency
Throughput,0.713479482470522,catapult,LUT,1868,catapult_fpga_latency
Throughput,0.713479482470522,catapult,FF,860,catapult_fpga_latency
Throughput,0.713479482470522,catapult,DSP,1,catapult_fpga_latency
Throughput,0.713479482470522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642169608552672,catapult,CLB,484,catapult_fpga_latency
Throughput,0.642169608552672,catapult,LUT,2567,catapult_fpga_latency
Throughput,0.642169608552672,catapult,FF,866,catapult_fpga_latency
Throughput,0.642169608552672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642169608552672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624946098399013,catapult,CLB,576,catapult_fpga_latency
Throughput,0.624946098399013,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.624946098399013,catapult,FF,268,catapult_fpga_latency
Throughput,0.624946098399013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624946098399013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623041313869523,catapult,CLB,178,catapult_fpga_latency
Throughput,0.623041313869523,catapult,LUT,908,catapult_fpga_latency
Throughput,0.623041313869523,catapult,FF,488,catapult_fpga_latency
Throughput,0.623041313869523,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623041313869523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627548238064189,catapult,CLB,222,catapult_fpga_latency
Throughput,0.627548238064189,catapult,LUT,1103,catapult_fpga_latency
Throughput,0.627548238064189,catapult,FF,490,catapult_fpga_latency
Throughput,0.627548238064189,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627548238064189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617450509798013,catapult,CLB,230,catapult_fpga_latency
Throughput,0.617450509798013,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.617450509798013,catapult,FF,345,catapult_fpga_latency
Throughput,0.617450509798013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617450509798013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648403306856865,catapult,CLB,229,catapult_fpga_latency
Throughput,0.648403306856865,catapult,LUT,1200,catapult_fpga_latency
Throughput,0.648403306856865,catapult,FF,547,catapult_fpga_latency
Throughput,0.648403306856865,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648403306856865,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65442756239476,catapult,CLB,318,catapult_fpga_latency
Throughput,0.65442756239476,catapult,LUT,1533,catapult_fpga_latency
Throughput,0.65442756239476,catapult,FF,549,catapult_fpga_latency
Throughput,0.65442756239476,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65442756239476,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637223946621024,catapult,CLB,356,catapult_fpga_latency
Throughput,0.637223946621024,catapult,LUT,1709,catapult_fpga_latency
Throughput,0.637223946621024,catapult,FF,256,catapult_fpga_latency
Throughput,0.637223946621024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637223946621024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.688348260165355,catapult,CLB,410,catapult_fpga_latency
Throughput,0.688348260165355,catapult,LUT,1820,catapult_fpga_latency
Throughput,0.688348260165355,catapult,FF,860,catapult_fpga_latency
Throughput,0.688348260165355,catapult,DSP,1,catapult_fpga_latency
Throughput,0.688348260165355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646925518818093,catapult,CLB,511,catapult_fpga_latency
Throughput,0.646925518818093,catapult,LUT,2549,catapult_fpga_latency
Throughput,0.646925518818093,catapult,FF,859,catapult_fpga_latency
Throughput,0.646925518818093,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646925518818093,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632841299223187,catapult,CLB,534,catapult_fpga_latency
Throughput,0.632841299223187,catapult,LUT,2771,catapult_fpga_latency
Throughput,0.632841299223187,catapult,FF,266,catapult_fpga_latency
Throughput,0.632841299223187,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632841299223187,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.628356602425582,catapult,CLB,718,catapult_fpga_latency
Throughput,0.628356602425582,catapult,LUT,3219,catapult_fpga_latency
Throughput,0.628356602425582,catapult,FF,1480,catapult_fpga_latency
Throughput,0.628356602425582,catapult,DSP,1,catapult_fpga_latency
Throughput,0.628356602425582,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644242724889029,catapult,CLB,911,catapult_fpga_latency
Throughput,0.644242724889029,catapult,LUT,5245,catapult_fpga_latency
Throughput,0.644242724889029,catapult,FF,1494,catapult_fpga_latency
Throughput,0.644242724889029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644242724889029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615061376974808,catapult,CLB,893,catapult_fpga_latency
Throughput,0.615061376974808,catapult,LUT,4843,catapult_fpga_latency
Throughput,0.615061376974808,catapult,FF,282,catapult_fpga_latency
Throughput,0.615061376974808,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615061376974808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682264134466074,catapult,CLB,235,catapult_fpga_latency
Throughput,0.682264134466074,catapult,LUT,1168,catapult_fpga_latency
Throughput,0.682264134466074,catapult,FF,546,catapult_fpga_latency
Throughput,0.682264134466074,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682264134466074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621424865073126,catapult,CLB,324,catapult_fpga_latency
Throughput,0.621424865073126,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.621424865073126,catapult,FF,551,catapult_fpga_latency
Throughput,0.621424865073126,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621424865073126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660580954526268,catapult,CLB,365,catapult_fpga_latency
Throughput,0.660580954526268,catapult,LUT,1807,catapult_fpga_latency
Throughput,0.660580954526268,catapult,FF,254,catapult_fpga_latency
Throughput,0.660580954526268,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660580954526268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654928599684062,catapult,CLB,411,catapult_fpga_latency
Throughput,0.654928599684062,catapult,LUT,1926,catapult_fpga_latency
Throughput,0.654928599684062,catapult,FF,862,catapult_fpga_latency
Throughput,0.654928599684062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654928599684062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645676581891484,catapult,CLB,494,catapult_fpga_latency
Throughput,0.645676581891484,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.645676581891484,catapult,FF,869,catapult_fpga_latency
Throughput,0.645676581891484,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645676581891484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.609772829132507,catapult,CLB,563,catapult_fpga_latency
Throughput,0.609772829132507,catapult,LUT,2787,catapult_fpga_latency
Throughput,0.609772829132507,catapult,FF,266,catapult_fpga_latency
Throughput,0.609772829132507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.609772829132507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620898576838372,catapult,CLB,678,catapult_fpga_latency
Throughput,0.620898576838372,catapult,LUT,3070,catapult_fpga_latency
Throughput,0.620898576838372,catapult,FF,1476,catapult_fpga_latency
Throughput,0.620898576838372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620898576838372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622124230743389,catapult,CLB,914,catapult_fpga_latency
Throughput,0.622124230743389,catapult,LUT,5249,catapult_fpga_latency
Throughput,0.622124230743389,catapult,FF,1495,catapult_fpga_latency
Throughput,0.622124230743389,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622124230743389,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.61509466922054,catapult,CLB,839,catapult_fpga_latency
Throughput,0.61509466922054,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.61509466922054,catapult,FF,278,catapult_fpga_latency
Throughput,0.61509466922054,catapult,DSP,1,catapult_fpga_latency
Throughput,0.61509466922054,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635071439186194,catapult,CLB,403,catapult_fpga_latency
Throughput,0.635071439186194,catapult,LUT,1818,catapult_fpga_latency
Throughput,0.635071439186194,catapult,FF,855,catapult_fpga_latency
Throughput,0.635071439186194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635071439186194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634264221789513,catapult,CLB,537,catapult_fpga_latency
Throughput,0.634264221789513,catapult,LUT,2699,catapult_fpga_latency
Throughput,0.634264221789513,catapult,FF,862,catapult_fpga_latency
Throughput,0.634264221789513,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634264221789513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.60791973514153,catapult,CLB,539,catapult_fpga_latency
Throughput,0.60791973514153,catapult,LUT,2753,catapult_fpga_latency
Throughput,0.60791973514153,catapult,FF,264,catapult_fpga_latency
Throughput,0.60791973514153,catapult,DSP,1,catapult_fpga_latency
Throughput,0.60791973514153,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.652929039671968,catapult,CLB,735,catapult_fpga_latency
Throughput,0.652929039671968,catapult,LUT,3157,catapult_fpga_latency
Throughput,0.652929039671968,catapult,FF,1484,catapult_fpga_latency
Throughput,0.652929039671968,catapult,DSP,1,catapult_fpga_latency
Throughput,0.652929039671968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.658313112148905,catapult,CLB,1020,catapult_fpga_latency
Throughput,0.658313112148905,catapult,LUT,5285,catapult_fpga_latency
Throughput,0.658313112148905,catapult,FF,1498,catapult_fpga_latency
Throughput,0.658313112148905,catapult,DSP,1,catapult_fpga_latency
Throughput,0.658313112148905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640427908311217,catapult,CLB,772,catapult_fpga_latency
Throughput,0.640427908311217,catapult,LUT,4287,catapult_fpga_latency
Throughput,0.640427908311217,catapult,FF,280,catapult_fpga_latency
Throughput,0.640427908311217,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640427908311217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661860237621062,catapult,CLB,128,catapult_fpga_latency
Throughput,0.661860237621062,catapult,LUT,720,catapult_fpga_latency
Throughput,0.661860237621062,catapult,FF,238,catapult_fpga_latency
Throughput,0.661860237621062,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661860237621062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617050081018675,catapult,CLB,192,catapult_fpga_latency
Throughput,0.617050081018675,catapult,LUT,920,catapult_fpga_latency
Throughput,0.617050081018675,catapult,FF,242,catapult_fpga_latency
Throughput,0.617050081018675,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617050081018675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.610989252699045,catapult,CLB,270,catapult_fpga_latency
Throughput,0.610989252699045,catapult,LUT,1196,catapult_fpga_latency
Throughput,0.610989252699045,catapult,FF,242,catapult_fpga_latency
Throughput,0.610989252699045,catapult,DSP,1,catapult_fpga_latency
Throughput,0.610989252699045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.706889129388279,catapult,CLB,183,catapult_fpga_latency
Throughput,0.706889129388279,catapult,LUT,964,catapult_fpga_latency
Throughput,0.706889129388279,catapult,FF,246,catapult_fpga_latency
Throughput,0.706889129388279,catapult,DSP,1,catapult_fpga_latency
Throughput,0.706889129388279,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655946747619241,catapult,CLB,243,catapult_fpga_latency
Throughput,0.655946747619241,catapult,LUT,1129,catapult_fpga_latency
Throughput,0.655946747619241,catapult,FF,248,catapult_fpga_latency
Throughput,0.655946747619241,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655946747619241,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654168986240864,catapult,CLB,343,catapult_fpga_latency
Throughput,0.654168986240864,catapult,LUT,1645,catapult_fpga_latency
Throughput,0.654168986240864,catapult,FF,260,catapult_fpga_latency
Throughput,0.654168986240864,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654168986240864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650286386124449,catapult,CLB,262,catapult_fpga_latency
Throughput,0.650286386124449,catapult,LUT,1457,catapult_fpga_latency
Throughput,0.650286386124449,catapult,FF,247,catapult_fpga_latency
Throughput,0.650286386124449,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650286386124449,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664608153678673,catapult,CLB,331,catapult_fpga_latency
Throughput,0.664608153678673,catapult,LUT,1703,catapult_fpga_latency
Throughput,0.664608153678673,catapult,FF,248,catapult_fpga_latency
Throughput,0.664608153678673,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664608153678673,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664023410809372,catapult,CLB,502,catapult_fpga_latency
Throughput,0.664023410809372,catapult,LUT,2288,catapult_fpga_latency
Throughput,0.664023410809372,catapult,FF,253,catapult_fpga_latency
Throughput,0.664023410809372,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664023410809372,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618655685940678,catapult,CLB,340,catapult_fpga_latency
Throughput,0.618655685940678,catapult,LUT,1979,catapult_fpga_latency
Throughput,0.618655685940678,catapult,FF,256,catapult_fpga_latency
Throughput,0.618655685940678,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618655685940678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621778797218659,catapult,CLB,505,catapult_fpga_latency
Throughput,0.621778797218659,catapult,LUT,2931,catapult_fpga_latency
Throughput,0.621778797218659,catapult,FF,261,catapult_fpga_latency
Throughput,0.621778797218659,catapult,DSP,1,catapult_fpga_latency
Throughput,0.621778797218659,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643523419426042,catapult,CLB,710,catapult_fpga_latency
Throughput,0.643523419426042,catapult,LUT,3586,catapult_fpga_latency
Throughput,0.643523419426042,catapult,FF,268,catapult_fpga_latency
Throughput,0.643523419426042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643523419426042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651709074462324,catapult,CLB,181,catapult_fpga_latency
Throughput,0.651709074462324,catapult,LUT,1002,catapult_fpga_latency
Throughput,0.651709074462324,catapult,FF,246,catapult_fpga_latency
Throughput,0.651709074462324,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651709074462324,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65319047622158,catapult,CLB,238,catapult_fpga_latency
Throughput,0.65319047622158,catapult,LUT,1180,catapult_fpga_latency
Throughput,0.65319047622158,catapult,FF,247,catapult_fpga_latency
Throughput,0.65319047622158,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65319047622158,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637052231912494,catapult,CLB,351,catapult_fpga_latency
Throughput,0.637052231912494,catapult,LUT,1657,catapult_fpga_latency
Throughput,0.637052231912494,catapult,FF,250,catapult_fpga_latency
Throughput,0.637052231912494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637052231912494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648963799501336,catapult,CLB,270,catapult_fpga_latency
Throughput,0.648963799501336,catapult,LUT,1527,catapult_fpga_latency
Throughput,0.648963799501336,catapult,FF,249,catapult_fpga_latency
Throughput,0.648963799501336,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648963799501336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.639000092655013,catapult,CLB,351,catapult_fpga_latency
Throughput,0.639000092655013,catapult,LUT,1778,catapult_fpga_latency
Throughput,0.639000092655013,catapult,FF,253,catapult_fpga_latency
Throughput,0.639000092655013,catapult,DSP,1,catapult_fpga_latency
Throughput,0.639000092655013,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630191597151282,catapult,CLB,515,catapult_fpga_latency
Throughput,0.630191597151282,catapult,LUT,2420,catapult_fpga_latency
Throughput,0.630191597151282,catapult,FF,256,catapult_fpga_latency
Throughput,0.630191597151282,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630191597151282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647149081792525,catapult,CLB,377,catapult_fpga_latency
Throughput,0.647149081792525,catapult,LUT,2134,catapult_fpga_latency
Throughput,0.647149081792525,catapult,FF,258,catapult_fpga_latency
Throughput,0.647149081792525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647149081792525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63946918941525,catapult,CLB,524,catapult_fpga_latency
Throughput,0.63946918941525,catapult,LUT,2782,catapult_fpga_latency
Throughput,0.63946918941525,catapult,FF,262,catapult_fpga_latency
Throughput,0.63946918941525,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63946918941525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629596447565004,catapult,CLB,735,catapult_fpga_latency
Throughput,0.629596447565004,catapult,LUT,3717,catapult_fpga_latency
Throughput,0.629596447565004,catapult,FF,278,catapult_fpga_latency
Throughput,0.629596447565004,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629596447565004,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620755969034209,catapult,CLB,594,catapult_fpga_latency
Throughput,0.620755969034209,catapult,LUT,3503,catapult_fpga_latency
Throughput,0.620755969034209,catapult,FF,276,catapult_fpga_latency
Throughput,0.620755969034209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620755969034209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67716314688549,catapult,CLB,279,catapult_fpga_latency
Throughput,0.67716314688549,catapult,LUT,1498,catapult_fpga_latency
Throughput,0.67716314688549,catapult,FF,251,catapult_fpga_latency
Throughput,0.67716314688549,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67716314688549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.612851746259766,catapult,CLB,343,catapult_fpga_latency
Throughput,0.612851746259766,catapult,LUT,1781,catapult_fpga_latency
Throughput,0.612851746259766,catapult,FF,255,catapult_fpga_latency
Throughput,0.612851746259766,catapult,DSP,1,catapult_fpga_latency
Throughput,0.612851746259766,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623684415685663,catapult,CLB,532,catapult_fpga_latency
Throughput,0.623684415685663,catapult,LUT,2398,catapult_fpga_latency
Throughput,0.623684415685663,catapult,FF,259,catapult_fpga_latency
Throughput,0.623684415685663,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623684415685663,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616857481247533,catapult,CLB,422,catapult_fpga_latency
Throughput,0.616857481247533,catapult,LUT,2404,catapult_fpga_latency
Throughput,0.616857481247533,catapult,FF,265,catapult_fpga_latency
Throughput,0.616857481247533,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616857481247533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.622777850781181,catapult,CLB,587,catapult_fpga_latency
Throughput,0.622777850781181,catapult,LUT,3038,catapult_fpga_latency
Throughput,0.622777850781181,catapult,FF,263,catapult_fpga_latency
Throughput,0.622777850781181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.622777850781181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637987023343945,catapult,CLB,758,catapult_fpga_latency
Throughput,0.637987023343945,catapult,LUT,3877,catapult_fpga_latency
Throughput,0.637987023343945,catapult,FF,272,catapult_fpga_latency
Throughput,0.637987023343945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637987023343945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629071666360519,catapult,CLB,584,catapult_fpga_latency
Throughput,0.629071666360519,catapult,LUT,3236,catapult_fpga_latency
Throughput,0.629071666360519,catapult,FF,277,catapult_fpga_latency
Throughput,0.629071666360519,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629071666360519,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648975592027984,catapult,CLB,412,catapult_fpga_latency
Throughput,0.648975592027984,catapult,LUT,2362,catapult_fpga_latency
Throughput,0.648975592027984,catapult,FF,260,catapult_fpga_latency
Throughput,0.648975592027984,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648975592027984,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634240085241868,catapult,CLB,562,catapult_fpga_latency
Throughput,0.634240085241868,catapult,LUT,3164,catapult_fpga_latency
Throughput,0.634240085241868,catapult,FF,268,catapult_fpga_latency
Throughput,0.634240085241868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634240085241868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625754425178856,catapult,CLB,773,catapult_fpga_latency
Throughput,0.625754425178856,catapult,LUT,4132,catapult_fpga_latency
Throughput,0.625754425178856,catapult,FF,280,catapult_fpga_latency
Throughput,0.625754425178856,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625754425178856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645148387354834,catapult,CLB,699,catapult_fpga_latency
Throughput,0.645148387354834,catapult,LUT,3860,catapult_fpga_latency
Throughput,0.645148387354834,catapult,FF,294,catapult_fpga_latency
Throughput,0.645148387354834,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645148387354834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641056872001456,catapult,CLB,124,catapult_fpga_latency
Throughput,0.641056872001456,catapult,LUT,678,catapult_fpga_latency
Throughput,0.641056872001456,catapult,FF,344,catapult_fpga_latency
Throughput,0.641056872001456,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641056872001456,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63168360736821,catapult,CLB,208,catapult_fpga_latency
Throughput,0.63168360736821,catapult,LUT,1043,catapult_fpga_latency
Throughput,0.63168360736821,catapult,FF,349,catapult_fpga_latency
Throughput,0.63168360736821,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63168360736821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654558640926803,catapult,CLB,304,catapult_fpga_latency
Throughput,0.654558640926803,catapult,LUT,1413,catapult_fpga_latency
Throughput,0.654558640926803,catapult,FF,353,catapult_fpga_latency
Throughput,0.654558640926803,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654558640926803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.738758132803594,catapult,CLB,149,catapult_fpga_latency
Throughput,0.738758132803594,catapult,LUT,823,catapult_fpga_latency
Throughput,0.738758132803594,catapult,FF,240,catapult_fpga_latency
Throughput,0.738758132803594,catapult,DSP,1,catapult_fpga_latency
Throughput,0.738758132803594,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.677475563456426,catapult,CLB,232,catapult_fpga_latency
Throughput,0.677475563456426,catapult,LUT,1181,catapult_fpga_latency
Throughput,0.677475563456426,catapult,FF,242,catapult_fpga_latency
Throughput,0.677475563456426,catapult,DSP,1,catapult_fpga_latency
Throughput,0.677475563456426,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656735943552232,catapult,CLB,343,catapult_fpga_latency
Throughput,0.656735943552232,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.656735943552232,catapult,FF,255,catapult_fpga_latency
Throughput,0.656735943552232,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656735943552232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.728932573008064,catapult,CLB,205,catapult_fpga_latency
Throughput,0.728932573008064,catapult,LUT,1126,catapult_fpga_latency
Throughput,0.728932573008064,catapult,FF,241,catapult_fpga_latency
Throughput,0.728932573008064,catapult,DSP,1,catapult_fpga_latency
Throughput,0.728932573008064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6513253493872,catapult,CLB,338,catapult_fpga_latency
Throughput,0.6513253493872,catapult,LUT,1624,catapult_fpga_latency
Throughput,0.6513253493872,catapult,FF,244,catapult_fpga_latency
Throughput,0.6513253493872,catapult,DSP,1,catapult_fpga_latency
Throughput,0.6513253493872,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624810213897529,catapult,CLB,552,catapult_fpga_latency
Throughput,0.624810213897529,catapult,LUT,2605,catapult_fpga_latency
Throughput,0.624810213897529,catapult,FF,254,catapult_fpga_latency
Throughput,0.624810213897529,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624810213897529,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.686354046125737,catapult,CLB,338,catapult_fpga_latency
Throughput,0.686354046125737,catapult,LUT,1831,catapult_fpga_latency
Throughput,0.686354046125737,catapult,FF,245,catapult_fpga_latency
Throughput,0.686354046125737,catapult,DSP,1,catapult_fpga_latency
Throughput,0.686354046125737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.645835042105216,catapult,CLB,515,catapult_fpga_latency
Throughput,0.645835042105216,catapult,LUT,2627,catapult_fpga_latency
Throughput,0.645835042105216,catapult,FF,245,catapult_fpga_latency
Throughput,0.645835042105216,catapult,DSP,1,catapult_fpga_latency
Throughput,0.645835042105216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.669891973220398,catapult,CLB,191,catapult_fpga_latency
Throughput,0.669891973220398,catapult,LUT,984,catapult_fpga_latency
Throughput,0.669891973220398,catapult,FF,468,catapult_fpga_latency
Throughput,0.669891973220398,catapult,DSP,1,catapult_fpga_latency
Throughput,0.669891973220398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674491214414687,catapult,CLB,237,catapult_fpga_latency
Throughput,0.674491214414687,catapult,LUT,1323,catapult_fpga_latency
Throughput,0.674491214414687,catapult,FF,470,catapult_fpga_latency
Throughput,0.674491214414687,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674491214414687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657739821805127,catapult,CLB,402,catapult_fpga_latency
Throughput,0.657739821805127,catapult,LUT,1963,catapult_fpga_latency
Throughput,0.657739821805127,catapult,FF,483,catapult_fpga_latency
Throughput,0.657739821805127,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657739821805127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657019863024499,catapult,CLB,222,catapult_fpga_latency
Throughput,0.657019863024499,catapult,LUT,1260,catapult_fpga_latency
Throughput,0.657019863024499,catapult,FF,241,catapult_fpga_latency
Throughput,0.657019863024499,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657019863024499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633189113959477,catapult,CLB,353,catapult_fpga_latency
Throughput,0.633189113959477,catapult,LUT,1844,catapult_fpga_latency
Throughput,0.633189113959477,catapult,FF,245,catapult_fpga_latency
Throughput,0.633189113959477,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633189113959477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62998078558604,catapult,CLB,586,catapult_fpga_latency
Throughput,0.62998078558604,catapult,LUT,2868,catapult_fpga_latency
Throughput,0.62998078558604,catapult,FF,254,catapult_fpga_latency
Throughput,0.62998078558604,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62998078558604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.655883074412558,catapult,CLB,348,catapult_fpga_latency
Throughput,0.655883074412558,catapult,LUT,1924,catapult_fpga_latency
Throughput,0.655883074412558,catapult,FF,242,catapult_fpga_latency
Throughput,0.655883074412558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.655883074412558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646419932487902,catapult,CLB,535,catapult_fpga_latency
Throughput,0.646419932487902,catapult,LUT,2815,catapult_fpga_latency
Throughput,0.646419932487902,catapult,FF,246,catapult_fpga_latency
Throughput,0.646419932487902,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646419932487902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.690001124701833,catapult,CLB,225,catapult_fpga_latency
Throughput,0.690001124701833,catapult,LUT,1257,catapult_fpga_latency
Throughput,0.690001124701833,catapult,FF,241,catapult_fpga_latency
Throughput,0.690001124701833,catapult,DSP,1,catapult_fpga_latency
Throughput,0.690001124701833,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646089157719409,catapult,CLB,366,catapult_fpga_latency
Throughput,0.646089157719409,catapult,LUT,1862,catapult_fpga_latency
Throughput,0.646089157719409,catapult,FF,243,catapult_fpga_latency
Throughput,0.646089157719409,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646089157719409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648566052885373,catapult,CLB,550,catapult_fpga_latency
Throughput,0.648566052885373,catapult,LUT,2608,catapult_fpga_latency
Throughput,0.648566052885373,catapult,FF,250,catapult_fpga_latency
Throughput,0.648566052885373,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648566052885373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633914019705851,catapult,CLB,380,catapult_fpga_latency
Throughput,0.633914019705851,catapult,LUT,1969,catapult_fpga_latency
Throughput,0.633914019705851,catapult,FF,242,catapult_fpga_latency
Throughput,0.633914019705851,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633914019705851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659152330103487,catapult,CLB,629,catapult_fpga_latency
Throughput,0.659152330103487,catapult,LUT,3466,catapult_fpga_latency
Throughput,0.659152330103487,catapult,FF,248,catapult_fpga_latency
Throughput,0.659152330103487,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659152330103487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.676514004516407,catapult,CLB,384,catapult_fpga_latency
Throughput,0.676514004516407,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.676514004516407,catapult,FF,242,catapult_fpga_latency
Throughput,0.676514004516407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.676514004516407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.636236736054645,catapult,CLB,594,catapult_fpga_latency
Throughput,0.636236736054645,catapult,LUT,3349,catapult_fpga_latency
Throughput,0.636236736054645,catapult,FF,247,catapult_fpga_latency
Throughput,0.636236736054645,catapult,DSP,1,catapult_fpga_latency
Throughput,0.636236736054645,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.654282409224859,catapult,CLB,89,catapult_fpga_latency
Throughput,0.654282409224859,catapult,LUT,482,catapult_fpga_latency
Throughput,0.654282409224859,catapult,FF,303,catapult_fpga_latency
Throughput,0.654282409224859,catapult,DSP,1,catapult_fpga_latency
Throughput,0.654282409224859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632542676072998,catapult,CLB,147,catapult_fpga_latency
Throughput,0.632542676072998,catapult,LUT,593,catapult_fpga_latency
Throughput,0.632542676072998,catapult,FF,305,catapult_fpga_latency
Throughput,0.632542676072998,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632542676072998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632205962587316,catapult,CLB,152,catapult_fpga_latency
Throughput,0.632205962587316,catapult,LUT,793,catapult_fpga_latency
Throughput,0.632205962587316,catapult,FF,317,catapult_fpga_latency
Throughput,0.632205962587316,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632205962587316,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.727050646348024,catapult,CLB,118,catapult_fpga_latency
Throughput,0.727050646348024,catapult,LUT,588,catapult_fpga_latency
Throughput,0.727050646348024,catapult,FF,243,catapult_fpga_latency
Throughput,0.727050646348024,catapult,DSP,1,catapult_fpga_latency
Throughput,0.727050646348024,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673018163414194,catapult,CLB,170,catapult_fpga_latency
Throughput,0.673018163414194,catapult,LUT,757,catapult_fpga_latency
Throughput,0.673018163414194,catapult,FF,244,catapult_fpga_latency
Throughput,0.673018163414194,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673018163414194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.667347806327658,catapult,CLB,231,catapult_fpga_latency
Throughput,0.667347806327658,catapult,LUT,964,catapult_fpga_latency
Throughput,0.667347806327658,catapult,FF,254,catapult_fpga_latency
Throughput,0.667347806327658,catapult,DSP,1,catapult_fpga_latency
Throughput,0.667347806327658,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.710258043849911,catapult,CLB,158,catapult_fpga_latency
Throughput,0.710258043849911,catapult,LUT,764,catapult_fpga_latency
Throughput,0.710258043849911,catapult,FF,243,catapult_fpga_latency
Throughput,0.710258043849911,catapult,DSP,1,catapult_fpga_latency
Throughput,0.710258043849911,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617856421289108,catapult,CLB,216,catapult_fpga_latency
Throughput,0.617856421289108,catapult,LUT,991,catapult_fpga_latency
Throughput,0.617856421289108,catapult,FF,245,catapult_fpga_latency
Throughput,0.617856421289108,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617856421289108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672017719763235,catapult,CLB,360,catapult_fpga_latency
Throughput,0.672017719763235,catapult,LUT,1423,catapult_fpga_latency
Throughput,0.672017719763235,catapult,FF,254,catapult_fpga_latency
Throughput,0.672017719763235,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672017719763235,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659225331128884,catapult,CLB,223,catapult_fpga_latency
Throughput,0.659225331128884,catapult,LUT,1108,catapult_fpga_latency
Throughput,0.659225331128884,catapult,FF,244,catapult_fpga_latency
Throughput,0.659225331128884,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659225331128884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643866081006079,catapult,CLB,318,catapult_fpga_latency
Throughput,0.643866081006079,catapult,LUT,1580,catapult_fpga_latency
Throughput,0.643866081006079,catapult,FF,247,catapult_fpga_latency
Throughput,0.643866081006079,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643866081006079,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.648080159738798,catapult,CLB,508,catapult_fpga_latency
Throughput,0.648080159738798,catapult,LUT,2261,catapult_fpga_latency
Throughput,0.648080159738798,catapult,FF,258,catapult_fpga_latency
Throughput,0.648080159738798,catapult,DSP,1,catapult_fpga_latency
Throughput,0.648080159738798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.70482693679394,catapult,CLB,104,catapult_fpga_latency
Throughput,0.70482693679394,catapult,LUT,521,catapult_fpga_latency
Throughput,0.70482693679394,catapult,FF,242,catapult_fpga_latency
Throughput,0.70482693679394,catapult,DSP,1,catapult_fpga_latency
Throughput,0.70482693679394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607194772295888,catapult,CLB,166,catapult_fpga_latency
Throughput,0.607194772295888,catapult,LUT,710,catapult_fpga_latency
Throughput,0.607194772295888,catapult,FF,244,catapult_fpga_latency
Throughput,0.607194772295888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607194772295888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641561920990366,catapult,CLB,242,catapult_fpga_latency
Throughput,0.641561920990366,catapult,LUT,928,catapult_fpga_latency
Throughput,0.641561920990366,catapult,FF,251,catapult_fpga_latency
Throughput,0.641561920990366,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641561920990366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.67362884532606,catapult,CLB,141,catapult_fpga_latency
Throughput,0.67362884532606,catapult,LUT,750,catapult_fpga_latency
Throughput,0.67362884532606,catapult,FF,243,catapult_fpga_latency
Throughput,0.67362884532606,catapult,DSP,1,catapult_fpga_latency
Throughput,0.67362884532606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608494954664083,catapult,CLB,233,catapult_fpga_latency
Throughput,0.608494954664083,catapult,LUT,1056,catapult_fpga_latency
Throughput,0.608494954664083,catapult,FF,246,catapult_fpga_latency
Throughput,0.608494954664083,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608494954664083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618891157468809,catapult,CLB,324,catapult_fpga_latency
Throughput,0.618891157468809,catapult,LUT,1392,catapult_fpga_latency
Throughput,0.618891157468809,catapult,FF,256,catapult_fpga_latency
Throughput,0.618891157468809,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618891157468809,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627647889533971,catapult,CLB,235,catapult_fpga_latency
Throughput,0.627647889533971,catapult,LUT,1266,catapult_fpga_latency
Throughput,0.627647889533971,catapult,FF,244,catapult_fpga_latency
Throughput,0.627647889533971,catapult,DSP,1,catapult_fpga_latency
Throughput,0.627647889533971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63871357975329,catapult,CLB,310,catapult_fpga_latency
Throughput,0.63871357975329,catapult,LUT,1710,catapult_fpga_latency
Throughput,0.63871357975329,catapult,FF,250,catapult_fpga_latency
Throughput,0.63871357975329,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63871357975329,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.614851869887507,catapult,CLB,481,catapult_fpga_latency
Throughput,0.614851869887507,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.614851869887507,catapult,FF,255,catapult_fpga_latency
Throughput,0.614851869887507,catapult,DSP,1,catapult_fpga_latency
Throughput,0.614851869887507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624708339294092,catapult,CLB,298,catapult_fpga_latency
Throughput,0.624708339294092,catapult,LUT,1578,catapult_fpga_latency
Throughput,0.624708339294092,catapult,FF,245,catapult_fpga_latency
Throughput,0.624708339294092,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624708339294092,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637567653897674,catapult,CLB,149,catapult_fpga_latency
Throughput,0.637567653897674,catapult,LUT,838,catapult_fpga_latency
Throughput,0.637567653897674,catapult,FF,243,catapult_fpga_latency
Throughput,0.637567653897674,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637567653897674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662751572212417,catapult,CLB,231,catapult_fpga_latency
Throughput,0.662751572212417,catapult,LUT,1110,catapult_fpga_latency
Throughput,0.662751572212417,catapult,FF,245,catapult_fpga_latency
Throughput,0.662751572212417,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662751572212417,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64892168683299,catapult,CLB,313,catapult_fpga_latency
Throughput,0.64892168683299,catapult,LUT,1416,catapult_fpga_latency
Throughput,0.64892168683299,catapult,FF,252,catapult_fpga_latency
Throughput,0.64892168683299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64892168683299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664214828330357,catapult,CLB,222,catapult_fpga_latency
Throughput,0.664214828330357,catapult,LUT,1224,catapult_fpga_latency
Throughput,0.664214828330357,catapult,FF,244,catapult_fpga_latency
Throughput,0.664214828330357,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664214828330357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615875800022664,catapult,CLB,368,catapult_fpga_latency
Throughput,0.615875800022664,catapult,LUT,1755,catapult_fpga_latency
Throughput,0.615875800022664,catapult,FF,246,catapult_fpga_latency
Throughput,0.615875800022664,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615875800022664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63018325729122,catapult,CLB,470,catapult_fpga_latency
Throughput,0.63018325729122,catapult,LUT,2289,catapult_fpga_latency
Throughput,0.63018325729122,catapult,FF,256,catapult_fpga_latency
Throughput,0.63018325729122,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63018325729122,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647908002246945,catapult,CLB,329,catapult_fpga_latency
Throughput,0.647908002246945,catapult,LUT,1713,catapult_fpga_latency
Throughput,0.647908002246945,catapult,FF,247,catapult_fpga_latency
Throughput,0.647908002246945,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647908002246945,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646802081150376,catapult,CLB,225,catapult_fpga_latency
Throughput,0.646802081150376,catapult,LUT,1223,catapult_fpga_latency
Throughput,0.646802081150376,catapult,FF,244,catapult_fpga_latency
Throughput,0.646802081150376,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646802081150376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.64163148922027,catapult,CLB,397,catapult_fpga_latency
Throughput,0.64163148922027,catapult,LUT,2316,catapult_fpga_latency
Throughput,0.64163148922027,catapult,FF,250,catapult_fpga_latency
Throughput,0.64163148922027,catapult,DSP,1,catapult_fpga_latency
Throughput,0.64163148922027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63497788372031,catapult,CLB,535,catapult_fpga_latency
Throughput,0.63497788372031,catapult,LUT,2932,catapult_fpga_latency
Throughput,0.63497788372031,catapult,FF,255,catapult_fpga_latency
Throughput,0.63497788372031,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63497788372031,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659270530343585,catapult,CLB,155,catapult_fpga_latency
Throughput,0.659270530343585,catapult,LUT,846,catapult_fpga_latency
Throughput,0.659270530343585,catapult,FF,470,catapult_fpga_latency
Throughput,0.659270530343585,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659270530343585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.604054048340029,catapult,CLB,218,catapult_fpga_latency
Throughput,0.604054048340029,catapult,LUT,1020,catapult_fpga_latency
Throughput,0.604054048340029,catapult,FF,472,catapult_fpga_latency
Throughput,0.604054048340029,catapult,DSP,1,catapult_fpga_latency
Throughput,0.604054048340029,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657677097644661,catapult,CLB,221,catapult_fpga_latency
Throughput,0.657677097644661,catapult,LUT,1167,catapult_fpga_latency
Throughput,0.657677097644661,catapult,FF,331,catapult_fpga_latency
Throughput,0.657677097644661,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657677097644661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.695718478908946,catapult,CLB,222,catapult_fpga_latency
Throughput,0.695718478908946,catapult,LUT,1067,catapult_fpga_latency
Throughput,0.695718478908946,catapult,FF,545,catapult_fpga_latency
Throughput,0.695718478908946,catapult,DSP,1,catapult_fpga_latency
Throughput,0.695718478908946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.699211708719589,catapult,CLB,299,catapult_fpga_latency
Throughput,0.699211708719589,catapult,LUT,1444,catapult_fpga_latency
Throughput,0.699211708719589,catapult,FF,550,catapult_fpga_latency
Throughput,0.699211708719589,catapult,DSP,1,catapult_fpga_latency
Throughput,0.699211708719589,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666743119877746,catapult,CLB,379,catapult_fpga_latency
Throughput,0.666743119877746,catapult,LUT,1676,catapult_fpga_latency
Throughput,0.666743119877746,catapult,FF,259,catapult_fpga_latency
Throughput,0.666743119877746,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666743119877746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664514525623016,catapult,CLB,395,catapult_fpga_latency
Throughput,0.664514525623016,catapult,LUT,1615,catapult_fpga_latency
Throughput,0.664514525623016,catapult,FF,853,catapult_fpga_latency
Throughput,0.664514525623016,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664514525623016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.608036170855732,catapult,CLB,441,catapult_fpga_latency
Throughput,0.608036170855732,catapult,LUT,2270,catapult_fpga_latency
Throughput,0.608036170855732,catapult,FF,857,catapult_fpga_latency
Throughput,0.608036170855732,catapult,DSP,1,catapult_fpga_latency
Throughput,0.608036170855732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.625568094025387,catapult,CLB,487,catapult_fpga_latency
Throughput,0.625568094025387,catapult,LUT,2496,catapult_fpga_latency
Throughput,0.625568094025387,catapult,FF,262,catapult_fpga_latency
Throughput,0.625568094025387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.625568094025387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673895317101441,catapult,CLB,584,catapult_fpga_latency
Throughput,0.673895317101441,catapult,LUT,3001,catapult_fpga_latency
Throughput,0.673895317101441,catapult,FF,1476,catapult_fpga_latency
Throughput,0.673895317101441,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673895317101441,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.650258900581266,catapult,CLB,837,catapult_fpga_latency
Throughput,0.650258900581266,catapult,LUT,3991,catapult_fpga_latency
Throughput,0.650258900581266,catapult,FF,1476,catapult_fpga_latency
Throughput,0.650258900581266,catapult,DSP,1,catapult_fpga_latency
Throughput,0.650258900581266,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618938656370828,catapult,CLB,838,catapult_fpga_latency
Throughput,0.618938656370828,catapult,LUT,4082,catapult_fpga_latency
Throughput,0.618938656370828,catapult,FF,268,catapult_fpga_latency
Throughput,0.618938656370828,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618938656370828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,221,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,1085,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,545,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618790820856963,catapult,CLB,318,catapult_fpga_latency
Throughput,0.618790820856963,catapult,LUT,1483,catapult_fpga_latency
Throughput,0.618790820856963,catapult,FF,548,catapult_fpga_latency
Throughput,0.618790820856963,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618790820856963,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.682263668982042,catapult,CLB,332,catapult_fpga_latency
Throughput,0.682263668982042,catapult,LUT,1648,catapult_fpga_latency
Throughput,0.682263668982042,catapult,FF,253,catapult_fpga_latency
Throughput,0.682263668982042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.682263668982042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.653569995385796,catapult,CLB,348,catapult_fpga_latency
Throughput,0.653569995385796,catapult,LUT,1768,catapult_fpga_latency
Throughput,0.653569995385796,catapult,FF,853,catapult_fpga_latency
Throughput,0.653569995385796,catapult,DSP,1,catapult_fpga_latency
Throughput,0.653569995385796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.640633047952665,catapult,CLB,442,catapult_fpga_latency
Throughput,0.640633047952665,catapult,LUT,2371,catapult_fpga_latency
Throughput,0.640633047952665,catapult,FF,855,catapult_fpga_latency
Throughput,0.640633047952665,catapult,DSP,1,catapult_fpga_latency
Throughput,0.640633047952665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.618592541134858,catapult,CLB,532,catapult_fpga_latency
Throughput,0.618592541134858,catapult,LUT,2498,catapult_fpga_latency
Throughput,0.618592541134858,catapult,FF,268,catapult_fpga_latency
Throughput,0.618592541134858,catapult,DSP,1,catapult_fpga_latency
Throughput,0.618592541134858,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.607913083019042,catapult,CLB,685,catapult_fpga_latency
Throughput,0.607913083019042,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.607913083019042,catapult,FF,1475,catapult_fpga_latency
Throughput,0.607913083019042,catapult,DSP,1,catapult_fpga_latency
Throughput,0.607913083019042,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.641588264580735,catapult,CLB,780,catapult_fpga_latency
Throughput,0.641588264580735,catapult,LUT,4296,catapult_fpga_latency
Throughput,0.641588264580735,catapult,FF,1477,catapult_fpga_latency
Throughput,0.641588264580735,catapult,DSP,1,catapult_fpga_latency
Throughput,0.641588264580735,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.615157480314961,catapult,CLB,751,catapult_fpga_latency
Throughput,0.615157480314961,catapult,LUT,4307,catapult_fpga_latency
Throughput,0.615157480314961,catapult,FF,281,catapult_fpga_latency
Throughput,0.615157480314961,catapult,DSP,1,catapult_fpga_latency
Throughput,0.615157480314961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.665871615957214,catapult,CLB,377,catapult_fpga_latency
Throughput,0.665871615957214,catapult,LUT,1689,catapult_fpga_latency
Throughput,0.665871615957214,catapult,FF,855,catapult_fpga_latency
Throughput,0.665871615957214,catapult,DSP,1,catapult_fpga_latency
Throughput,0.665871615957214,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657533525990656,catapult,CLB,492,catapult_fpga_latency
Throughput,0.657533525990656,catapult,LUT,2688,catapult_fpga_latency
Throughput,0.657533525990656,catapult,FF,863,catapult_fpga_latency
Throughput,0.657533525990656,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657533525990656,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635004092601377,catapult,CLB,526,catapult_fpga_latency
Throughput,0.635004092601377,catapult,LUT,2617,catapult_fpga_latency
Throughput,0.635004092601377,catapult,FF,260,catapult_fpga_latency
Throughput,0.635004092601377,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635004092601377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.624333523963169,catapult,CLB,656,catapult_fpga_latency
Throughput,0.624333523963169,catapult,LUT,2925,catapult_fpga_latency
Throughput,0.624333523963169,catapult,FF,1472,catapult_fpga_latency
Throughput,0.624333523963169,catapult,DSP,1,catapult_fpga_latency
Throughput,0.624333523963169,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.620515996281868,catapult,CLB,852,catapult_fpga_latency
Throughput,0.620515996281868,catapult,LUT,4309,catapult_fpga_latency
Throughput,0.620515996281868,catapult,FF,1485,catapult_fpga_latency
Throughput,0.620515996281868,catapult,DSP,1,catapult_fpga_latency
Throughput,0.620515996281868,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.619617076646632,catapult,CLB,757,catapult_fpga_latency
Throughput,0.619617076646632,catapult,LUT,3947,catapult_fpga_latency
Throughput,0.619617076646632,catapult,FF,277,catapult_fpga_latency
Throughput,0.619617076646632,catapult,DSP,1,catapult_fpga_latency
Throughput,0.619617076646632,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63635414890178,catapult,CLB,715,catapult_fpga_latency
Throughput,0.63635414890178,catapult,LUT,3030,catapult_fpga_latency
Throughput,0.63635414890178,catapult,FF,1477,catapult_fpga_latency
Throughput,0.63635414890178,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63635414890178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634600312857954,catapult,CLB,898,catapult_fpga_latency
Throughput,0.634600312857954,catapult,LUT,5042,catapult_fpga_latency
Throughput,0.634600312857954,catapult,FF,1482,catapult_fpga_latency
Throughput,0.634600312857954,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634600312857954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643745051209919,catapult,CLB,846,catapult_fpga_latency
Throughput,0.643745051209919,catapult,LUT,4529,catapult_fpga_latency
Throughput,0.643745051209919,catapult,FF,276,catapult_fpga_latency
Throughput,0.643745051209919,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643745051209919,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644331142392672,catapult,CLB,168,catapult_fpga_latency
Throughput,0.644331142392672,catapult,LUT,940,catapult_fpga_latency
Throughput,0.644331142392672,catapult,FF,353,catapult_fpga_latency
Throughput,0.644331142392672,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644331142392672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.617998463655819,catapult,CLB,227,catapult_fpga_latency
Throughput,0.617998463655819,catapult,LUT,1113,catapult_fpga_latency
Throughput,0.617998463655819,catapult,FF,355,catapult_fpga_latency
Throughput,0.617998463655819,catapult,DSP,1,catapult_fpga_latency
Throughput,0.617998463655819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.635776410152078,catapult,CLB,305,catapult_fpga_latency
Throughput,0.635776410152078,catapult,LUT,1460,catapult_fpga_latency
Throughput,0.635776410152078,catapult,FF,361,catapult_fpga_latency
Throughput,0.635776410152078,catapult,DSP,1,catapult_fpga_latency
Throughput,0.635776410152078,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.63516582909466,catapult,CLB,193,catapult_fpga_latency
Throughput,0.63516582909466,catapult,LUT,1048,catapult_fpga_latency
Throughput,0.63516582909466,catapult,FF,245,catapult_fpga_latency
Throughput,0.63516582909466,catapult,DSP,1,catapult_fpga_latency
Throughput,0.63516582909466,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632768018385708,catapult,CLB,260,catapult_fpga_latency
Throughput,0.632768018385708,catapult,LUT,1247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,FF,247,catapult_fpga_latency
Throughput,0.632768018385708,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632768018385708,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666082734136407,catapult,CLB,404,catapult_fpga_latency
Throughput,0.666082734136407,catapult,LUT,2050,catapult_fpga_latency
Throughput,0.666082734136407,catapult,FF,255,catapult_fpga_latency
Throughput,0.666082734136407,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666082734136407,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.673809042517351,catapult,CLB,260,catapult_fpga_latency
Throughput,0.673809042517351,catapult,LUT,1456,catapult_fpga_latency
Throughput,0.673809042517351,catapult,FF,246,catapult_fpga_latency
Throughput,0.673809042517351,catapult,DSP,1,catapult_fpga_latency
Throughput,0.673809042517351,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.616602642758927,catapult,CLB,366,catapult_fpga_latency
Throughput,0.616602642758927,catapult,LUT,1764,catapult_fpga_latency
Throughput,0.616602642758927,catapult,FF,251,catapult_fpga_latency
Throughput,0.616602642758927,catapult,DSP,1,catapult_fpga_latency
Throughput,0.616602642758927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.657369273902769,catapult,CLB,580,catapult_fpga_latency
Throughput,0.657369273902769,catapult,LUT,2883,catapult_fpga_latency
Throughput,0.657369273902769,catapult,FF,259,catapult_fpga_latency
Throughput,0.657369273902769,catapult,DSP,1,catapult_fpga_latency
Throughput,0.657369273902769,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659340949160857,catapult,CLB,397,catapult_fpga_latency
Throughput,0.659340949160857,catapult,LUT,2160,catapult_fpga_latency
Throughput,0.659340949160857,catapult,FF,254,catapult_fpga_latency
Throughput,0.659340949160857,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659340949160857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.646487214745598,catapult,CLB,544,catapult_fpga_latency
Throughput,0.646487214745598,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.646487214745598,catapult,FF,255,catapult_fpga_latency
Throughput,0.646487214745598,catapult,DSP,1,catapult_fpga_latency
Throughput,0.646487214745598,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632795646872186,catapult,CLB,808,catapult_fpga_latency
Throughput,0.632795646872186,catapult,LUT,4417,catapult_fpga_latency
Throughput,0.632795646872186,catapult,FF,268,catapult_fpga_latency
Throughput,0.632795646872186,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632795646872186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.693030469777634,catapult,CLB,205,catapult_fpga_latency
Throughput,0.693030469777634,catapult,LUT,1162,catapult_fpga_latency
Throughput,0.693030469777634,catapult,FF,245,catapult_fpga_latency
Throughput,0.693030469777634,catapult,DSP,1,catapult_fpga_latency
Throughput,0.693030469777634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.651427603593275,catapult,CLB,302,catapult_fpga_latency
Throughput,0.651427603593275,catapult,LUT,1466,catapult_fpga_latency
Throughput,0.651427603593275,catapult,FF,247,catapult_fpga_latency
Throughput,0.651427603593275,catapult,DSP,1,catapult_fpga_latency
Throughput,0.651427603593275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.633373995943873,catapult,CLB,410,catapult_fpga_latency
Throughput,0.633373995943873,catapult,LUT,2139,catapult_fpga_latency
Throughput,0.633373995943873,catapult,FF,255,catapult_fpga_latency
Throughput,0.633373995943873,catapult,DSP,1,catapult_fpga_latency
Throughput,0.633373995943873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.647571090354299,catapult,CLB,279,catapult_fpga_latency
Throughput,0.647571090354299,catapult,LUT,1620,catapult_fpga_latency
Throughput,0.647571090354299,catapult,FF,253,catapult_fpga_latency
Throughput,0.647571090354299,catapult,DSP,1,catapult_fpga_latency
Throughput,0.647571090354299,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642264470379084,catapult,CLB,371,catapult_fpga_latency
Throughput,0.642264470379084,catapult,LUT,2065,catapult_fpga_latency
Throughput,0.642264470379084,catapult,FF,255,catapult_fpga_latency
Throughput,0.642264470379084,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642264470379084,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630520999501888,catapult,CLB,573,catapult_fpga_latency
Throughput,0.630520999501888,catapult,LUT,3000,catapult_fpga_latency
Throughput,0.630520999501888,catapult,FF,260,catapult_fpga_latency
Throughput,0.630520999501888,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630520999501888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62341807663055,catapult,CLB,455,catapult_fpga_latency
Throughput,0.62341807663055,catapult,LUT,2621,catapult_fpga_latency
Throughput,0.62341807663055,catapult,FF,263,catapult_fpga_latency
Throughput,0.62341807663055,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62341807663055,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666516922531405,catapult,CLB,626,catapult_fpga_latency
Throughput,0.666516922531405,catapult,LUT,3160,catapult_fpga_latency
Throughput,0.666516922531405,catapult,FF,269,catapult_fpga_latency
Throughput,0.666516922531405,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666516922531405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.642122600468107,catapult,CLB,835,catapult_fpga_latency
Throughput,0.642122600468107,catapult,LUT,4461,catapult_fpga_latency
Throughput,0.642122600468107,catapult,FF,267,catapult_fpga_latency
Throughput,0.642122600468107,catapult,DSP,1,catapult_fpga_latency
Throughput,0.642122600468107,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.62895059593069,catapult,CLB,330,catapult_fpga_latency
Throughput,0.62895059593069,catapult,LUT,1812,catapult_fpga_latency
Throughput,0.62895059593069,catapult,FF,254,catapult_fpga_latency
Throughput,0.62895059593069,catapult,DSP,1,catapult_fpga_latency
Throughput,0.62895059593069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.637928009824091,catapult,CLB,429,catapult_fpga_latency
Throughput,0.637928009824091,catapult,LUT,2202,catapult_fpga_latency
Throughput,0.637928009824091,catapult,FF,259,catapult_fpga_latency
Throughput,0.637928009824091,catapult,DSP,1,catapult_fpga_latency
Throughput,0.637928009824091,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.611733039701474,catapult,CLB,632,catapult_fpga_latency
Throughput,0.611733039701474,catapult,LUT,3169,catapult_fpga_latency
Throughput,0.611733039701474,catapult,FF,264,catapult_fpga_latency
Throughput,0.611733039701474,catapult,DSP,1,catapult_fpga_latency
Throughput,0.611733039701474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.623035103043776,catapult,CLB,509,catapult_fpga_latency
Throughput,0.623035103043776,catapult,LUT,2796,catapult_fpga_latency
Throughput,0.623035103043776,catapult,FF,262,catapult_fpga_latency
Throughput,0.623035103043776,catapult,DSP,1,catapult_fpga_latency
Throughput,0.623035103043776,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.630126075625211,catapult,CLB,655,catapult_fpga_latency
Throughput,0.630126075625211,catapult,LUT,3500,catapult_fpga_latency
Throughput,0.630126075625211,catapult,FF,270,catapult_fpga_latency
Throughput,0.630126075625211,catapult,DSP,1,catapult_fpga_latency
Throughput,0.630126075625211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.632503467700262,catapult,CLB,870,catapult_fpga_latency
Throughput,0.632503467700262,catapult,LUT,4687,catapult_fpga_latency
Throughput,0.632503467700262,catapult,FF,272,catapult_fpga_latency
Throughput,0.632503467700262,catapult,DSP,1,catapult_fpga_latency
Throughput,0.632503467700262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.65574673487307,catapult,CLB,494,catapult_fpga_latency
Throughput,0.65574673487307,catapult,LUT,2734,catapult_fpga_latency
Throughput,0.65574673487307,catapult,FF,268,catapult_fpga_latency
Throughput,0.65574673487307,catapult,DSP,1,catapult_fpga_latency
Throughput,0.65574673487307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.670988278505763,catapult,CLB,659,catapult_fpga_latency
Throughput,0.670988278505763,catapult,LUT,3661,catapult_fpga_latency
Throughput,0.670988278505763,catapult,FF,273,catapult_fpga_latency
Throughput,0.670988278505763,catapult,DSP,1,catapult_fpga_latency
Throughput,0.670988278505763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.684495492597181,catapult,CLB,159,catapult_fpga_latency
Throughput,0.684495492597181,catapult,LUT,814,catapult_fpga_latency
Throughput,0.684495492597181,catapult,FF,240,catapult_fpga_latency
Throughput,0.684495492597181,catapult,DSP,1,catapult_fpga_latency
Throughput,0.684495492597181,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662676470744159,catapult,CLB,207,catapult_fpga_latency
Throughput,0.662676470744159,catapult,LUT,1092,catapult_fpga_latency
Throughput,0.662676470744159,catapult,FF,242,catapult_fpga_latency
Throughput,0.662676470744159,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662676470744159,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.660592300268267,catapult,CLB,307,catapult_fpga_latency
Throughput,0.660592300268267,catapult,LUT,1644,catapult_fpga_latency
Throughput,0.660592300268267,catapult,FF,249,catapult_fpga_latency
Throughput,0.660592300268267,catapult,DSP,1,catapult_fpga_latency
Throughput,0.660592300268267,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664979392288633,catapult,CLB,209,catapult_fpga_latency
Throughput,0.664979392288633,catapult,LUT,1109,catapult_fpga_latency
Throughput,0.664979392288633,catapult,FF,241,catapult_fpga_latency
Throughput,0.664979392288633,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664979392288633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.656948212772387,catapult,CLB,304,catapult_fpga_latency
Throughput,0.656948212772387,catapult,LUT,1541,catapult_fpga_latency
Throughput,0.656948212772387,catapult,FF,245,catapult_fpga_latency
Throughput,0.656948212772387,catapult,DSP,1,catapult_fpga_latency
Throughput,0.656948212772387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.659794249761154,catapult,CLB,451,catapult_fpga_latency
Throughput,0.659794249761154,catapult,LUT,2456,catapult_fpga_latency
Throughput,0.659794249761154,catapult,FF,258,catapult_fpga_latency
Throughput,0.659794249761154,catapult,DSP,1,catapult_fpga_latency
Throughput,0.659794249761154,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.674169726273608,catapult,CLB,279,catapult_fpga_latency
Throughput,0.674169726273608,catapult,LUT,1560,catapult_fpga_latency
Throughput,0.674169726273608,catapult,FF,242,catapult_fpga_latency
Throughput,0.674169726273608,catapult,DSP,1,catapult_fpga_latency
Throughput,0.674169726273608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.672269811455209,catapult,CLB,439,catapult_fpga_latency
Throughput,0.672269811455209,catapult,LUT,2292,catapult_fpga_latency
Throughput,0.672269811455209,catapult,FF,243,catapult_fpga_latency
Throughput,0.672269811455209,catapult,DSP,1,catapult_fpga_latency
Throughput,0.672269811455209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.661525729712494,catapult,CLB,222,catapult_fpga_latency
Throughput,0.661525729712494,catapult,LUT,1173,catapult_fpga_latency
Throughput,0.661525729712494,catapult,FF,241,catapult_fpga_latency
Throughput,0.661525729712494,catapult,DSP,1,catapult_fpga_latency
Throughput,0.661525729712494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.644039829999247,catapult,CLB,353,catapult_fpga_latency
Throughput,0.644039829999247,catapult,LUT,1665,catapult_fpga_latency
Throughput,0.644039829999247,catapult,FF,245,catapult_fpga_latency
Throughput,0.644039829999247,catapult,DSP,1,catapult_fpga_latency
Throughput,0.644039829999247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.643767430003167,catapult,CLB,480,catapult_fpga_latency
Throughput,0.643767430003167,catapult,LUT,2432,catapult_fpga_latency
Throughput,0.643767430003167,catapult,FF,252,catapult_fpga_latency
Throughput,0.643767430003167,catapult,DSP,1,catapult_fpga_latency
Throughput,0.643767430003167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.668262030888408,catapult,CLB,338,catapult_fpga_latency
Throughput,0.668262030888408,catapult,LUT,1902,catapult_fpga_latency
Throughput,0.668262030888408,catapult,FF,244,catapult_fpga_latency
Throughput,0.668262030888408,catapult,DSP,1,catapult_fpga_latency
Throughput,0.668262030888408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.664182182515935,catapult,CLB,442,catapult_fpga_latency
Throughput,0.664182182515935,catapult,LUT,2262,catapult_fpga_latency
Throughput,0.664182182515935,catapult,FF,244,catapult_fpga_latency
Throughput,0.664182182515935,catapult,DSP,1,catapult_fpga_latency
Throughput,0.664182182515935,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.666209646848928,catapult,CLB,502,catapult_fpga_latency
Throughput,0.666209646848928,catapult,LUT,2519,catapult_fpga_latency
Throughput,0.666209646848928,catapult,FF,243,catapult_fpga_latency
Throughput,0.666209646848928,catapult,DSP,1,catapult_fpga_latency
Throughput,0.666209646848928,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.629204660141395,catapult,CLB,368,catapult_fpga_latency
Throughput,0.629204660141395,catapult,LUT,1961,catapult_fpga_latency
Throughput,0.629204660141395,catapult,FF,242,catapult_fpga_latency
Throughput,0.629204660141395,catapult,DSP,1,catapult_fpga_latency
Throughput,0.629204660141395,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.662605337683558,catapult,CLB,550,catapult_fpga_latency
Throughput,0.662605337683558,catapult,LUT,2780,catapult_fpga_latency
Throughput,0.662605337683558,catapult,FF,247,catapult_fpga_latency
Throughput,0.662605337683558,catapult,DSP,1,catapult_fpga_latency
Throughput,0.662605337683558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.634508103937503,catapult,CLB,536,catapult_fpga_latency
Throughput,0.634508103937503,catapult,LUT,2986,catapult_fpga_latency
Throughput,0.634508103937503,catapult,FF,244,catapult_fpga_latency
Throughput,0.634508103937503,catapult,DSP,1,catapult_fpga_latency
Throughput,0.634508103937503,catapult,BRAM,0,catapult_fpga_latency
