
{signal: [
  {name: 'pclk', wave: 'p.......................................'},
  {name: 'ctr', wave: '8923456789234567892345678923456789234567', data: ['6','7','0','1','2','3','4','5','6','7','0','1','2','3','4','5','6','7',
                                                                        '0','1','2','3','4','5','6','7','0','1','2','3','4','5','6','7',
                                                                        '0','1','2','3','4','5']},
  {name: '2xWCLK', wave: 'n....', period: 8, phase: 2 },
  {name: '/2xWCLK',wave: 'p....', period: 8, phase: 2},
  {name: 'ALE',wave:'0.1...0...........................1...0.'},
  {name: '/DBIN',wave:'1..............0.......1................'},
  {name: 'AD0-15',wave:'x.3.......x....4.......x..5.......3.....',data:['addr','data in','data out','addr']},
  {},
  {name: 'VSR-LD',wave:'010......10......10......10......10.....'},
  {name: 'Q1',wave:'0.....................1.......0.........'},
  {name: 'Q2',wave:'0.........................1.......0.....'},
  {name: '/WE',wave:'1.............................0...1.....'},
  {},
  {name: 'RAM I/O', wave:'x..5.......x....6.......x..7.......x', data:['data-v','data-r','data-w']},
  {name: 'RAM /OE', wave:'1.0.......x...0.......1...........0....',phase:-.5}
],
 head:{tick:0-2,every:8}
}
