
5_linker_script_section.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .custom_ram_block 0000000a  20000100  20000100  00002100  2**2
                  ALLOC
  2 .text         00000418  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000000  080005c4  080005cc  000015cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .ARM.extab    00000000  080005c4  080005c4  000015cc  2**0
                  CONTENTS, READONLY
  5 .ARM          00000000  080005c4  080005c4  000015cc  2**0
                  CONTENTS, READONLY
  6 .preinit_array 00000000  080005c4  080005cc  000015cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080005c4  080005c4  000015c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  080005c8  080005c8  000015c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000002  2000010a  080005cc  0000210a  2**0
                  ALLOC
 10 .ccmram       00000000  10000000  10000000  000015cc  2**0
                  CONTENTS
 11 .bss          00000028  2000010c  2000010c  00002100  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000134  20000134  00002100  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000015cc  2**0
                  CONTENTS, READONLY
 14 .debug_info   00000cae  00000000  00000000  000015fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00000520  00000000  00000000  000022aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000128  00000000  00000000  000027d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000000c1  00000000  00000000  000028f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001b219  00000000  00000000  000029b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000204b  00000000  00000000  0001dbd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00096e9c  00000000  00000000  0001fc1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000b6ab9  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000002ac  00000000  00000000  000b6afc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000083  00000000  00000000  000b6da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000010c 	.word	0x2000010c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080005ac 	.word	0x080005ac

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000110 	.word	0x20000110
 80001e8:	080005ac 	.word	0x080005ac

080001ec <led_init>:

#define GPIOAEN			(1U<<0)
#define PIN_A0			(1U<<0)
#define BTN_PIN 		PIN_A0

void led_init(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0

	/*  Enable clock access to GPIOG*/
	RCC->AHB1ENR |= GPIOGEN;
 80001f0:	4b0a      	ldr	r3, [pc, #40]	@ (800021c <led_init+0x30>)
 80001f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001f4:	4a09      	ldr	r2, [pc, #36]	@ (800021c <led_init+0x30>)
 80001f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80001fa:	6313      	str	r3, [r2, #48]	@ 0x30

	/* SET PG13 to output mode*/
	GPIOG->MODER |= (1U<<26);
 80001fc:	4b08      	ldr	r3, [pc, #32]	@ (8000220 <led_init+0x34>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a07      	ldr	r2, [pc, #28]	@ (8000220 <led_init+0x34>)
 8000202:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000206:	6013      	str	r3, [r2, #0]
	GPIOG->MODER &= ~(0U<<27);
 8000208:	4b05      	ldr	r3, [pc, #20]	@ (8000220 <led_init+0x34>)
 800020a:	4a05      	ldr	r2, [pc, #20]	@ (8000220 <led_init+0x34>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	6013      	str	r3, [r2, #0]
	/*Set PG13 as output mode */

}
 8000210:	bf00      	nop
 8000212:	46bd      	mov	sp, r7
 8000214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000218:	4770      	bx	lr
 800021a:	bf00      	nop
 800021c:	40023800 	.word	0x40023800
 8000220:	40021800 	.word	0x40021800

08000224 <led_on>:
void led_on(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
	/* Set PG13 High */
	GPIOG->ODR |= LED_GREEN;
 8000228:	4b05      	ldr	r3, [pc, #20]	@ (8000240 <led_on+0x1c>)
 800022a:	695b      	ldr	r3, [r3, #20]
 800022c:	4a04      	ldr	r2, [pc, #16]	@ (8000240 <led_on+0x1c>)
 800022e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000232:	6153      	str	r3, [r2, #20]
}
 8000234:	bf00      	nop
 8000236:	46bd      	mov	sp, r7
 8000238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40021800 	.word	0x40021800

08000244 <led_off>:

void led_off(void)
{
 8000244:	b480      	push	{r7}
 8000246:	af00      	add	r7, sp, #0
	/* Set PG13 Low */
	GPIOG->ODR &=~LED_GREEN;
 8000248:	4b05      	ldr	r3, [pc, #20]	@ (8000260 <led_off+0x1c>)
 800024a:	695b      	ldr	r3, [r3, #20]
 800024c:	4a04      	ldr	r2, [pc, #16]	@ (8000260 <led_off+0x1c>)
 800024e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000252:	6153      	str	r3, [r2, #20]
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40021800 	.word	0x40021800

08000264 <button_init>:

void button_init(void)
{
 8000264:	b480      	push	{r7}
 8000266:	af00      	add	r7, sp, #0
	/*Enable clock access to PortA */
	RCC->AHB1ENR |= GPIOAEN;
 8000268:	4b0b      	ldr	r3, [pc, #44]	@ (8000298 <button_init+0x34>)
 800026a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800026c:	4a0a      	ldr	r2, [pc, #40]	@ (8000298 <button_init+0x34>)
 800026e:	f043 0301 	orr.w	r3, r3, #1
 8000272:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA0 as input pin*/
	GPIOA->MODER &=~(1U<<0);
 8000274:	4b09      	ldr	r3, [pc, #36]	@ (800029c <button_init+0x38>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a08      	ldr	r2, [pc, #32]	@ (800029c <button_init+0x38>)
 800027a:	f023 0301 	bic.w	r3, r3, #1
 800027e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<1);
 8000280:	4b06      	ldr	r3, [pc, #24]	@ (800029c <button_init+0x38>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a05      	ldr	r2, [pc, #20]	@ (800029c <button_init+0x38>)
 8000286:	f023 0302 	bic.w	r3, r3, #2
 800028a:	6013      	str	r3, [r2, #0]
}
 800028c:	bf00      	nop
 800028e:	46bd      	mov	sp, r7
 8000290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000294:	4770      	bx	lr
 8000296:	bf00      	nop
 8000298:	40023800 	.word	0x40023800
 800029c:	40020000 	.word	0x40020000

080002a0 <get_btn_state>:

bool get_btn_state(void){
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
	/* NOTE BTN is Active Low*/
	/* Check if button is pressed*/
	if(GPIOA->IDR & BTN_PIN)
 80002a4:	4b06      	ldr	r3, [pc, #24]	@ (80002c0 <get_btn_state+0x20>)
 80002a6:	691b      	ldr	r3, [r3, #16]
 80002a8:	f003 0301 	and.w	r3, r3, #1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <get_btn_state+0x14>
	{
		return true;
 80002b0:	2301      	movs	r3, #1
 80002b2:	e000      	b.n	80002b6 <get_btn_state+0x16>
	}else{
		return false;
 80002b4:	2300      	movs	r3, #0
	}
}
 80002b6:	4618      	mov	r0, r3
 80002b8:	46bd      	mov	sp, r7
 80002ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002be:	4770      	bx	lr
 80002c0:	40020000 	.word	0x40020000

080002c4 <fpu_enable>:
#include "stm32f429xx.h"
#include "fpu.h"

void fpu_enable(void)
{
 80002c4:	b480      	push	{r7}
 80002c6:	af00      	add	r7, sp, #0
	//Enable the Floating Point Unit: CP10 and CP11 of CPACR are set to full access mode
	SCB->CPACR |= (1U<<20);
 80002c8:	4b12      	ldr	r3, [pc, #72]	@ (8000314 <fpu_enable+0x50>)
 80002ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002ce:	4a11      	ldr	r2, [pc, #68]	@ (8000314 <fpu_enable+0x50>)
 80002d0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002d4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<21);
 80002d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000314 <fpu_enable+0x50>)
 80002da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002de:	4a0d      	ldr	r2, [pc, #52]	@ (8000314 <fpu_enable+0x50>)
 80002e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<22);
 80002e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000314 <fpu_enable+0x50>)
 80002ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002ee:	4a09      	ldr	r2, [pc, #36]	@ (8000314 <fpu_enable+0x50>)
 80002f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80002f4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |= (1U<<23);
 80002f8:	4b06      	ldr	r3, [pc, #24]	@ (8000314 <fpu_enable+0x50>)
 80002fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002fe:	4a05      	ldr	r2, [pc, #20]	@ (8000314 <fpu_enable+0x50>)
 8000300:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000304:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88


}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000310:	4770      	bx	lr
 8000312:	bf00      	nop
 8000314:	e000ed00 	.word	0xe000ed00

08000318 <main>:

bool btn_state;

unsigned char __attribute__((section(".custom_ram_block"))) custom_ram_buff[10];
int main()
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
	//Enable FPU
	fpu_enable();
 800031c:	f7ff ffd2 	bl	80002c4 <fpu_enable>

	//Initialize UART
	debug_uart_init();
 8000320:	f000 f884 	bl	800042c <debug_uart_init>

	//Initialize the Timebase
	timbase_init();
 8000324:	f000 f858 	bl	80003d8 <timbase_init>

	//Initilize LED
	led_init();
 8000328:	f7ff ff60 	bl	80001ec <led_init>

	//Initilalize Push Button
	button_init();
 800032c:	f7ff ff9a 	bl	8000264 <button_init>


	while(1)
	{
		led_on();
 8000330:	f7ff ff78 	bl	8000224 <led_on>
		delay(3);
 8000334:	2003      	movs	r0, #3
 8000336:	f000 f80d 	bl	8000354 <delay>
		led_off();
 800033a:	f7ff ff83 	bl	8000244 <led_off>
		btn_state = get_btn_state();
 800033e:	f7ff ffaf 	bl	80002a0 <get_btn_state>
 8000342:	4603      	mov	r3, r0
 8000344:	461a      	mov	r2, r3
 8000346:	4b02      	ldr	r3, [pc, #8]	@ (8000350 <main+0x38>)
 8000348:	701a      	strb	r2, [r3, #0]
		led_on();
 800034a:	bf00      	nop
 800034c:	e7f0      	b.n	8000330 <main+0x18>
 800034e:	bf00      	nop
 8000350:	20000128 	.word	0x20000128

08000354 <delay>:
volatile uint32_t g_curr_tick;
volatile uint32_t g_curr_tick_p;

/* Delay in Seconds*/
void delay(uint32_t delay)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b084      	sub	sp, #16
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = get_tick();
 800035c:	f000 f818 	bl	8000390 <get_tick>
 8000360:	60b8      	str	r0, [r7, #8]
	uint32_t wait = delay;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	60fb      	str	r3, [r7, #12]

	if(wait < MAX_DELAY){
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800036c:	d002      	beq.n	8000374 <delay+0x20>
		wait += (uint32_t)TIKC_FREQ;
 800036e:	68fb      	ldr	r3, [r7, #12]
 8000370:	3301      	adds	r3, #1
 8000372:	60fb      	str	r3, [r7, #12]
	}

	while((get_tick() -  tickstart) < wait){}
 8000374:	bf00      	nop
 8000376:	f000 f80b 	bl	8000390 <get_tick>
 800037a:	4602      	mov	r2, r0
 800037c:	68bb      	ldr	r3, [r7, #8]
 800037e:	1ad3      	subs	r3, r2, r3
 8000380:	68fa      	ldr	r2, [r7, #12]
 8000382:	429a      	cmp	r2, r3
 8000384:	d8f7      	bhi.n	8000376 <delay+0x22>
}
 8000386:	bf00      	nop
 8000388:	bf00      	nop
 800038a:	3710      	adds	r7, #16
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}

08000390 <get_tick>:

uint32_t get_tick(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000394:	b672      	cpsid	i
}
 8000396:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 8000398:	4b06      	ldr	r3, [pc, #24]	@ (80003b4 <get_tick+0x24>)
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a06      	ldr	r2, [pc, #24]	@ (80003b8 <get_tick+0x28>)
 800039e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80003a0:	b662      	cpsie	i
}
 80003a2:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 80003a4:	4b04      	ldr	r3, [pc, #16]	@ (80003b8 <get_tick+0x28>)
 80003a6:	681b      	ldr	r3, [r3, #0]
}
 80003a8:	4618      	mov	r0, r3
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	2000012c 	.word	0x2000012c
 80003b8:	20000130 	.word	0x20000130

080003bc <tick_increment>:

void tick_increment(void){
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
	g_curr_tick += TIKC_FREQ;
 80003c0:	4b04      	ldr	r3, [pc, #16]	@ (80003d4 <tick_increment+0x18>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	3301      	adds	r3, #1
 80003c6:	4a03      	ldr	r2, [pc, #12]	@ (80003d4 <tick_increment+0x18>)
 80003c8:	6013      	str	r3, [r2, #0]
}
 80003ca:	bf00      	nop
 80003cc:	46bd      	mov	sp, r7
 80003ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d2:	4770      	bx	lr
 80003d4:	2000012c 	.word	0x2000012c

080003d8 <timbase_init>:

void timbase_init(void){
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80003dc:	b672      	cpsid	i
}
 80003de:	bf00      	nop

	/* Disable Global Interrupts*/
	__disable_irq();

	/*Load the timer with Number of CLock cycles for one second*/
	SysTick->LOAD = ONE_SEC_LOAD - 1;
 80003e0:	4b0d      	ldr	r3, [pc, #52]	@ (8000418 <timbase_init+0x40>)
 80003e2:	4a0e      	ldr	r2, [pc, #56]	@ (800041c <timbase_init+0x44>)
 80003e4:	605a      	str	r2, [r3, #4]

	/* Clear SysTick Current Value register*/
	SysTick->VAL = 0;
 80003e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000418 <timbase_init+0x40>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	609a      	str	r2, [r3, #8]

	/* Select internal clock source*/
	SysTick->CTRL = CTRL_CLKSRC;
 80003ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000418 <timbase_init+0x40>)
 80003ee:	2204      	movs	r2, #4
 80003f0:	601a      	str	r2, [r3, #0]

	/* Enable the interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 80003f2:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <timbase_init+0x40>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	4a08      	ldr	r2, [pc, #32]	@ (8000418 <timbase_init+0x40>)
 80003f8:	f043 0302 	orr.w	r3, r3, #2
 80003fc:	6013      	str	r3, [r2, #0]

	/* Enable SysTick*/
	SysTick->CTRL  |= CTRL_ENABLE;
 80003fe:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <timbase_init+0x40>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	4a05      	ldr	r2, [pc, #20]	@ (8000418 <timbase_init+0x40>)
 8000404:	f043 0301 	orr.w	r3, r3, #1
 8000408:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800040a:	b662      	cpsie	i
}
 800040c:	bf00      	nop

	/* Enable Global Interrupts*/
	__enable_irq();

}
 800040e:	bf00      	nop
 8000410:	46bd      	mov	sp, r7
 8000412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000416:	4770      	bx	lr
 8000418:	e000e010 	.word	0xe000e010
 800041c:	00f423ff 	.word	0x00f423ff

08000420 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	tick_increment();
 8000424:	f7ff ffca 	bl	80003bc <tick_increment>
}
 8000428:	bf00      	nop
 800042a:	bd80      	pop	{r7, pc}

0800042c <debug_uart_init>:
	uart_write(ch);
	return ch;
}

void debug_uart_init(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0
	/* Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000430:	4b1f      	ldr	r3, [pc, #124]	@ (80004b0 <debug_uart_init+0x84>)
 8000432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000434:	4a1e      	ldr	r2, [pc, #120]	@ (80004b0 <debug_uart_init+0x84>)
 8000436:	f043 0301 	orr.w	r3, r3, #1
 800043a:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Set the mode of PA2 to alternate function mapping*/
	GPIOA->MODER &=~(1U<<4);
 800043c:	4b1d      	ldr	r3, [pc, #116]	@ (80004b4 <debug_uart_init+0x88>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a1c      	ldr	r2, [pc, #112]	@ (80004b4 <debug_uart_init+0x88>)
 8000442:	f023 0310 	bic.w	r3, r3, #16
 8000446:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 8000448:	4b1a      	ldr	r3, [pc, #104]	@ (80004b4 <debug_uart_init+0x88>)
 800044a:	681b      	ldr	r3, [r3, #0]
 800044c:	4a19      	ldr	r2, [pc, #100]	@ (80004b4 <debug_uart_init+0x88>)
 800044e:	f043 0320 	orr.w	r3, r3, #32
 8000452:	6013      	str	r3, [r2, #0]

	/* Set Alternate function type to AF7(UART2_TX)*/
	GPIOA->AFR[0]  |= (1U <<8);
 8000454:	4b17      	ldr	r3, [pc, #92]	@ (80004b4 <debug_uart_init+0x88>)
 8000456:	6a1b      	ldr	r3, [r3, #32]
 8000458:	4a16      	ldr	r2, [pc, #88]	@ (80004b4 <debug_uart_init+0x88>)
 800045a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800045e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (1U <<9);
 8000460:	4b14      	ldr	r3, [pc, #80]	@ (80004b4 <debug_uart_init+0x88>)
 8000462:	6a1b      	ldr	r3, [r3, #32]
 8000464:	4a13      	ldr	r2, [pc, #76]	@ (80004b4 <debug_uart_init+0x88>)
 8000466:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800046a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  |= (1U <<10);
 800046c:	4b11      	ldr	r3, [pc, #68]	@ (80004b4 <debug_uart_init+0x88>)
 800046e:	6a1b      	ldr	r3, [r3, #32]
 8000470:	4a10      	ldr	r2, [pc, #64]	@ (80004b4 <debug_uart_init+0x88>)
 8000472:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000476:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0]  &=~ (1U <<11);
 8000478:	4b0e      	ldr	r3, [pc, #56]	@ (80004b4 <debug_uart_init+0x88>)
 800047a:	6a1b      	ldr	r3, [r3, #32]
 800047c:	4a0d      	ldr	r2, [pc, #52]	@ (80004b4 <debug_uart_init+0x88>)
 800047e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000482:	6213      	str	r3, [r2, #32]

	/* Enable Clock access to UART2*/
	RCC->APB1ENR |= UART2EN;
 8000484:	4b0a      	ldr	r3, [pc, #40]	@ (80004b0 <debug_uart_init+0x84>)
 8000486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000488:	4a09      	ldr	r2, [pc, #36]	@ (80004b0 <debug_uart_init+0x84>)
 800048a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800048e:	6413      	str	r3, [r2, #64]	@ 0x40

	/* COnfigure the Baudrate*/
	uart_set_baudrate(APB1_CLK,DBG_UART_BAUDRATE);
 8000490:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000494:	4808      	ldr	r0, [pc, #32]	@ (80004b8 <debug_uart_init+0x8c>)
 8000496:	f000 f827 	bl	80004e8 <uart_set_baudrate>

	/* Configure transfer direction */
	USART2->CR1 = CR1_TE;
 800049a:	4b08      	ldr	r3, [pc, #32]	@ (80004bc <debug_uart_init+0x90>)
 800049c:	2208      	movs	r2, #8
 800049e:	60da      	str	r2, [r3, #12]

	/* Enable UART Module*/
	USART2->CR1 |= CR1_UE;
 80004a0:	4b06      	ldr	r3, [pc, #24]	@ (80004bc <debug_uart_init+0x90>)
 80004a2:	68db      	ldr	r3, [r3, #12]
 80004a4:	4a05      	ldr	r2, [pc, #20]	@ (80004bc <debug_uart_init+0x90>)
 80004a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004aa:	60d3      	str	r3, [r2, #12]

}
 80004ac:	bf00      	nop
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40023800 	.word	0x40023800
 80004b4:	40020000 	.word	0x40020000
 80004b8:	00f42400 	.word	0x00f42400
 80004bc:	40004400 	.word	0x40004400

080004c0 <compute_uart_bd>:
	while(!(USART2->SR & SR_TXE)){}
	/* Write to transmit data register*/
	USART2->DR = (ch & 0xFF);
}

static uint16_t compute_uart_bd(uint32_t periph_clk, uint32_t baudrate){
 80004c0:	b480      	push	{r7}
 80004c2:	b083      	sub	sp, #12
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
 80004c8:	6039      	str	r1, [r7, #0]
	return ((periph_clk + (baudrate/2U))/baudrate);
 80004ca:	683b      	ldr	r3, [r7, #0]
 80004cc:	085a      	lsrs	r2, r3, #1
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	441a      	add	r2, r3
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80004d8:	b29b      	uxth	r3, r3
}
 80004da:	4618      	mov	r0, r3
 80004dc:	370c      	adds	r7, #12
 80004de:	46bd      	mov	sp, r7
 80004e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e4:	4770      	bx	lr
	...

080004e8 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baudrate){
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
 80004f0:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk,baudrate);
 80004f2:	6839      	ldr	r1, [r7, #0]
 80004f4:	6878      	ldr	r0, [r7, #4]
 80004f6:	f7ff ffe3 	bl	80004c0 <compute_uart_bd>
 80004fa:	4603      	mov	r3, r0
 80004fc:	461a      	mov	r2, r3
 80004fe:	4b03      	ldr	r3, [pc, #12]	@ (800050c <uart_set_baudrate+0x24>)
 8000500:	609a      	str	r2, [r3, #8]
}
 8000502:	bf00      	nop
 8000504:	3708      	adds	r7, #8
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	40004400 	.word	0x40004400

08000510 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000510:	480d      	ldr	r0, [pc, #52]	@ (8000548 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000512:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000514:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000518:	480c      	ldr	r0, [pc, #48]	@ (800054c <LoopForever+0x6>)
  ldr r1, =_edata
 800051a:	490d      	ldr	r1, [pc, #52]	@ (8000550 <LoopForever+0xa>)
  ldr r2, =_sidata
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <LoopForever+0xe>)
  movs r3, #0
 800051e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000520:	e002      	b.n	8000528 <LoopCopyDataInit>

08000522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000526:	3304      	adds	r3, #4

08000528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800052a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800052c:	d3f9      	bcc.n	8000522 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800052e:	4a0a      	ldr	r2, [pc, #40]	@ (8000558 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000530:	4c0a      	ldr	r4, [pc, #40]	@ (800055c <LoopForever+0x16>)
  movs r3, #0
 8000532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000534:	e001      	b.n	800053a <LoopFillZerobss>

08000536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000538:	3204      	adds	r2, #4

0800053a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800053a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800053c:	d3fb      	bcc.n	8000536 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800053e:	f000 f811 	bl	8000564 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000542:	f7ff fee9 	bl	8000318 <main>

08000546 <LoopForever>:

LoopForever:
  b LoopForever
 8000546:	e7fe      	b.n	8000546 <LoopForever>
  ldr   r0, =_estack
 8000548:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800054c:	2000010c 	.word	0x2000010c
  ldr r1, =_edata
 8000550:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8000554:	080005cc 	.word	0x080005cc
  ldr r2, =_sbss
 8000558:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 800055c:	20000134 	.word	0x20000134

08000560 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000560:	e7fe      	b.n	8000560 <ADC_IRQHandler>
	...

08000564 <__libc_init_array>:
 8000564:	b570      	push	{r4, r5, r6, lr}
 8000566:	4d0d      	ldr	r5, [pc, #52]	@ (800059c <__libc_init_array+0x38>)
 8000568:	4c0d      	ldr	r4, [pc, #52]	@ (80005a0 <__libc_init_array+0x3c>)
 800056a:	1b64      	subs	r4, r4, r5
 800056c:	10a4      	asrs	r4, r4, #2
 800056e:	2600      	movs	r6, #0
 8000570:	42a6      	cmp	r6, r4
 8000572:	d109      	bne.n	8000588 <__libc_init_array+0x24>
 8000574:	4d0b      	ldr	r5, [pc, #44]	@ (80005a4 <__libc_init_array+0x40>)
 8000576:	4c0c      	ldr	r4, [pc, #48]	@ (80005a8 <__libc_init_array+0x44>)
 8000578:	f000 f818 	bl	80005ac <_init>
 800057c:	1b64      	subs	r4, r4, r5
 800057e:	10a4      	asrs	r4, r4, #2
 8000580:	2600      	movs	r6, #0
 8000582:	42a6      	cmp	r6, r4
 8000584:	d105      	bne.n	8000592 <__libc_init_array+0x2e>
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f855 3b04 	ldr.w	r3, [r5], #4
 800058c:	4798      	blx	r3
 800058e:	3601      	adds	r6, #1
 8000590:	e7ee      	b.n	8000570 <__libc_init_array+0xc>
 8000592:	f855 3b04 	ldr.w	r3, [r5], #4
 8000596:	4798      	blx	r3
 8000598:	3601      	adds	r6, #1
 800059a:	e7f2      	b.n	8000582 <__libc_init_array+0x1e>
 800059c:	080005c4 	.word	0x080005c4
 80005a0:	080005c4 	.word	0x080005c4
 80005a4:	080005c4 	.word	0x080005c4
 80005a8:	080005c8 	.word	0x080005c8

080005ac <_init>:
 80005ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ae:	bf00      	nop
 80005b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005b2:	bc08      	pop	{r3}
 80005b4:	469e      	mov	lr, r3
 80005b6:	4770      	bx	lr

080005b8 <_fini>:
 80005b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005ba:	bf00      	nop
 80005bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80005be:	bc08      	pop	{r3}
 80005c0:	469e      	mov	lr, r3
 80005c2:	4770      	bx	lr
