# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:![Screenshot (25)](https://user-images.githubusercontent.com/130553855/234518738-75825a8a-da08-4f43-892f-5c723afed12d.png)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization![Screenshot (23)](https://user-images.githubusercontent.com/130553855/234518676-1ee52793-4392-4290-bf94-a8912140ca32.png)


## Output:![Screenshot (24)](https://user-images.githubusercontent.com/130553855/234518776-754f428f-1ec1-4505-8aa6-203d9df19506.png)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
