$date
	Sun Jun 30 22:46:17 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TESTBED $end
$var wire 1 ! rst_n $end
$var wire 1 " out_valid $end
$var wire 1 # out_legal_id $end
$var wire 1 $ in_valid $end
$var wire 6 % in_id [5:0] $end
$var wire 1 & clk $end
$scope module I_IDC $end
$var wire 1 ! rst_n $end
$var wire 1 $ in_valid $end
$var wire 6 ' in_id [5:0] $end
$var wire 1 & clk $end
$var parameter 3 ( s0 $end
$var parameter 3 ) s1 $end
$var parameter 3 * s2 $end
$var parameter 3 + s3 $end
$var parameter 3 , s4 $end
$var reg 1 - beg $end
$var reg 1 . beg_comb $end
$var reg 3 / cnt [2:0] $end
$var reg 3 0 cnt_comb [2:0] $end
$var reg 1 1 out $end
$var reg 1 2 out_comb $end
$var reg 1 # out_legal_id $end
$var reg 1 " out_valid $end
$var reg 1 3 out_valid_comb $end
$var reg 4 4 sum [3:0] $end
$var reg 4 5 sum_comb [3:0] $end
$var reg 4 6 sum_comb_1 [3:0] $end
$var reg 4 7 sum_comb_2 [3:0] $end
$var reg 4 8 sum_temp [3:0] $end
$var reg 8 9 temp [7:0] $end
$var reg 8 : temp2 [7:0] $end
$var reg 8 ; temp3 [7:0] $end
$scope begin IDLE_ff $end
$upscope $end
$scope begin Init_comb $end
$upscope $end
$scope begin Init_ff $end
$upscope $end
$scope begin Input1_comb $end
$upscope $end
$scope begin Input2_comb $end
$upscope $end
$scope begin Input3_comb $end
$upscope $end
$scope begin Input_comb $end
$upscope $end
$scope begin Output_ff $end
$upscope $end
$upscope $end
$scope module I_PATTERN $end
$var wire 1 # out_legal_id $end
$var wire 1 " out_valid $end
$var reg 1 & clk $end
$var reg 6 < golden_in [5:0] $end
$var reg 1 = golden_legal $end
$var reg 6 > in_id [5:0] $end
$var reg 1 $ in_valid $end
$var reg 1 ! rst_n $end
$var real 1 ? CYCLE $end
$var integer 32 @ PATNUM [31:0] $end
$var integer 32 A a [31:0] $end
$var integer 32 B f_ans [31:0] $end
$var integer 32 C f_in [31:0] $end
$var integer 32 D i [31:0] $end
$var integer 32 E input_gap [31:0] $end
$var integer 32 F latency [31:0] $end
$var integer 32 G patcount [31:0] $end
$var integer 32 H total_latency [31:0] $end
$scope task YOU_PASS_task $end
$upscope $end
$scope task check_ans $end
$upscope $end
$scope task check_out_while_not_fin_input $end
$upscope $end
$scope task delay_task $end
$upscope $end
$scope task fail $end
$upscope $end
$scope task input_task $end
$upscope $end
$scope task reset_task $end
$upscope $end
$scope task wait_out_valid $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 ,
b11 +
b10 *
b1 )
b0 (
$end
#0
$dumpvars
b0 H
bx G
b0 F
bx E
bx D
b10000000000000000000000000000011 C
b10000000000000000000000000000100 B
b1 A
b101110111000 @
r4 ?
bx >
x=
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
03
x2
x1
b0 0
bx /
x.
x-
bx '
0&
bx %
0$
x#
x"
1!
$end
#500
bx0000 ;
bx0 7
b0xxx0 :
bx0 8
bx000 9
bx 5
02
0.
0#
0"
b0 4
b0 /
0-
0!
#2000
0&
#3500
1!
#6500
b11 E
0&
#8000
bx ;
bx 7
bx0 :
bx 4
1&
#10000
0&
#12000
1&
#14000
0&
#16000
1&
#18000
b1 E
b0 G
0&
#20000
1&
#22000
b1 5
01
b1010xxxx ;
bx0000 :
b0 8
b1010000 9
b1 6
1.
b1010 %
b1010 '
b1010 >
1$
b1010 <
b0 D
0&
#24000
b10100001 ;
b1 7
b10000 :
b1 0
b1 4
1-
1&
#26000
b1 0
b10001 ;
b1000 9
b0 6
b1 %
b1 '
b1 >
b1 <
b1 D
0&
#28000
b10 0
b1001 9
b1 /
1&
#30000
b1000 5
b10 0
b100001 ;
b1000 7
b10111 :
b111 8
b10001 9
b10 %
b10 '
b10 >
b10 <
b10 D
0&
#32000
11
b101000 ;
b100 5
b11 0
b100 7
b10000110 :
b110 8
b10010 9
b1000 4
b10 /
1&
#34000
b11 0
b1000 5
01
b111000 ;
b1000 7
b10000000 :
b0 8
b11010 9
b11 %
b11 '
b11 >
b11 <
b11 D
0&
#36000
b100 0
b11011 9
b11 /
1&
#38000
b1001000 ;
b100011 9
b100 %
b100 '
b100 >
b100 <
b100 D
0&
#40000
b110 5
b101 0
b110 7
b10001000 :
b1000 8
b100100 9
b100 /
1&
#42000
b101 0
b1000 5
b1011000 ;
b1000 7
b10000000 :
b0 8
b101100 9
b101 %
b101 '
b101 >
b101 <
b101 D
0&
#44000
b110 0
b101101 9
b101 /
1&
#46000
b111 5
b110 0
b1101000 ;
b111 7
b10001001 :
b1001 8
b110101 9
b110 %
b110 '
b110 >
b110 <
b110 D
0&
#48000
b1100111 ;
b11 5
b111 0
b11 7
b1110110 :
b110 8
b110110 9
b111 4
b110 /
1&
#50000
b111 0
b111 5
b1110111 ;
b111 7
b1110000 :
b0 8
b111110 9
b111 %
b111 '
b111 >
b111 <
b111 D
0&
#52000
b0 0
b111111 9
b111 /
1&
#54000
b1 5
b0 0
b10000111 ;
b1 7
b1110100 :
b100 8
b1000111 9
b1000 %
b1000 '
b1000 >
b1000 <
b1000 D
0&
#56000
b10000001 ;
b1 0
b11 7
b10010 :
b10 8
b1000000 9
b1 4
b0 /
1&
#58000
b1 0
11
b10010001 ;
b1 7
b10000 :
b0 8
b1001000 9
b1001 %
b1001 '
b1001 >
b1001 <
b1001 D
0&
#60000
b10 0
b1001001 9
b1 /
1&
#62000
bx 5
x1
bx0001 ;
bx 7
b1xxxx :
bx 8
bx001 9
bx 6
b10 0
bx %
bx '
bx >
0$
b1010 D
0&
#64000
bx ;
b11 0
bx0 :
bx0 8
bx010 9
bx 4
b10 /
1&
#66000
b1 F
0&
#68000
b100 0
bx0x0x :
b0x0x 8
bx011 9
b11 /
1&
#70000
b10 F
0&
#72000
b101 0
bx0 :
bx0 8
bx100 9
b100 /
1&
#74000
b11 F
0&
#76000
b110 0
bx :
bx 8
bx101 9
b101 /
1&
#78000
b100 F
0&
#80000
b111 0
bx0 :
bx0 8
bx110 9
b110 /
1&
#82000
b101 F
0&
#84000
b0 0
bx :
bx 8
bx111 9
b111 /
1&
#86000
b110 F
0&
#88000
13
x2
b1 0
bx0 :
bx0 8
bx000 9
0.
b0 /
1&
#90000
b111 F
0&
#92000
bx :
bx 8
bx001 9
b0 0
03
x#
1"
b1 /
0-
1&
#94000
1=
b1000 F
0&
#96000
bx0 :
bx0 8
bx000 9
0"
b0 /
1&
#98000
0&
#100000
1&
#102000
0&
#104000
1&
#106000
0&
#108000
1&
#110000
0&
#112000
1&
#114000
0&
#116000
1&
#118000
0&
#120000
1&
#122000
0&
#124000
1&
#126000
0&
#128000
1&
#130000
0&
#132000
1&
#134000
0&
#136000
1&
#138000
0&
#140000
1&
#142000
0&
#144000
1&
#146000
0&
#148000
1&
#150000
0&
#152000
1&
#154000
0&
#156000
1&
#158000
0&
#160000
1&
#162000
0&
#164000
1&
#166000
0&
#168000
1&
#170000
0&
#172000
1&
#174000
0&
#176000
1&
#178000
0&
#180000
1&
#182000
0&
#184000
1&
#186000
0&
#188000
1&
#190000
0&
#192000
1&
#194000
0&
