/*
 * Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef __DT_BINDINGS_CLOCK_IMX25_H
#define __DT_BINDINGS_CLOCK_IMX25_H

#define IMX25_CLK_DUMMY			0
#define IMX25_CLK_CKIH			1
#define IMX25_CLK_CKIL			2
#define IMX25_CLK_MPLL			3
#define IMX25_CLK_UPLL			4
#define IMX25_CLK_MPLL_GATE		5
#define IMX25_CLK_SPLL_GATE		6
#define IMX25_CLK_FPM_GATE		7
#define IMX25_CLK_CKIH_GATE		8
#define IMX25_CLK_MPLL_OSC_SEL		9
#define IMX25_CLK_IPG			10
#define IMX25_CLK_HCLK			11
#define IMX25_CLK_MPLL_SEL		12
#define IMX25_CLK_SPLL_SEL		13
#define IMX25_CLK_SSI1_SEL		14
#define IMX25_CLK_SSI2_SEL		15
//#define IMX25_CLK_USB_DIV		16
#define IMX25_CLK_CKIH_DIV1P5		16
#define IMX25_CLK_FCLK			17
#define IMX25_CLK_FPM			18
#define IMX25_CLK_SPLL			19
#define IMX25_CLK_NFC_DIV		20
#define IMX25_CLK_SSI1_DIV		21
#define IMX25_CLK_SSI2_DIV		22
#define IMX25_CLK_PER0			23
#define IMX25_CLK_PER1			(IMX25_CLK_PER0+1)
#define IMX25_CLK_PER2			(IMX25_CLK_PER0+2)
#define IMX25_CLK_PER3			(IMX25_CLK_PER0+3)
#define IMX25_CLK_PER4			(IMX25_CLK_PER0+4)
#define IMX25_CLK_PER5			(IMX25_CLK_PER0+5)
#define IMX25_CLK_PER6			(IMX25_CLK_PER0+6)
#define IMX25_CLK_PER7			(IMX25_CLK_PER0+7)
#define IMX25_CLK_PER8			(IMX25_CLK_PER0+8)
#define IMX25_CLK_PER9			(IMX25_CLK_PER0+9)
#define IMX25_CLK_PER10			(IMX25_CLK_PER0+10)
#define IMX25_CLK_PER11			(IMX25_CLK_PER0+11)
#define IMX25_CLK_PER12			(IMX25_CLK_PER0+12)
#define IMX25_CLK_PER13			(IMX25_CLK_PER0+13)
#define IMX25_CLK_PER14			(IMX25_CLK_PER0+14)
#define IMX25_CLK_PER15			(IMX25_CLK_PER0+15)
#define IMX25_CLK_UART1_IPG_GATE	39
#define IMX25_CLK_UART2_IPG_GATE	41
#define IMX25_CLK_UART3_IPG_GATE	42
#define IMX25_CLK_UART4_IPG_GATE	43
#define IMX25_CLK_CSPI1_IPG_GATE	44
#define IMX25_CLK_CSPI2_IPG_GATE	44
#define IMX25_CLK_SSI1_GATE		45
#define IMX25_CLK_SSI2_GATE		46
#define IMX25_CLK_SDHC1_IPG_GATE	47
#define IMX25_CLK_SDHC2_IPG_GATE	48
#define IMX25_CLK_GPIO_GATE		49
#define IMX25_CLK_I2C_GATE		50
#define IMX25_CLK_DMA_GATE		51
#define IMX25_CLK_USB_GATE		52
#define IMX25_CLK_EMMA_GATE		53
#define IMX25_CLK_SSI2_BAUD_GATE	54
#define IMX25_CLK_SSI1_BAUD_GATE	55
#define IMX25_CLK_LCDC_IPG_GATE		56
#define IMX25_CLK_NFC_GATE		57
#define IMX25_CLK_LCDC_HCLK_GATE	58
#define IMX25_CLK_PER4_GATE		59
#define IMX25_CLK_BMI_GATE		60
#define IMX25_CLK_USB_HCLK_GATE		61
#define IMX25_CLK_SLCDC_GATE		62
#define IMX25_CLK_SLCDC_HCLK_GATE	63
#define IMX25_CLK_EMMA_HCLK_GATE	64
#define IMX25_CLK_BROM_GATE		65
#define IMX25_CLK_DMA_HCLK_GATE		66
#define IMX25_CLK_CSI_HCLK_GATE		67
#define IMX25_CLK_CSPI3_IPG_GATE	68
#define IMX25_CLK_WDOG_GATE		69
#define IMX25_CLK_GPT1_IPG_GATE		70
#define IMX25_CLK_GPT2_IPG_GATE		71
#define IMX25_CLK_GPT3_IPG_GATE		72
//GPT4 is below
#define IMX25_CLK_PWM_IPG_GATE		73
#define IMX25_CLK_RTC_GATE		74
#define IMX25_CLK_KPP_GATE		75
#define IMX25_CLK_OWIRE_GATE		76
#define IMX25_CLK_MPLL_CPU_3_4		77
#define	IMX25_CLK_ARM_SRC_SEL		78
#define IMX25_CLK_GPT_IPG_PER		79
#define IMX25_CLK_GPT4_IPG_GATE		80
#define IMX25_CLK_PER0_SEL		81
#define IMX25_CLK_PER1_SEL		(IMX25_CLK_PER0_SEL+1)
#define IMX25_CLK_PER2_SEL		(IMX25_CLK_PER0_SEL+2)
#define IMX25_CLK_PER3_SEL		(IMX25_CLK_PER0_SEL+3)
#define IMX25_CLK_PER4_SEL		(IMX25_CLK_PER0_SEL+4)
#define IMX25_CLK_PER5_SEL		(IMX25_CLK_PER0_SEL+5)
#define IMX25_CLK_PER6_SEL		(IMX25_CLK_PER0_SEL+6)
#define IMX25_CLK_PER7_SEL		(IMX25_CLK_PER0_SEL+7)
#define IMX25_CLK_PER8_SEL		(IMX25_CLK_PER0_SEL+8)
#define IMX25_CLK_PER9_SEL		(IMX25_CLK_PER0_SEL+9)
#define IMX25_CLK_PER10_SEL		(IMX25_CLK_PER0_SEL+10)
#define IMX25_CLK_PER11_SEL		(IMX25_CLK_PER0_SEL+11)
#define IMX25_CLK_PER12_SEL		(IMX25_CLK_PER0_SEL+12)
#define IMX25_CLK_PER13_SEL		(IMX25_CLK_PER0_SEL+13)
#define IMX25_CLK_PER14_SEL		(IMX25_CLK_PER0_SEL+14)
#define IMX25_CLK_PER15_SEL		(IMX25_CLK_PER0_SEL+15)
#define IMX25_CLK_MAX			(IMX25_CLK_PER15_SEL+1)

#endif
