
ARM-Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003cc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004fc  080004fc  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004fc  080004fc  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  080004fc  080004fc  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004fc  080004fc  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004fc  080004fc  000104fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000500  08000500  00010500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08000504  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000008  0800050c  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800050c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   000009b9  00000000  00000000  00020031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000296  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000b0  00000000  00000000  00020c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000088  00000000  00000000  00020d30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000697  00000000  00000000  00020db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000073a  00000000  00000000  0002144f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00004e0d  00000000  00000000  00021b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00026996  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001e4  00000000  00000000  000269ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000008 	.word	0x20000008
 800014c:	00000000 	.word	0x00000000
 8000150:	080004e4 	.word	0x080004e4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000000c 	.word	0x2000000c
 800016c:	080004e4 	.word	0x080004e4

08000170 <DMA_Init>:
 *   copy_dmaHandle: Pointer to the DMA handle structure containing the configuration.
 * 
 * Returns:
 *   HAL_Status: HAL_OKAY if initialization is successful, HAL_ERROR otherwise.
 */
HAL_Status DMA_Init(DMA_HandleTypeDef *copy_dmaHandle){
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]

    HAL_Status hal_Status = HAL_OKAY;
 8000178:	2300      	movs	r3, #0
 800017a:	73fb      	strb	r3, [r7, #15]
    if(NULL == copy_dmaHandle)
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b00      	cmp	r3, #0
 8000180:	d102      	bne.n	8000188 <DMA_Init+0x18>
    {
        hal_Status = HAL_ERROR;
 8000182:	2301      	movs	r3, #1
 8000184:	73fb      	strb	r3, [r7, #15]
 8000186:	e080      	b.n	800028a <DMA_Init+0x11a>
    }
    else
    {
    switch(copy_dmaHandle->dma_Direction)
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	795b      	ldrb	r3, [r3, #5]
 800018c:	2b00      	cmp	r3, #0
 800018e:	d002      	beq.n	8000196 <DMA_Init+0x26>
 8000190:	2b01      	cmp	r3, #1
 8000192:	d009      	beq.n	80001a8 <DMA_Init+0x38>
 8000194:	e011      	b.n	80001ba <DMA_Init+0x4a>
    {
        case DMA_READ_FROM_PERIPHERAL:
            CLR_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_DIR_Pos);
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	689a      	ldr	r2, [r3, #8]
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	f022 0210 	bic.w	r2, r2, #16
 80001a4:	609a      	str	r2, [r3, #8]
            break;
 80001a6:	e008      	b.n	80001ba <DMA_Init+0x4a>
        case DMA_READ_FROM_MEMORY:
            SET_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_DIR_Pos);
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	689a      	ldr	r2, [r3, #8]
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	f042 0210 	orr.w	r2, r2, #16
 80001b6:	609a      	str	r2, [r3, #8]
            break;
 80001b8:	bf00      	nop
    }
    switch(copy_dmaHandle->dma_Mem2Mem)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	7a1b      	ldrb	r3, [r3, #8]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d002      	beq.n	80001c8 <DMA_Init+0x58>
 80001c2:	2b01      	cmp	r3, #1
 80001c4:	d009      	beq.n	80001da <DMA_Init+0x6a>
 80001c6:	e011      	b.n	80001ec <DMA_Init+0x7c>
    {
        case DMA_MEM2MEM_ENABLE:
            SET_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_MEM2MEM_Pos);
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	681b      	ldr	r3, [r3, #0]
 80001cc:	689a      	ldr	r2, [r3, #8]
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80001d6:	609a      	str	r2, [r3, #8]
            break;
 80001d8:	e008      	b.n	80001ec <DMA_Init+0x7c>
        case DMA_MEM2MEM_DISABLE:
            CLR_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_MEM2MEM_Pos);
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	689a      	ldr	r2, [r3, #8]
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80001e8:	609a      	str	r2, [r3, #8]
            break;
 80001ea:	bf00      	nop
    }
    switch(copy_dmaHandle->dma_Mode)
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	791b      	ldrb	r3, [r3, #4]
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d00e      	beq.n	8000212 <DMA_Init+0xa2>
 80001f4:	2b01      	cmp	r3, #1
 80001f6:	d116      	bne.n	8000226 <DMA_Init+0xb6>
    {
        case DMA_NON_CIRCULAR_MODE:
            if(copy_dmaHandle->dma_Mem2Mem != DMA_MEM2MEM_ENABLE )
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	7a1b      	ldrb	r3, [r3, #8]
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d011      	beq.n	8000224 <DMA_Init+0xb4>
            {
                CLR_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_CIRC_Pos);
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	689a      	ldr	r2, [r3, #8]
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	f022 0220 	bic.w	r2, r2, #32
 800020e:	609a      	str	r2, [r3, #8]

            }
            break;
 8000210:	e008      	b.n	8000224 <DMA_Init+0xb4>
        case DMA_CIRCULAR_MODE:
            SET_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_CIRC_Pos);
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	689a      	ldr	r2, [r3, #8]
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	f042 0220 	orr.w	r2, r2, #32
 8000220:	609a      	str	r2, [r3, #8]
            break;
 8000222:	e000      	b.n	8000226 <DMA_Init+0xb6>
            break;
 8000224:	bf00      	nop
    }
    switch(copy_dmaHandle->dma_MemIncMode)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	7a5b      	ldrb	r3, [r3, #9]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d002      	beq.n	8000234 <DMA_Init+0xc4>
 800022e:	2b01      	cmp	r3, #1
 8000230:	d009      	beq.n	8000246 <DMA_Init+0xd6>
 8000232:	e011      	b.n	8000258 <DMA_Init+0xe8>
    {
        case DMA_MEM_INC_ENABLE:
            SET_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_MINC_Pos);
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	689a      	ldr	r2, [r3, #8]
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	681b      	ldr	r3, [r3, #0]
 800023e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000242:	609a      	str	r2, [r3, #8]
            break;
 8000244:	e008      	b.n	8000258 <DMA_Init+0xe8>
        case DMA_MEM_INC_DISABLE:
            CLR_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_MINC_Pos);
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	689a      	ldr	r2, [r3, #8]
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000254:	609a      	str	r2, [r3, #8]
            break;
 8000256:	bf00      	nop
    }
    switch(copy_dmaHandle->dma_PeriphIncMode)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	7a9b      	ldrb	r3, [r3, #10]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d002      	beq.n	8000266 <DMA_Init+0xf6>
 8000260:	2b01      	cmp	r3, #1
 8000262:	d009      	beq.n	8000278 <DMA_Init+0x108>
 8000264:	e011      	b.n	800028a <DMA_Init+0x11a>
    {
        case DMA_PERIPH_INC_ENABLE:
            SET_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_PINC_Pos);
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	689a      	ldr	r2, [r3, #8]
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000274:	609a      	str	r2, [r3, #8]
            break;
 8000276:	e008      	b.n	800028a <DMA_Init+0x11a>
        case DMA_PERIPH_INC_DISABLE:
            CLR_BIT(copy_dmaHandle->dma_TypeDef->CCR, DMA_CCR_PINC_Pos);
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	689a      	ldr	r2, [r3, #8]
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000286:	609a      	str	r2, [r3, #8]
            break;
 8000288:	bf00      	nop
    }
    }
    return hal_Status;
 800028a:	7bfb      	ldrb	r3, [r7, #15]
}
 800028c:	4618      	mov	r0, r3
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	bc80      	pop	{r7}
 8000294:	4770      	bx	lr

08000296 <DMA_SetPeriphAddress>:
 *   copy_u32PeriphAddress: Pointer to the peripheral address.
 * 
 * Returns:
 *   HAL_Status: HAL_OKAY if setting the address is successful, HAL_ERROR otherwise.
 */
HAL_Status DMA_SetPeriphAddress(DMA_HandleTypeDef *copy_dmaHandle,uint32_t *copy_u32PeriphAddress){
 8000296:	b480      	push	{r7}
 8000298:	b085      	sub	sp, #20
 800029a:	af00      	add	r7, sp, #0
 800029c:	6078      	str	r0, [r7, #4]
 800029e:	6039      	str	r1, [r7, #0]
    HAL_Status hal_Status = HAL_OKAY;
 80002a0:	2300      	movs	r3, #0
 80002a2:	73fb      	strb	r3, [r7, #15]
    if(NULL == copy_u32PeriphAddress || NULL == copy_dmaHandle )
 80002a4:	683b      	ldr	r3, [r7, #0]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d002      	beq.n	80002b0 <DMA_SetPeriphAddress+0x1a>
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d102      	bne.n	80002b6 <DMA_SetPeriphAddress+0x20>
    {
        hal_Status = HAL_ERROR;
 80002b0:	2301      	movs	r3, #1
 80002b2:	73fb      	strb	r3, [r7, #15]
 80002b4:	e003      	b.n	80002be <DMA_SetPeriphAddress+0x28>
    }
    else
    {
        copy_dmaHandle->dma_TypeDef->CPAR = copy_u32PeriphAddress;
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	683a      	ldr	r2, [r7, #0]
 80002bc:	611a      	str	r2, [r3, #16]
    }
    return hal_Status;
 80002be:	7bfb      	ldrb	r3, [r7, #15]
}
 80002c0:	4618      	mov	r0, r3
 80002c2:	3714      	adds	r7, #20
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bc80      	pop	{r7}
 80002c8:	4770      	bx	lr

080002ca <DMA_SetMemoryAddress>:
 *   copy_u32MemAddress: Pointer to the memory address.
 * 
 * Returns:
 *   HAL_Status: HAL_OKAY if setting the address is successful, HAL_ERROR otherwise.
 */
HAL_Status DMA_SetMemoryAddress(DMA_HandleTypeDef *copy_dmaHandle ,uint32_t *copy_u32MemAddress){
 80002ca:	b480      	push	{r7}
 80002cc:	b085      	sub	sp, #20
 80002ce:	af00      	add	r7, sp, #0
 80002d0:	6078      	str	r0, [r7, #4]
 80002d2:	6039      	str	r1, [r7, #0]
    HAL_Status hal_Status = HAL_OKAY;
 80002d4:	2300      	movs	r3, #0
 80002d6:	73fb      	strb	r3, [r7, #15]
    if(NULL == copy_u32MemAddress || NULL == copy_dmaHandle )
 80002d8:	683b      	ldr	r3, [r7, #0]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d002      	beq.n	80002e4 <DMA_SetMemoryAddress+0x1a>
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d102      	bne.n	80002ea <DMA_SetMemoryAddress+0x20>
    {
        hal_Status = HAL_ERROR;
 80002e4:	2301      	movs	r3, #1
 80002e6:	73fb      	strb	r3, [r7, #15]
 80002e8:	e003      	b.n	80002f2 <DMA_SetMemoryAddress+0x28>
    }
    else
    {
        copy_dmaHandle->dma_TypeDef->CMAR = copy_u32MemAddress;
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	683a      	ldr	r2, [r7, #0]
 80002f0:	615a      	str	r2, [r3, #20]
    }
    return hal_Status;
 80002f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80002f4:	4618      	mov	r0, r3
 80002f6:	3714      	adds	r7, #20
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bc80      	pop	{r7}
 80002fc:	4770      	bx	lr

080002fe <DMA_Start>:
 *   hdma: Pointer to the DMA handle structure.
 * 
 * Returns:
 *   HAL_Status: HAL_OKAY if starting the transfer is successful, HAL_ERROR otherwise.
 */
HAL_Status DMA_Start(DMA_HandleTypeDef *hdma){
 80002fe:	b480      	push	{r7}
 8000300:	b085      	sub	sp, #20
 8000302:	af00      	add	r7, sp, #0
 8000304:	6078      	str	r0, [r7, #4]
    HAL_Status hal_Status = HAL_OKAY;
 8000306:	2300      	movs	r3, #0
 8000308:	73fb      	strb	r3, [r7, #15]
    if(NULL == hdma )
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	2b00      	cmp	r3, #0
 800030e:	d102      	bne.n	8000316 <DMA_Start+0x18>
    {
        hal_Status = HAL_ERROR;
 8000310:	2301      	movs	r3, #1
 8000312:	73fb      	strb	r3, [r7, #15]
 8000314:	e007      	b.n	8000326 <DMA_Start+0x28>
    }
    else
    {
        SET_BIT(hdma->dma_TypeDef->CCR, DMA_CCR_EN_Pos);
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	681b      	ldr	r3, [r3, #0]
 800031a:	689a      	ldr	r2, [r3, #8]
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	f042 0201 	orr.w	r2, r2, #1
 8000324:	609a      	str	r2, [r3, #8]
    }
    return hal_Status;
 8000326:	7bfb      	ldrb	r3, [r7, #15]
}
 8000328:	4618      	mov	r0, r3
 800032a:	3714      	adds	r7, #20
 800032c:	46bd      	mov	sp, r7
 800032e:	bc80      	pop	{r7}
 8000330:	4770      	bx	lr

08000332 <DMA_SetDataCounter>:
 * @param copy_u32DataLength: The number of data items to be transferred by the DMA channel.
 *
 * @return HAL_Status: HAL_OKAY if the operation was successful, HAL_ERROR if there was an error or if the input parameters are invalid.
 */
HAL_Status DMA_SetDataCounter(DMA_HandleTypeDef *hdma, uint32_t copy_u32DataLength)
{
 8000332:	b480      	push	{r7}
 8000334:	b085      	sub	sp, #20
 8000336:	af00      	add	r7, sp, #0
 8000338:	6078      	str	r0, [r7, #4]
 800033a:	6039      	str	r1, [r7, #0]
    HAL_Status hal_Status = HAL_OKAY;
 800033c:	2300      	movs	r3, #0
 800033e:	73fb      	strb	r3, [r7, #15]
    if(NULL == hdma )
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d102      	bne.n	800034c <DMA_SetDataCounter+0x1a>
    {
        hal_Status = HAL_ERROR;
 8000346:	2301      	movs	r3, #1
 8000348:	73fb      	strb	r3, [r7, #15]
 800034a:	e003      	b.n	8000354 <DMA_SetDataCounter+0x22>
    }
    else
    {
        hdma->dma_TypeDef->CNTDR = copy_u32DataLength;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	683a      	ldr	r2, [r7, #0]
 8000352:	60da      	str	r2, [r3, #12]
        // SET_BIT(hdma->dma_TypeDef->CCR, DMA_CCR_EN_Pos);
    }
    return hal_Status;
 8000354:	7bfb      	ldrb	r3, [r7, #15]

 8000356:	4618      	mov	r0, r3
 8000358:	3714      	adds	r7, #20
 800035a:	46bd      	mov	sp, r7
 800035c:	bc80      	pop	{r7}
 800035e:	4770      	bx	lr

08000360 <main>:
/* Define Global arrays */
uint32_t sendArray[2] = {2, 3};
uint32_t receiveArray[2];

int main(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b084      	sub	sp, #16
 8000364:	af00      	add	r7, sp, #0

	RCC->RCC_APB2ENR |= (1 << 2);
 8000366:	4b1e      	ldr	r3, [pc, #120]	; (80003e0 <main+0x80>)
 8000368:	699b      	ldr	r3, [r3, #24]
 800036a:	4a1d      	ldr	r2, [pc, #116]	; (80003e0 <main+0x80>)
 800036c:	f043 0304 	orr.w	r3, r3, #4
 8000370:	6193      	str	r3, [r2, #24]
//	Clock_Config();
	GPIOA->CRL |= (1 << 0);
 8000372:	4b1c      	ldr	r3, [pc, #112]	; (80003e4 <main+0x84>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a1b      	ldr	r2, [pc, #108]	; (80003e4 <main+0x84>)
 8000378:	f043 0301 	orr.w	r3, r3, #1
 800037c:	6013      	str	r3, [r2, #0]
	GPIOA->CRL &= ~(1 << 2);
 800037e:	4b19      	ldr	r3, [pc, #100]	; (80003e4 <main+0x84>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4a18      	ldr	r2, [pc, #96]	; (80003e4 <main+0x84>)
 8000384:	f023 0304 	bic.w	r3, r3, #4
 8000388:	6013      	str	r3, [r2, #0]
	// NVIC_SetEnableInterrupt(NVIC_IRQ_SysTick_Handler);
//	SYSTICK_Start(10UL,blinkLed);
	//set as output
	//GPIOA->ODR |= (1 << 0);
	DMA_HandleTypeDef dma;
	dma.dma_TypeDef = DMA1_1;
 800038a:	4b17      	ldr	r3, [pc, #92]	; (80003e8 <main+0x88>)
 800038c:	603b      	str	r3, [r7, #0]
	dma.dma_Direction = DMA_READ_FROM_MEMORY;
 800038e:	2301      	movs	r3, #1
 8000390:	717b      	strb	r3, [r7, #5]
	dma.dma_Mem2Mem = DMA_MEM2MEM_ENABLE;
 8000392:	2300      	movs	r3, #0
 8000394:	723b      	strb	r3, [r7, #8]
	dma.dma_MemIncMode = DMA_MEM_INC_ENABLE;
 8000396:	2300      	movs	r3, #0
 8000398:	727b      	strb	r3, [r7, #9]
	dma.dma_Mode = DMA_NON_CIRCULAR_MODE;
 800039a:	2301      	movs	r3, #1
 800039c:	713b      	strb	r3, [r7, #4]
	DMA_Init(&dma);
 800039e:	463b      	mov	r3, r7
 80003a0:	4618      	mov	r0, r3
 80003a2:	f7ff fee5 	bl	8000170 <DMA_Init>
	DMA_Transfer(&dma, sendArray, receiveArray,2);
 80003a6:	4638      	mov	r0, r7
 80003a8:	2302      	movs	r3, #2
 80003aa:	4a10      	ldr	r2, [pc, #64]	; (80003ec <main+0x8c>)
 80003ac:	4910      	ldr	r1, [pc, #64]	; (80003f0 <main+0x90>)
 80003ae:	f000 f831 	bl	8000414 <DMA_Transfer>
	for (uint32_t i = 0; i < 1000000; i++);
 80003b2:	2300      	movs	r3, #0
 80003b4:	60fb      	str	r3, [r7, #12]
 80003b6:	e002      	b.n	80003be <main+0x5e>
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	3301      	adds	r3, #1
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	4a0c      	ldr	r2, [pc, #48]	; (80003f4 <main+0x94>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d9f8      	bls.n	80003b8 <main+0x58>
	//GPIOA->ODR |= (1 << 0);
	//GPIOA->ODR ^= (1<<0);
	if(sendArray[0] == receiveArray[0])
 80003c6:	4b0a      	ldr	r3, [pc, #40]	; (80003f0 <main+0x90>)
 80003c8:	681a      	ldr	r2, [r3, #0]
 80003ca:	4b08      	ldr	r3, [pc, #32]	; (80003ec <main+0x8c>)
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	429a      	cmp	r2, r3
 80003d0:	d105      	bne.n	80003de <main+0x7e>
	{
		GPIOA->ODR |= (1 << 0);
 80003d2:	4b04      	ldr	r3, [pc, #16]	; (80003e4 <main+0x84>)
 80003d4:	68db      	ldr	r3, [r3, #12]
 80003d6:	4a03      	ldr	r2, [pc, #12]	; (80003e4 <main+0x84>)
 80003d8:	f043 0301 	orr.w	r3, r3, #1
 80003dc:	60d3      	str	r3, [r2, #12]
//	}

		/* Start operation move from array to another array */

		/* Loop forever */
		for (;;);
 80003de:	e7fe      	b.n	80003de <main+0x7e>
 80003e0:	40021000 	.word	0x40021000
 80003e4:	40010800 	.word	0x40010800
 80003e8:	40020000 	.word	0x40020000
 80003ec:	20000024 	.word	0x20000024
 80003f0:	20000000 	.word	0x20000000
 80003f4:	000f423f 	.word	0x000f423f

080003f8 <WWDG_IRQHandler>:
{
	GPIOA->ODR ^= (1<<0);
}

void WWDG_IRQHandler()
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
	GPIOA->ODR |= (1<<0);
 80003fc:	4b04      	ldr	r3, [pc, #16]	; (8000410 <WWDG_IRQHandler+0x18>)
 80003fe:	68db      	ldr	r3, [r3, #12]
 8000400:	4a03      	ldr	r2, [pc, #12]	; (8000410 <WWDG_IRQHandler+0x18>)
 8000402:	f043 0301 	orr.w	r3, r3, #1
 8000406:	60d3      	str	r3, [r2, #12]

}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr
 8000410:	40010800 	.word	0x40010800

08000414 <DMA_Transfer>:

void DMA_Transfer(DMA_HandleTypeDef *hdma, uint32_t *srcData, uint32_t *destData, uint32_t dataLength)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0
 800041a:	60f8      	str	r0, [r7, #12]
 800041c:	60b9      	str	r1, [r7, #8]
 800041e:	607a      	str	r2, [r7, #4]
 8000420:	603b      	str	r3, [r7, #0]
	DMA_SetMemoryAddress(hdma, srcData);
 8000422:	68b9      	ldr	r1, [r7, #8]
 8000424:	68f8      	ldr	r0, [r7, #12]
 8000426:	f7ff ff50 	bl	80002ca <DMA_SetMemoryAddress>
	DMA_SetPeriphAddress(hdma, destData);
 800042a:	6879      	ldr	r1, [r7, #4]
 800042c:	68f8      	ldr	r0, [r7, #12]
 800042e:	f7ff ff32 	bl	8000296 <DMA_SetPeriphAddress>
	DMA_SetDataCounter(hdma, dataLength);
 8000432:	6839      	ldr	r1, [r7, #0]
 8000434:	68f8      	ldr	r0, [r7, #12]
 8000436:	f7ff ff7c 	bl	8000332 <DMA_SetDataCounter>
	DMA_Start(hdma);
 800043a:	68f8      	ldr	r0, [r7, #12]
 800043c:	f7ff ff5f 	bl	80002fe <DMA_Start>
}
 8000440:	bf00      	nop
 8000442:	3710      	adds	r7, #16
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}

08000448 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000448:	480d      	ldr	r0, [pc, #52]	; (8000480 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800044a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800044c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000450:	480c      	ldr	r0, [pc, #48]	; (8000484 <LoopForever+0x6>)
  ldr r1, =_edata
 8000452:	490d      	ldr	r1, [pc, #52]	; (8000488 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000454:	4a0d      	ldr	r2, [pc, #52]	; (800048c <LoopForever+0xe>)
  movs r3, #0
 8000456:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000458:	e002      	b.n	8000460 <LoopCopyDataInit>

0800045a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800045a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800045c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800045e:	3304      	adds	r3, #4

08000460 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000460:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000462:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000464:	d3f9      	bcc.n	800045a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000466:	4a0a      	ldr	r2, [pc, #40]	; (8000490 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000468:	4c0a      	ldr	r4, [pc, #40]	; (8000494 <LoopForever+0x16>)
  movs r3, #0
 800046a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800046c:	e001      	b.n	8000472 <LoopFillZerobss>

0800046e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800046e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000470:	3204      	adds	r2, #4

08000472 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000472:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000474:	d3fb      	bcc.n	800046e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000476:	f000 f811 	bl	800049c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800047a:	f7ff ff71 	bl	8000360 <main>

0800047e <LoopForever>:

LoopForever:
    b LoopForever
 800047e:	e7fe      	b.n	800047e <LoopForever>
  ldr   r0, =_estack
 8000480:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000484:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000488:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 800048c:	08000504 	.word	0x08000504
  ldr r2, =_sbss
 8000490:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000494:	2000002c 	.word	0x2000002c

08000498 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000498:	e7fe      	b.n	8000498 <ADC1_2_IRQHandler>
	...

0800049c <__libc_init_array>:
 800049c:	b570      	push	{r4, r5, r6, lr}
 800049e:	2600      	movs	r6, #0
 80004a0:	4d0c      	ldr	r5, [pc, #48]	; (80004d4 <__libc_init_array+0x38>)
 80004a2:	4c0d      	ldr	r4, [pc, #52]	; (80004d8 <__libc_init_array+0x3c>)
 80004a4:	1b64      	subs	r4, r4, r5
 80004a6:	10a4      	asrs	r4, r4, #2
 80004a8:	42a6      	cmp	r6, r4
 80004aa:	d109      	bne.n	80004c0 <__libc_init_array+0x24>
 80004ac:	f000 f81a 	bl	80004e4 <_init>
 80004b0:	2600      	movs	r6, #0
 80004b2:	4d0a      	ldr	r5, [pc, #40]	; (80004dc <__libc_init_array+0x40>)
 80004b4:	4c0a      	ldr	r4, [pc, #40]	; (80004e0 <__libc_init_array+0x44>)
 80004b6:	1b64      	subs	r4, r4, r5
 80004b8:	10a4      	asrs	r4, r4, #2
 80004ba:	42a6      	cmp	r6, r4
 80004bc:	d105      	bne.n	80004ca <__libc_init_array+0x2e>
 80004be:	bd70      	pop	{r4, r5, r6, pc}
 80004c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004c4:	4798      	blx	r3
 80004c6:	3601      	adds	r6, #1
 80004c8:	e7ee      	b.n	80004a8 <__libc_init_array+0xc>
 80004ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80004ce:	4798      	blx	r3
 80004d0:	3601      	adds	r6, #1
 80004d2:	e7f2      	b.n	80004ba <__libc_init_array+0x1e>
 80004d4:	080004fc 	.word	0x080004fc
 80004d8:	080004fc 	.word	0x080004fc
 80004dc:	080004fc 	.word	0x080004fc
 80004e0:	08000500 	.word	0x08000500

080004e4 <_init>:
 80004e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004e6:	bf00      	nop
 80004e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ea:	bc08      	pop	{r3}
 80004ec:	469e      	mov	lr, r3
 80004ee:	4770      	bx	lr

080004f0 <_fini>:
 80004f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f2:	bf00      	nop
 80004f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004f6:	bc08      	pop	{r3}
 80004f8:	469e      	mov	lr, r3
 80004fa:	4770      	bx	lr
