module registrador (
    input clk,
    input reset,
    input [4:0] rs, rt, rd,  
    input [31:0] write_data,  
    input write_enable,    
    output reg [31:0] read_data1, read_data2 
);
    reg [31:0] registers [31:0];  

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            registers[0] <= 32'b0;  
        end else if (write_enable && rd != 0) begin
            registers[rd] <= write_data;
        end
    end

    always @(*) begin
        // Ler os registradores
        read_data1 = registers[rs];
        read_data2 = registers[rt];
    end
endmodule
gfgfhfhfh