<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hexled_beep_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="hb_test_toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="hb_test_toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="hb_test_toplevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="hb_test_toplevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="hb_test_toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="hb_test_toplevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="hb_test_toplevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="hb_test_toplevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="hb_test_toplevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="hb_test_toplevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="hb_test_toplevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="hb_test_toplevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="hb_test_toplevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="hb_test_toplevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="hb_test_toplevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="hb_test_toplevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="hb_test_toplevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="hb_test_toplevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="hb_test_toplevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="hb_test_toplevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="hb_test_toplevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="hb_test_toplevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="hb_test_toplevel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="hb_test_toplevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="hb_test_toplevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="hb_test_toplevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="hb_test_toplevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="hb_test_toplevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="hb_test_toplevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hb_test_toplevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hb_test_toplevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="hb_test_toplevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="hb_test_toplevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hb_test_toplevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="hb_test_toplevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="hb_test_toplevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="hb_test_toplevel_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="hb_test_toplevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1554981470" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1554981470">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1554981470" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2706431145748661799" xil_pn:start_ts="1554981470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554981470" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6473627598102482960" xil_pn:start_ts="1554981470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554981470" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1554981470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554981470" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7091545783931719575" xil_pn:start_ts="1554981470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554981470" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1554981470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554981470" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2979605363181742822" xil_pn:start_ts="1554981470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554982036" xil_pn:in_ck="2781269024240753407" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8143805194513079319" xil_pn:start_ts="1554982023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="hb_test_toplevel.lso"/>
      <outfile xil_pn:name="hb_test_toplevel.ngc"/>
      <outfile xil_pn:name="hb_test_toplevel.ngr"/>
      <outfile xil_pn:name="hb_test_toplevel.prj"/>
      <outfile xil_pn:name="hb_test_toplevel.stx"/>
      <outfile xil_pn:name="hb_test_toplevel.syr"/>
      <outfile xil_pn:name="hb_test_toplevel.xst"/>
      <outfile xil_pn:name="hb_test_toplevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1554981486" xil_pn:in_ck="-7301531751222518293" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6656560050061790334" xil_pn:start_ts="1554981486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1554982065" xil_pn:in_ck="3284482910365732132" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3886583301368831483" xil_pn:start_ts="1554982057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="hb_test_toplevel.bld"/>
      <outfile xil_pn:name="hb_test_toplevel.ngd"/>
      <outfile xil_pn:name="hb_test_toplevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554982078" xil_pn:in_ck="6465258881555313509" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4756088955047530681" xil_pn:start_ts="1554982065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="hb_test_toplevel.pcf"/>
      <outfile xil_pn:name="hb_test_toplevel_map.map"/>
      <outfile xil_pn:name="hb_test_toplevel_map.mrp"/>
      <outfile xil_pn:name="hb_test_toplevel_map.ncd"/>
      <outfile xil_pn:name="hb_test_toplevel_map.ngm"/>
      <outfile xil_pn:name="hb_test_toplevel_map.xrpt"/>
      <outfile xil_pn:name="hb_test_toplevel_summary.xml"/>
      <outfile xil_pn:name="hb_test_toplevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554982097" xil_pn:in_ck="-3817504175627703362" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1554982078">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="hb_test_toplevel.ncd"/>
      <outfile xil_pn:name="hb_test_toplevel.pad"/>
      <outfile xil_pn:name="hb_test_toplevel.par"/>
      <outfile xil_pn:name="hb_test_toplevel.ptwx"/>
      <outfile xil_pn:name="hb_test_toplevel.unroutes"/>
      <outfile xil_pn:name="hb_test_toplevel.xpi"/>
      <outfile xil_pn:name="hb_test_toplevel_pad.csv"/>
      <outfile xil_pn:name="hb_test_toplevel_pad.txt"/>
      <outfile xil_pn:name="hb_test_toplevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1554982140" xil_pn:in_ck="-3260402387451151754" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1554982124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="hb_test_toplevel.bgn"/>
      <outfile xil_pn:name="hb_test_toplevel.bit"/>
      <outfile xil_pn:name="hb_test_toplevel.drc"/>
      <outfile xil_pn:name="hb_test_toplevel.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1554981718" xil_pn:in_ck="-3260402387451164608" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1554981716">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1554982097" xil_pn:in_ck="-7568799693859292703" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1554982089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="hb_test_toplevel.twr"/>
      <outfile xil_pn:name="hb_test_toplevel.twx"/>
    </transform>
  </transforms>

</generated_project>
