// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "12/02/2024 15:46:17"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PROBLEM_2 (
	id,
	data,
	clk,
	neg1,
	enable,
	neg2,
	opcode,
	R1,
	R2,
	seg1,
	seg2,
	state);
output 	[6:0] id;
input 	data;
input 	clk;
output 	[6:0] neg1;
input 	enable;
output 	[6:0] neg2;
output 	[15:0] opcode;
output 	[3:0] R1;
output 	[3:0] R2;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[3:0] state;

// Design Ports Information
// id[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// neg2[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[15]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[14]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[13]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[12]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[10]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[8]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[7]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[4]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[3]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[1]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// opcode[0]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[3]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[2]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[1]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[0]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg1[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// seg2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enable	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|Selector6~0_combout ;
wire \data~combout ;
wire \inst3|Selector1~0_combout ;
wire \inst3|yfsm.s1~regout ;
wire \inst3|Selector2~0_combout ;
wire \inst3|yfsm.s2~regout ;
wire \inst3|Selector3~0_combout ;
wire \inst3|yfsm.s3~regout ;
wire \inst3|Selector4~0_combout ;
wire \inst3|yfsm.s4~regout ;
wire \inst3|Selector0~0_combout ;
wire \inst3|yfsm.s0~regout ;
wire \inst5|Mux0~3_combout ;
wire \inst3|Selector5~0_combout ;
wire \inst3|yfsm.s5~regout ;
wire \inst3|Selector6~0_combout ;
wire \inst3|yfsm.s6~regout ;
wire \inst3|Selector7~0_combout ;
wire \inst3|yfsm.s7~regout ;
wire \inst5|Mux0~9_combout ;
wire \inst5|Mux1~3_combout ;
wire \inst5|Mux1~6_combout ;
wire \inst5|Mux2~3_combout ;
wire \inst5|Mux2~6_combout ;
wire \inst5|Mux4~0_combout ;
wire \inst5|Mux6~3_combout ;
wire \inst5|Mux6~9_combout ;
wire \clk~combout ;
wire \enable~combout ;
wire \inst|Selector4~0_combout ;
wire \inst3|WideOr2~0_combout ;
wire \inst3|WideOr1~0_combout ;
wire \inst3|WideOr0~0_combout ;
wire \inst|Selector0~0_combout ;
wire \inst4|Mux8~0_combout ;
wire \inst4|Mux9~0_combout ;
wire \inst4|Mux10~0_combout ;
wire \inst4|Mux11~0_combout ;
wire \inst4|Mux12~0_combout ;
wire \inst4|Mux13~0_combout ;
wire \inst4|Mux14~0_combout ;
wire \inst4|Mux15~0_combout ;
wire \inst3|WideOr0~1_combout ;
wire \inst|Selector5~0_combout ;
wire \inst|Selector6~1_combout ;
wire \inst|Selector7~0_combout ;
wire \inst|Selector1~4_combout ;
wire \inst|Selector2~0_combout ;
wire \inst|Selector2~1_combout ;
wire \inst|Selector3~0_combout ;
wire \inst6|Mux0~0_combout ;
wire \inst6|Mux1~0_combout ;
wire \inst6|Mux2~0_combout ;
wire \inst6|Mux3~0_combout ;
wire \inst6|Mux4~0_combout ;
wire \inst6|Mux5~0_combout ;
wire \inst6|Mux6~0_combout ;
wire \inst7|Mux0~0_combout ;
wire \inst7|Mux1~0_combout ;
wire \inst7|Mux2~0_combout ;
wire \inst7|Mux3~0_combout ;
wire \inst7|Mux4~0_combout ;
wire \inst7|Mux5~0_combout ;
wire \inst7|Mux6~0_combout ;
wire [7:0] \inst|Result ;


// Location: LCCOMB_X2_Y12_N0
cycloneii_lcell_comb \inst|Selector6~0 (
// Equation(s):
// \inst|Selector6~0_combout  = (\enable~combout  & (\inst3|WideOr2~0_combout  & ((\inst3|yfsm.s6~regout ) # (\inst3|yfsm.s7~regout ))))

	.dataa(\enable~combout ),
	.datab(\inst3|yfsm.s6~regout ),
	.datac(\inst3|yfsm.s7~regout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~0 .lut_mask = 16'hA800;
defparam \inst|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data));
// synopsys translate_off
defparam \data~I .input_async_reset = "none";
defparam \data~I .input_power_up = "low";
defparam \data~I .input_register_mode = "none";
defparam \data~I .input_sync_reset = "none";
defparam \data~I .oe_async_reset = "none";
defparam \data~I .oe_power_up = "low";
defparam \data~I .oe_register_mode = "none";
defparam \data~I .oe_sync_reset = "none";
defparam \data~I .operation_mode = "input";
defparam \data~I .output_async_reset = "none";
defparam \data~I .output_power_up = "low";
defparam \data~I .output_register_mode = "none";
defparam \data~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N10
cycloneii_lcell_comb \inst3|Selector1~0 (
// Equation(s):
// \inst3|Selector1~0_combout  = (\inst3|yfsm.s0~regout  & (\inst3|yfsm.s1~regout  & !\data~combout )) # (!\inst3|yfsm.s0~regout  & ((\data~combout )))

	.dataa(\inst3|yfsm.s0~regout ),
	.datab(vcc),
	.datac(\inst3|yfsm.s1~regout ),
	.datad(\data~combout ),
	.cin(gnd),
	.combout(\inst3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector1~0 .lut_mask = 16'h55A0;
defparam \inst3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N11
cycloneii_lcell_ff \inst3|yfsm.s1 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s1~regout ));

// Location: LCCOMB_X2_Y12_N24
cycloneii_lcell_comb \inst3|Selector2~0 (
// Equation(s):
// \inst3|Selector2~0_combout  = (\data~combout  & ((\inst3|yfsm.s1~regout ))) # (!\data~combout  & (\inst3|yfsm.s2~regout  & !\inst3|yfsm.s1~regout ))

	.dataa(vcc),
	.datab(\data~combout ),
	.datac(\inst3|yfsm.s2~regout ),
	.datad(\inst3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector2~0 .lut_mask = 16'hCC30;
defparam \inst3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N25
cycloneii_lcell_ff \inst3|yfsm.s2 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s2~regout ));

// Location: LCCOMB_X1_Y12_N0
cycloneii_lcell_comb \inst3|Selector3~0 (
// Equation(s):
// \inst3|Selector3~0_combout  = (\inst3|yfsm.s2~regout  & ((\data~combout ))) # (!\inst3|yfsm.s2~regout  & (\inst3|yfsm.s3~regout  & !\data~combout ))

	.dataa(vcc),
	.datab(\inst3|yfsm.s2~regout ),
	.datac(\inst3|yfsm.s3~regout ),
	.datad(\data~combout ),
	.cin(gnd),
	.combout(\inst3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector3~0 .lut_mask = 16'hCC30;
defparam \inst3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N1
cycloneii_lcell_ff \inst3|yfsm.s3 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s3~regout ));

// Location: LCCOMB_X2_Y12_N26
cycloneii_lcell_comb \inst3|Selector4~0 (
// Equation(s):
// \inst3|Selector4~0_combout  = (\data~combout  & ((\inst3|yfsm.s3~regout ))) # (!\data~combout  & (\inst3|yfsm.s4~regout  & !\inst3|yfsm.s3~regout ))

	.dataa(vcc),
	.datab(\data~combout ),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(\inst3|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector4~0 .lut_mask = 16'hCC30;
defparam \inst3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N27
cycloneii_lcell_ff \inst3|yfsm.s4 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s4~regout ));

// Location: LCCOMB_X2_Y12_N8
cycloneii_lcell_comb \inst3|Selector0~0 (
// Equation(s):
// \inst3|Selector0~0_combout  = (\inst3|yfsm.s7~regout  & (!\data~combout )) # (!\inst3|yfsm.s7~regout  & ((\data~combout ) # (\inst3|yfsm.s0~regout )))

	.dataa(\inst3|yfsm.s7~regout ),
	.datab(\data~combout ),
	.datac(\inst3|yfsm.s0~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector0~0 .lut_mask = 16'h7676;
defparam \inst3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N9
cycloneii_lcell_ff \inst3|yfsm.s0 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s0~regout ));

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \inst5|Mux0~3 (
// Equation(s):
// \inst5|Mux0~3_combout  = (\inst3|yfsm.s4~regout  & !\inst3|yfsm.s0~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(\inst3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst5|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~3 .lut_mask = 16'h00F0;
defparam \inst5|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N22
cycloneii_lcell_comb \inst3|Selector5~0 (
// Equation(s):
// \inst3|Selector5~0_combout  = (\inst3|yfsm.s4~regout  & ((\data~combout ))) # (!\inst3|yfsm.s4~regout  & (\inst3|yfsm.s5~regout  & !\data~combout ))

	.dataa(\inst3|yfsm.s4~regout ),
	.datab(vcc),
	.datac(\inst3|yfsm.s5~regout ),
	.datad(\data~combout ),
	.cin(gnd),
	.combout(\inst3|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector5~0 .lut_mask = 16'hAA50;
defparam \inst3|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N23
cycloneii_lcell_ff \inst3|yfsm.s5 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s5~regout ));

// Location: LCCOMB_X2_Y12_N20
cycloneii_lcell_comb \inst3|Selector6~0 (
// Equation(s):
// \inst3|Selector6~0_combout  = (\inst3|yfsm.s5~regout  & ((\data~combout ))) # (!\inst3|yfsm.s5~regout  & (\inst3|yfsm.s6~regout  & !\data~combout ))

	.dataa(\inst3|yfsm.s5~regout ),
	.datab(vcc),
	.datac(\inst3|yfsm.s6~regout ),
	.datad(\data~combout ),
	.cin(gnd),
	.combout(\inst3|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector6~0 .lut_mask = 16'hAA50;
defparam \inst3|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N21
cycloneii_lcell_ff \inst3|yfsm.s6 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s6~regout ));

// Location: LCCOMB_X1_Y12_N30
cycloneii_lcell_comb \inst3|Selector7~0 (
// Equation(s):
// \inst3|Selector7~0_combout  = (\data~combout  & ((\inst3|yfsm.s6~regout ))) # (!\data~combout  & (\inst3|yfsm.s7~regout  & !\inst3|yfsm.s6~regout ))

	.dataa(vcc),
	.datab(\data~combout ),
	.datac(\inst3|yfsm.s7~regout ),
	.datad(\inst3|yfsm.s6~regout ),
	.cin(gnd),
	.combout(\inst3|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector7~0 .lut_mask = 16'hCC30;
defparam \inst3|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N31
cycloneii_lcell_ff \inst3|yfsm.s7 (
	.clk(\clk~combout ),
	.datain(\inst3|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|yfsm.s7~regout ));

// Location: LCCOMB_X1_Y12_N14
cycloneii_lcell_comb \inst5|Mux0~9 (
// Equation(s):
// \inst5|Mux0~9_combout  = (\inst5|Mux0~3_combout ) # ((\inst3|yfsm.s5~regout ) # ((\inst3|yfsm.s2~regout ) # (\inst3|yfsm.s7~regout )))

	.dataa(\inst5|Mux0~3_combout ),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(\inst3|yfsm.s2~regout ),
	.datad(\inst3|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst5|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux0~9 .lut_mask = 16'hFFFE;
defparam \inst5|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N16
cycloneii_lcell_comb \inst5|Mux1~3 (
// Equation(s):
// \inst5|Mux1~3_combout  = (\inst3|yfsm.s2~regout  & (\inst3|yfsm.s4~regout )) # (!\inst3|yfsm.s2~regout  & ((!\inst3|yfsm.s0~regout )))

	.dataa(\inst3|yfsm.s2~regout ),
	.datab(vcc),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(\inst3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst5|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~3 .lut_mask = 16'hA0F5;
defparam \inst5|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \inst5|Mux1~6 (
// Equation(s):
// \inst5|Mux1~6_combout  = (\inst3|yfsm.s5~regout ) # ((\inst5|Mux1~3_combout ) # (\inst3|yfsm.s7~regout ))

	.dataa(vcc),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(\inst5|Mux1~3_combout ),
	.datad(\inst3|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst5|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux1~6 .lut_mask = 16'hFFFC;
defparam \inst5|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N4
cycloneii_lcell_comb \inst5|Mux2~3 (
// Equation(s):
// \inst5|Mux2~3_combout  = (\inst3|yfsm.s5~regout  & (\inst3|yfsm.s4~regout )) # (!\inst3|yfsm.s5~regout  & ((!\inst3|yfsm.s0~regout )))

	.dataa(vcc),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(\inst3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst5|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~3 .lut_mask = 16'hC0F3;
defparam \inst5|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N2
cycloneii_lcell_comb \inst5|Mux2~6 (
// Equation(s):
// \inst5|Mux2~6_combout  = (\inst3|yfsm.s2~regout ) # ((\inst5|Mux2~3_combout ) # (\inst3|yfsm.s7~regout ))

	.dataa(vcc),
	.datab(\inst3|yfsm.s2~regout ),
	.datac(\inst5|Mux2~3_combout ),
	.datad(\inst3|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst5|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux2~6 .lut_mask = 16'hFFFC;
defparam \inst5|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \inst5|Mux4~0 (
// Equation(s):
// \inst5|Mux4~0_combout  = ((\inst3|yfsm.s4~regout ) # (\inst3|yfsm.s5~regout )) # (!\inst3|yfsm.s2~regout )

	.dataa(\inst3|yfsm.s2~regout ),
	.datab(vcc),
	.datac(\inst3|yfsm.s4~regout ),
	.datad(\inst3|yfsm.s5~regout ),
	.cin(gnd),
	.combout(\inst5|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux4~0 .lut_mask = 16'hFFF5;
defparam \inst5|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb \inst5|Mux6~3 (
// Equation(s):
// \inst5|Mux6~3_combout  = (!\inst3|yfsm.s5~regout  & !\inst3|yfsm.s0~regout )

	.dataa(vcc),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(vcc),
	.datad(\inst3|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst5|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~3 .lut_mask = 16'h0033;
defparam \inst5|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \inst5|Mux6~9 (
// Equation(s):
// \inst5|Mux6~9_combout  = (\inst3|yfsm.s4~regout ) # ((\inst3|yfsm.s2~regout ) # ((\inst5|Mux6~3_combout ) # (\inst3|yfsm.s7~regout )))

	.dataa(\inst3|yfsm.s4~regout ),
	.datab(\inst3|yfsm.s2~regout ),
	.datac(\inst5|Mux6~3_combout ),
	.datad(\inst3|yfsm.s7~regout ),
	.cin(gnd),
	.combout(\inst5|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|Mux6~9 .lut_mask = 16'hFFFE;
defparam \inst5|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enable));
// synopsys translate_off
defparam \enable~I .input_async_reset = "none";
defparam \enable~I .input_power_up = "low";
defparam \enable~I .input_register_mode = "none";
defparam \enable~I .input_sync_reset = "none";
defparam \enable~I .oe_async_reset = "none";
defparam \enable~I .oe_power_up = "low";
defparam \enable~I .oe_register_mode = "none";
defparam \enable~I .oe_sync_reset = "none";
defparam \enable~I .operation_mode = "input";
defparam \enable~I .output_async_reset = "none";
defparam \enable~I .output_power_up = "low";
defparam \enable~I .output_register_mode = "none";
defparam \enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \inst|Selector4~0 (
// Equation(s):
// \inst|Selector4~0_combout  = (\inst3|yfsm.s0~regout  & (!\inst3|yfsm.s1~regout  & (!\inst3|yfsm.s5~regout  & \enable~combout )))

	.dataa(\inst3|yfsm.s0~regout ),
	.datab(\inst3|yfsm.s1~regout ),
	.datac(\inst3|yfsm.s5~regout ),
	.datad(\enable~combout ),
	.cin(gnd),
	.combout(\inst|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector4~0 .lut_mask = 16'h0200;
defparam \inst|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N7
cycloneii_lcell_ff \inst|Result[3] (
	.clk(\clk~combout ),
	.datain(\inst|Selector4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [3]));

// Location: LCCOMB_X2_Y12_N14
cycloneii_lcell_comb \inst3|WideOr2~0 (
// Equation(s):
// \inst3|WideOr2~0_combout  = (\inst3|yfsm.s6~regout ) # (((\inst3|yfsm.s2~regout ) # (\inst3|yfsm.s4~regout )) # (!\inst3|yfsm.s0~regout ))

	.dataa(\inst3|yfsm.s6~regout ),
	.datab(\inst3|yfsm.s0~regout ),
	.datac(\inst3|yfsm.s2~regout ),
	.datad(\inst3|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr2~0 .lut_mask = 16'hFFFB;
defparam \inst3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N4
cycloneii_lcell_comb \inst3|WideOr1~0 (
// Equation(s):
// \inst3|WideOr1~0_combout  = (!\inst3|yfsm.s1~regout  & (!\inst3|yfsm.s5~regout  & (\inst3|yfsm.s0~regout  & !\inst3|yfsm.s4~regout )))

	.dataa(\inst3|yfsm.s1~regout ),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(\inst3|yfsm.s0~regout ),
	.datad(\inst3|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr1~0 .lut_mask = 16'h0010;
defparam \inst3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N30
cycloneii_lcell_comb \inst3|WideOr0~0 (
// Equation(s):
// \inst3|WideOr0~0_combout  = (\inst3|yfsm.s3~regout ) # (((\inst3|yfsm.s2~regout ) # (\inst3|yfsm.s1~regout )) # (!\inst3|yfsm.s0~regout ))

	.dataa(\inst3|yfsm.s3~regout ),
	.datab(\inst3|yfsm.s0~regout ),
	.datac(\inst3|yfsm.s2~regout ),
	.datad(\inst3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr0~0 .lut_mask = 16'hFFFB;
defparam \inst3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N28
cycloneii_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\enable~combout  & (\inst3|WideOr1~0_combout  & ((!\inst3|WideOr0~0_combout ) # (!\inst3|WideOr2~0_combout ))))

	.dataa(\enable~combout ),
	.datab(\inst3|WideOr2~0_combout ),
	.datac(\inst3|WideOr1~0_combout ),
	.datad(\inst3|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'h20A0;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N29
cycloneii_lcell_ff \inst|Result[7] (
	.clk(\clk~combout ),
	.datain(\inst|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [7]));

// Location: LCCOMB_X2_Y12_N16
cycloneii_lcell_comb \inst4|Mux8~0 (
// Equation(s):
// \inst4|Mux8~0_combout  = (\enable~combout  & (!\inst3|WideOr0~0_combout  & (\inst3|WideOr1~0_combout  & !\inst3|WideOr2~0_combout )))

	.dataa(\enable~combout ),
	.datab(\inst3|WideOr0~0_combout ),
	.datac(\inst3|WideOr1~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux8~0 .lut_mask = 16'h0020;
defparam \inst4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N18
cycloneii_lcell_comb \inst4|Mux9~0 (
// Equation(s):
// \inst4|Mux9~0_combout  = (\inst3|WideOr1~0_combout  & (\enable~combout  & (!\inst3|WideOr0~0_combout  & \inst3|WideOr2~0_combout )))

	.dataa(\inst3|WideOr1~0_combout ),
	.datab(\enable~combout ),
	.datac(\inst3|WideOr0~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux9~0 .lut_mask = 16'h0800;
defparam \inst4|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N18
cycloneii_lcell_comb \inst4|Mux10~0 (
// Equation(s):
// \inst4|Mux10~0_combout  = (\enable~combout  & (!\inst3|WideOr0~0_combout  & (!\inst3|WideOr1~0_combout  & !\inst3|WideOr2~0_combout )))

	.dataa(\enable~combout ),
	.datab(\inst3|WideOr0~0_combout ),
	.datac(\inst3|WideOr1~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux10~0 .lut_mask = 16'h0002;
defparam \inst4|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N24
cycloneii_lcell_comb \inst4|Mux11~0 (
// Equation(s):
// \inst4|Mux11~0_combout  = (!\inst3|WideOr1~0_combout  & (\enable~combout  & (!\inst3|WideOr0~0_combout  & \inst3|WideOr2~0_combout )))

	.dataa(\inst3|WideOr1~0_combout ),
	.datab(\enable~combout ),
	.datac(\inst3|WideOr0~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux11~0 .lut_mask = 16'h0400;
defparam \inst4|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N6
cycloneii_lcell_comb \inst4|Mux12~0 (
// Equation(s):
// \inst4|Mux12~0_combout  = (\inst3|WideOr1~0_combout  & (\enable~combout  & (\inst3|WideOr0~0_combout  & !\inst3|WideOr2~0_combout )))

	.dataa(\inst3|WideOr1~0_combout ),
	.datab(\enable~combout ),
	.datac(\inst3|WideOr0~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux12~0 .lut_mask = 16'h0080;
defparam \inst4|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N20
cycloneii_lcell_comb \inst4|Mux13~0 (
// Equation(s):
// \inst4|Mux13~0_combout  = (\inst3|WideOr0~0_combout  & (\enable~combout  & (\inst3|WideOr1~0_combout  & \inst3|WideOr2~0_combout )))

	.dataa(\inst3|WideOr0~0_combout ),
	.datab(\enable~combout ),
	.datac(\inst3|WideOr1~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux13~0 .lut_mask = 16'h8000;
defparam \inst4|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y12_N12
cycloneii_lcell_comb \inst4|Mux14~0 (
// Equation(s):
// \inst4|Mux14~0_combout  = (\enable~combout  & (\inst3|WideOr0~0_combout  & (!\inst3|WideOr1~0_combout  & !\inst3|WideOr2~0_combout )))

	.dataa(\enable~combout ),
	.datab(\inst3|WideOr0~0_combout ),
	.datac(\inst3|WideOr1~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux14~0 .lut_mask = 16'h0008;
defparam \inst4|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N26
cycloneii_lcell_comb \inst4|Mux15~0 (
// Equation(s):
// \inst4|Mux15~0_combout  = (!\inst3|WideOr1~0_combout  & (\enable~combout  & (\inst3|WideOr0~0_combout  & \inst3|WideOr2~0_combout )))

	.dataa(\inst3|WideOr1~0_combout ),
	.datab(\enable~combout ),
	.datac(\inst3|WideOr0~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst4|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|Mux15~0 .lut_mask = 16'h4000;
defparam \inst4|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N18
cycloneii_lcell_comb \inst3|WideOr0~1 (
// Equation(s):
// \inst3|WideOr0~1_combout  = (!\inst3|yfsm.s3~regout  & (!\inst3|yfsm.s1~regout  & !\inst3|yfsm.s2~regout ))

	.dataa(vcc),
	.datab(\inst3|yfsm.s3~regout ),
	.datac(\inst3|yfsm.s1~regout ),
	.datad(\inst3|yfsm.s2~regout ),
	.cin(gnd),
	.combout(\inst3|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideOr0~1 .lut_mask = 16'h0003;
defparam \inst3|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N8
cycloneii_lcell_comb \inst|Selector5~0 (
// Equation(s):
// \inst|Selector5~0_combout  = (\inst3|yfsm.s6~regout ) # ((\inst3|yfsm.s5~regout ) # (!\inst3|WideOr0~1_combout ))

	.dataa(vcc),
	.datab(\inst3|yfsm.s6~regout ),
	.datac(\inst3|yfsm.s5~regout ),
	.datad(\inst3|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector5~0 .lut_mask = 16'hFCFF;
defparam \inst|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N9
cycloneii_lcell_ff \inst|Result[2] (
	.clk(\clk~combout ),
	.datain(\inst|Selector5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [2]));

// Location: LCCOMB_X3_Y12_N16
cycloneii_lcell_comb \inst|Selector6~1 (
// Equation(s):
// \inst|Selector6~1_combout  = (\inst|Selector6~0_combout ) # ((\inst4|Mux13~0_combout ) # (\inst4|Mux14~0_combout ))

	.dataa(\inst|Selector6~0_combout ),
	.datab(vcc),
	.datac(\inst4|Mux13~0_combout ),
	.datad(\inst4|Mux14~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector6~1 .lut_mask = 16'hFFFA;
defparam \inst|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N17
cycloneii_lcell_ff \inst|Result[1] (
	.clk(\clk~combout ),
	.datain(\inst|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [1]));

// Location: LCCOMB_X3_Y12_N0
cycloneii_lcell_comb \inst|Selector7~0 (
// Equation(s):
// \inst|Selector7~0_combout  = (\inst3|WideOr2~0_combout  & ((\inst3|WideOr0~0_combout ))) # (!\inst3|WideOr2~0_combout  & (\inst3|WideOr1~0_combout ))

	.dataa(vcc),
	.datab(\inst3|WideOr1~0_combout ),
	.datac(\inst3|WideOr0~0_combout ),
	.datad(\inst3|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector7~0 .lut_mask = 16'hF0CC;
defparam \inst|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y12_N1
cycloneii_lcell_ff \inst|Result[0] (
	.clk(\clk~combout ),
	.datain(\inst|Selector7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [0]));

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \inst|Selector1~4 (
// Equation(s):
// \inst|Selector1~4_combout  = (\inst3|yfsm.s4~regout ) # ((\inst3|yfsm.s5~regout ) # (!\inst3|WideOr0~1_combout ))

	.dataa(\inst3|yfsm.s4~regout ),
	.datab(vcc),
	.datac(\inst3|yfsm.s5~regout ),
	.datad(\inst3|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\inst|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~4 .lut_mask = 16'hFAFF;
defparam \inst|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N27
cycloneii_lcell_ff \inst|Result[6] (
	.clk(\clk~combout ),
	.datain(\inst|Selector1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [6]));

// Location: LCCOMB_X2_Y12_N6
cycloneii_lcell_comb \inst|Selector2~0 (
// Equation(s):
// \inst|Selector2~0_combout  = (\inst3|yfsm.s3~regout ) # ((\inst3|yfsm.s5~regout ) # ((\inst3|yfsm.s1~regout ) # (!\inst3|yfsm.s0~regout )))

	.dataa(\inst3|yfsm.s3~regout ),
	.datab(\inst3|yfsm.s5~regout ),
	.datac(\inst3|yfsm.s0~regout ),
	.datad(\inst3|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~0 .lut_mask = 16'hFFEF;
defparam \inst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \inst|Selector2~1 (
// Equation(s):
// \inst|Selector2~1_combout  = (\inst3|yfsm.s6~regout ) # (\inst|Selector2~0_combout )

	.dataa(vcc),
	.datab(\inst3|yfsm.s6~regout ),
	.datac(vcc),
	.datad(\inst|Selector2~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector2~1 .lut_mask = 16'hFFCC;
defparam \inst|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N13
cycloneii_lcell_ff \inst|Result[5] (
	.clk(\clk~combout ),
	.datain(\inst|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\enable~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [5]));

// Location: LCCOMB_X2_Y12_N2
cycloneii_lcell_comb \inst|Selector3~0 (
// Equation(s):
// \inst|Selector3~0_combout  = (\enable~combout  & (\inst3|WideOr0~0_combout  & (\inst3|WideOr2~0_combout  $ (!\inst3|WideOr1~0_combout ))))

	.dataa(\enable~combout ),
	.datab(\inst3|WideOr2~0_combout ),
	.datac(\inst3|WideOr1~0_combout ),
	.datad(\inst3|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector3~0 .lut_mask = 16'h8200;
defparam \inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y12_N3
cycloneii_lcell_ff \inst|Result[4] (
	.clk(\clk~combout ),
	.datain(\inst|Selector3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|Result [4]));

// Location: LCCOMB_X3_Y12_N10
cycloneii_lcell_comb \inst6|Mux0~0 (
// Equation(s):
// \inst6|Mux0~0_combout  = (\inst|Result [1] & (\inst|Result [0] & \inst|Result [2])) # (!\inst|Result [1] & ((!\inst|Result [2])))

	.dataa(vcc),
	.datab(\inst|Result [0]),
	.datac(\inst|Result [1]),
	.datad(\inst|Result [2]),
	.cin(gnd),
	.combout(\inst6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux0~0 .lut_mask = 16'hC00F;
defparam \inst6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N12
cycloneii_lcell_comb \inst6|Mux1~0 (
// Equation(s):
// \inst6|Mux1~0_combout  = (\inst|Result [0] & ((\inst|Result [1]) # (!\inst|Result [2]))) # (!\inst|Result [0] & (\inst|Result [1] & !\inst|Result [2]))

	.dataa(vcc),
	.datab(\inst|Result [0]),
	.datac(\inst|Result [1]),
	.datad(\inst|Result [2]),
	.cin(gnd),
	.combout(\inst6|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux1~0 .lut_mask = 16'hC0FC;
defparam \inst6|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N14
cycloneii_lcell_comb \inst6|Mux2~0 (
// Equation(s):
// \inst6|Mux2~0_combout  = (\inst|Result [0]) # ((!\inst|Result [1] & \inst|Result [2]))

	.dataa(vcc),
	.datab(\inst|Result [0]),
	.datac(\inst|Result [1]),
	.datad(\inst|Result [2]),
	.cin(gnd),
	.combout(\inst6|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux2~0 .lut_mask = 16'hCFCC;
defparam \inst6|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N28
cycloneii_lcell_comb \inst6|Mux3~0 (
// Equation(s):
// \inst6|Mux3~0_combout  = (\inst|Result [0] & (\inst|Result [1] $ (!\inst|Result [2]))) # (!\inst|Result [0] & (!\inst|Result [1] & \inst|Result [2]))

	.dataa(vcc),
	.datab(\inst|Result [0]),
	.datac(\inst|Result [1]),
	.datad(\inst|Result [2]),
	.cin(gnd),
	.combout(\inst6|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux3~0 .lut_mask = 16'hC30C;
defparam \inst6|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N22
cycloneii_lcell_comb \inst6|Mux4~0 (
// Equation(s):
// \inst6|Mux4~0_combout  = (!\inst|Result [0] & (\inst|Result [1] & !\inst|Result [2]))

	.dataa(vcc),
	.datab(\inst|Result [0]),
	.datac(\inst|Result [1]),
	.datad(\inst|Result [2]),
	.cin(gnd),
	.combout(\inst6|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux4~0 .lut_mask = 16'h0030;
defparam \inst6|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N4
cycloneii_lcell_comb \inst6|Mux5~0 (
// Equation(s):
// \inst6|Mux5~0_combout  = (\inst|Result [0] $ (!\inst|Result [1])) # (!\inst|Result [2])

	.dataa(vcc),
	.datab(\inst|Result [0]),
	.datac(\inst|Result [1]),
	.datad(\inst|Result [2]),
	.cin(gnd),
	.combout(\inst6|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux5~0 .lut_mask = 16'hC3FF;
defparam \inst6|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y12_N30
cycloneii_lcell_comb \inst6|Mux6~0 (
// Equation(s):
// \inst6|Mux6~0_combout  = (!\inst|Result [1] & (\inst|Result [0] $ (\inst|Result [2])))

	.dataa(vcc),
	.datab(\inst|Result [0]),
	.datac(\inst|Result [1]),
	.datad(\inst|Result [2]),
	.cin(gnd),
	.combout(\inst6|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|Mux6~0 .lut_mask = 16'h030C;
defparam \inst6|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \inst7|Mux0~0 (
// Equation(s):
// \inst7|Mux0~0_combout  = (\inst|Result [6] & (\inst|Result [4] & \inst|Result [5])) # (!\inst|Result [6] & ((!\inst|Result [5])))

	.dataa(\inst|Result [4]),
	.datab(vcc),
	.datac(\inst|Result [6]),
	.datad(\inst|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux0~0 .lut_mask = 16'hA00F;
defparam \inst7|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N30
cycloneii_lcell_comb \inst7|Mux1~0 (
// Equation(s):
// \inst7|Mux1~0_combout  = (\inst|Result [4] & ((\inst|Result [5]) # (!\inst|Result [6]))) # (!\inst|Result [4] & (!\inst|Result [6] & \inst|Result [5]))

	.dataa(\inst|Result [4]),
	.datab(vcc),
	.datac(\inst|Result [6]),
	.datad(\inst|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux1~0 .lut_mask = 16'hAF0A;
defparam \inst7|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N12
cycloneii_lcell_comb \inst7|Mux2~0 (
// Equation(s):
// \inst7|Mux2~0_combout  = (\inst|Result [4]) # ((\inst|Result [6] & !\inst|Result [5]))

	.dataa(\inst|Result [4]),
	.datab(vcc),
	.datac(\inst|Result [6]),
	.datad(\inst|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux2~0 .lut_mask = 16'hAAFA;
defparam \inst7|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N18
cycloneii_lcell_comb \inst7|Mux3~0 (
// Equation(s):
// \inst7|Mux3~0_combout  = (\inst|Result [4] & (\inst|Result [6] $ (!\inst|Result [5]))) # (!\inst|Result [4] & (\inst|Result [6] & !\inst|Result [5]))

	.dataa(\inst|Result [4]),
	.datab(vcc),
	.datac(\inst|Result [6]),
	.datad(\inst|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux3~0 .lut_mask = 16'hA05A;
defparam \inst7|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N16
cycloneii_lcell_comb \inst7|Mux4~0 (
// Equation(s):
// \inst7|Mux4~0_combout  = (!\inst|Result [4] & (!\inst|Result [6] & \inst|Result [5]))

	.dataa(\inst|Result [4]),
	.datab(vcc),
	.datac(\inst|Result [6]),
	.datad(\inst|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux4~0 .lut_mask = 16'h0500;
defparam \inst7|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N10
cycloneii_lcell_comb \inst7|Mux5~0 (
// Equation(s):
// \inst7|Mux5~0_combout  = (\inst|Result [4] $ (!\inst|Result [5])) # (!\inst|Result [6])

	.dataa(\inst|Result [4]),
	.datab(vcc),
	.datac(\inst|Result [6]),
	.datad(\inst|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux5~0 .lut_mask = 16'hAF5F;
defparam \inst7|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N8
cycloneii_lcell_comb \inst7|Mux6~0 (
// Equation(s):
// \inst7|Mux6~0_combout  = (!\inst|Result [5] & (\inst|Result [4] $ (\inst|Result [6])))

	.dataa(\inst|Result [4]),
	.datab(vcc),
	.datac(\inst|Result [6]),
	.datad(\inst|Result [5]),
	.cin(gnd),
	.combout(\inst7|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst7|Mux6~0 .lut_mask = 16'h005A;
defparam \inst7|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[6]~I (
	.datain(!\inst5|Mux0~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[6]));
// synopsys translate_off
defparam \id[6]~I .input_async_reset = "none";
defparam \id[6]~I .input_power_up = "low";
defparam \id[6]~I .input_register_mode = "none";
defparam \id[6]~I .input_sync_reset = "none";
defparam \id[6]~I .oe_async_reset = "none";
defparam \id[6]~I .oe_power_up = "low";
defparam \id[6]~I .oe_register_mode = "none";
defparam \id[6]~I .oe_sync_reset = "none";
defparam \id[6]~I .operation_mode = "output";
defparam \id[6]~I .output_async_reset = "none";
defparam \id[6]~I .output_power_up = "low";
defparam \id[6]~I .output_register_mode = "none";
defparam \id[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[5]~I (
	.datain(!\inst5|Mux1~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[5]));
// synopsys translate_off
defparam \id[5]~I .input_async_reset = "none";
defparam \id[5]~I .input_power_up = "low";
defparam \id[5]~I .input_register_mode = "none";
defparam \id[5]~I .input_sync_reset = "none";
defparam \id[5]~I .oe_async_reset = "none";
defparam \id[5]~I .oe_power_up = "low";
defparam \id[5]~I .oe_register_mode = "none";
defparam \id[5]~I .oe_sync_reset = "none";
defparam \id[5]~I .operation_mode = "output";
defparam \id[5]~I .output_async_reset = "none";
defparam \id[5]~I .output_power_up = "low";
defparam \id[5]~I .output_register_mode = "none";
defparam \id[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[4]~I (
	.datain(!\inst5|Mux2~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[4]));
// synopsys translate_off
defparam \id[4]~I .input_async_reset = "none";
defparam \id[4]~I .input_power_up = "low";
defparam \id[4]~I .input_register_mode = "none";
defparam \id[4]~I .input_sync_reset = "none";
defparam \id[4]~I .oe_async_reset = "none";
defparam \id[4]~I .oe_power_up = "low";
defparam \id[4]~I .oe_register_mode = "none";
defparam \id[4]~I .oe_sync_reset = "none";
defparam \id[4]~I .operation_mode = "output";
defparam \id[4]~I .output_async_reset = "none";
defparam \id[4]~I .output_power_up = "low";
defparam \id[4]~I .output_register_mode = "none";
defparam \id[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[3]~I (
	.datain(!\inst5|Mux2~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[3]));
// synopsys translate_off
defparam \id[3]~I .input_async_reset = "none";
defparam \id[3]~I .input_power_up = "low";
defparam \id[3]~I .input_register_mode = "none";
defparam \id[3]~I .input_sync_reset = "none";
defparam \id[3]~I .oe_async_reset = "none";
defparam \id[3]~I .oe_power_up = "low";
defparam \id[3]~I .oe_register_mode = "none";
defparam \id[3]~I .oe_sync_reset = "none";
defparam \id[3]~I .operation_mode = "output";
defparam \id[3]~I .output_async_reset = "none";
defparam \id[3]~I .output_power_up = "low";
defparam \id[3]~I .output_register_mode = "none";
defparam \id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[2]~I (
	.datain(!\inst5|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[2]));
// synopsys translate_off
defparam \id[2]~I .input_async_reset = "none";
defparam \id[2]~I .input_power_up = "low";
defparam \id[2]~I .input_register_mode = "none";
defparam \id[2]~I .input_sync_reset = "none";
defparam \id[2]~I .oe_async_reset = "none";
defparam \id[2]~I .oe_power_up = "low";
defparam \id[2]~I .oe_register_mode = "none";
defparam \id[2]~I .oe_sync_reset = "none";
defparam \id[2]~I .operation_mode = "output";
defparam \id[2]~I .output_async_reset = "none";
defparam \id[2]~I .output_power_up = "low";
defparam \id[2]~I .output_register_mode = "none";
defparam \id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[1]));
// synopsys translate_off
defparam \id[1]~I .input_async_reset = "none";
defparam \id[1]~I .input_power_up = "low";
defparam \id[1]~I .input_register_mode = "none";
defparam \id[1]~I .input_sync_reset = "none";
defparam \id[1]~I .oe_async_reset = "none";
defparam \id[1]~I .oe_power_up = "low";
defparam \id[1]~I .oe_register_mode = "none";
defparam \id[1]~I .oe_sync_reset = "none";
defparam \id[1]~I .operation_mode = "output";
defparam \id[1]~I .output_async_reset = "none";
defparam \id[1]~I .output_power_up = "low";
defparam \id[1]~I .output_register_mode = "none";
defparam \id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[0]~I (
	.datain(!\inst5|Mux6~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[0]));
// synopsys translate_off
defparam \id[0]~I .input_async_reset = "none";
defparam \id[0]~I .input_power_up = "low";
defparam \id[0]~I .input_register_mode = "none";
defparam \id[0]~I .input_sync_reset = "none";
defparam \id[0]~I .oe_async_reset = "none";
defparam \id[0]~I .oe_power_up = "low";
defparam \id[0]~I .oe_register_mode = "none";
defparam \id[0]~I .oe_sync_reset = "none";
defparam \id[0]~I .operation_mode = "output";
defparam \id[0]~I .output_async_reset = "none";
defparam \id[0]~I .output_power_up = "low";
defparam \id[0]~I .output_register_mode = "none";
defparam \id[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1[6]~I (
	.datain(!\inst|Result [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1[6]));
// synopsys translate_off
defparam \neg1[6]~I .input_async_reset = "none";
defparam \neg1[6]~I .input_power_up = "low";
defparam \neg1[6]~I .input_register_mode = "none";
defparam \neg1[6]~I .input_sync_reset = "none";
defparam \neg1[6]~I .oe_async_reset = "none";
defparam \neg1[6]~I .oe_power_up = "low";
defparam \neg1[6]~I .oe_register_mode = "none";
defparam \neg1[6]~I .oe_sync_reset = "none";
defparam \neg1[6]~I .operation_mode = "output";
defparam \neg1[6]~I .output_async_reset = "none";
defparam \neg1[6]~I .output_power_up = "low";
defparam \neg1[6]~I .output_register_mode = "none";
defparam \neg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1[5]));
// synopsys translate_off
defparam \neg1[5]~I .input_async_reset = "none";
defparam \neg1[5]~I .input_power_up = "low";
defparam \neg1[5]~I .input_register_mode = "none";
defparam \neg1[5]~I .input_sync_reset = "none";
defparam \neg1[5]~I .oe_async_reset = "none";
defparam \neg1[5]~I .oe_power_up = "low";
defparam \neg1[5]~I .oe_register_mode = "none";
defparam \neg1[5]~I .oe_sync_reset = "none";
defparam \neg1[5]~I .operation_mode = "output";
defparam \neg1[5]~I .output_async_reset = "none";
defparam \neg1[5]~I .output_power_up = "low";
defparam \neg1[5]~I .output_register_mode = "none";
defparam \neg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1[4]));
// synopsys translate_off
defparam \neg1[4]~I .input_async_reset = "none";
defparam \neg1[4]~I .input_power_up = "low";
defparam \neg1[4]~I .input_register_mode = "none";
defparam \neg1[4]~I .input_sync_reset = "none";
defparam \neg1[4]~I .oe_async_reset = "none";
defparam \neg1[4]~I .oe_power_up = "low";
defparam \neg1[4]~I .oe_register_mode = "none";
defparam \neg1[4]~I .oe_sync_reset = "none";
defparam \neg1[4]~I .operation_mode = "output";
defparam \neg1[4]~I .output_async_reset = "none";
defparam \neg1[4]~I .output_power_up = "low";
defparam \neg1[4]~I .output_register_mode = "none";
defparam \neg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1[3]));
// synopsys translate_off
defparam \neg1[3]~I .input_async_reset = "none";
defparam \neg1[3]~I .input_power_up = "low";
defparam \neg1[3]~I .input_register_mode = "none";
defparam \neg1[3]~I .input_sync_reset = "none";
defparam \neg1[3]~I .oe_async_reset = "none";
defparam \neg1[3]~I .oe_power_up = "low";
defparam \neg1[3]~I .oe_register_mode = "none";
defparam \neg1[3]~I .oe_sync_reset = "none";
defparam \neg1[3]~I .operation_mode = "output";
defparam \neg1[3]~I .output_async_reset = "none";
defparam \neg1[3]~I .output_power_up = "low";
defparam \neg1[3]~I .output_register_mode = "none";
defparam \neg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1[2]));
// synopsys translate_off
defparam \neg1[2]~I .input_async_reset = "none";
defparam \neg1[2]~I .input_power_up = "low";
defparam \neg1[2]~I .input_register_mode = "none";
defparam \neg1[2]~I .input_sync_reset = "none";
defparam \neg1[2]~I .oe_async_reset = "none";
defparam \neg1[2]~I .oe_power_up = "low";
defparam \neg1[2]~I .oe_register_mode = "none";
defparam \neg1[2]~I .oe_sync_reset = "none";
defparam \neg1[2]~I .operation_mode = "output";
defparam \neg1[2]~I .output_async_reset = "none";
defparam \neg1[2]~I .output_power_up = "low";
defparam \neg1[2]~I .output_register_mode = "none";
defparam \neg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1[1]));
// synopsys translate_off
defparam \neg1[1]~I .input_async_reset = "none";
defparam \neg1[1]~I .input_power_up = "low";
defparam \neg1[1]~I .input_register_mode = "none";
defparam \neg1[1]~I .input_sync_reset = "none";
defparam \neg1[1]~I .oe_async_reset = "none";
defparam \neg1[1]~I .oe_power_up = "low";
defparam \neg1[1]~I .oe_register_mode = "none";
defparam \neg1[1]~I .oe_sync_reset = "none";
defparam \neg1[1]~I .operation_mode = "output";
defparam \neg1[1]~I .output_async_reset = "none";
defparam \neg1[1]~I .output_power_up = "low";
defparam \neg1[1]~I .output_register_mode = "none";
defparam \neg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg1[0]));
// synopsys translate_off
defparam \neg1[0]~I .input_async_reset = "none";
defparam \neg1[0]~I .input_power_up = "low";
defparam \neg1[0]~I .input_register_mode = "none";
defparam \neg1[0]~I .input_sync_reset = "none";
defparam \neg1[0]~I .oe_async_reset = "none";
defparam \neg1[0]~I .oe_power_up = "low";
defparam \neg1[0]~I .oe_register_mode = "none";
defparam \neg1[0]~I .oe_sync_reset = "none";
defparam \neg1[0]~I .operation_mode = "output";
defparam \neg1[0]~I .output_async_reset = "none";
defparam \neg1[0]~I .output_power_up = "low";
defparam \neg1[0]~I .output_register_mode = "none";
defparam \neg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2[6]~I (
	.datain(!\inst|Result [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2[6]));
// synopsys translate_off
defparam \neg2[6]~I .input_async_reset = "none";
defparam \neg2[6]~I .input_power_up = "low";
defparam \neg2[6]~I .input_register_mode = "none";
defparam \neg2[6]~I .input_sync_reset = "none";
defparam \neg2[6]~I .oe_async_reset = "none";
defparam \neg2[6]~I .oe_power_up = "low";
defparam \neg2[6]~I .oe_register_mode = "none";
defparam \neg2[6]~I .oe_sync_reset = "none";
defparam \neg2[6]~I .operation_mode = "output";
defparam \neg2[6]~I .output_async_reset = "none";
defparam \neg2[6]~I .output_power_up = "low";
defparam \neg2[6]~I .output_register_mode = "none";
defparam \neg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2[5]));
// synopsys translate_off
defparam \neg2[5]~I .input_async_reset = "none";
defparam \neg2[5]~I .input_power_up = "low";
defparam \neg2[5]~I .input_register_mode = "none";
defparam \neg2[5]~I .input_sync_reset = "none";
defparam \neg2[5]~I .oe_async_reset = "none";
defparam \neg2[5]~I .oe_power_up = "low";
defparam \neg2[5]~I .oe_register_mode = "none";
defparam \neg2[5]~I .oe_sync_reset = "none";
defparam \neg2[5]~I .operation_mode = "output";
defparam \neg2[5]~I .output_async_reset = "none";
defparam \neg2[5]~I .output_power_up = "low";
defparam \neg2[5]~I .output_register_mode = "none";
defparam \neg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2[4]));
// synopsys translate_off
defparam \neg2[4]~I .input_async_reset = "none";
defparam \neg2[4]~I .input_power_up = "low";
defparam \neg2[4]~I .input_register_mode = "none";
defparam \neg2[4]~I .input_sync_reset = "none";
defparam \neg2[4]~I .oe_async_reset = "none";
defparam \neg2[4]~I .oe_power_up = "low";
defparam \neg2[4]~I .oe_register_mode = "none";
defparam \neg2[4]~I .oe_sync_reset = "none";
defparam \neg2[4]~I .operation_mode = "output";
defparam \neg2[4]~I .output_async_reset = "none";
defparam \neg2[4]~I .output_power_up = "low";
defparam \neg2[4]~I .output_register_mode = "none";
defparam \neg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2[3]));
// synopsys translate_off
defparam \neg2[3]~I .input_async_reset = "none";
defparam \neg2[3]~I .input_power_up = "low";
defparam \neg2[3]~I .input_register_mode = "none";
defparam \neg2[3]~I .input_sync_reset = "none";
defparam \neg2[3]~I .oe_async_reset = "none";
defparam \neg2[3]~I .oe_power_up = "low";
defparam \neg2[3]~I .oe_register_mode = "none";
defparam \neg2[3]~I .oe_sync_reset = "none";
defparam \neg2[3]~I .operation_mode = "output";
defparam \neg2[3]~I .output_async_reset = "none";
defparam \neg2[3]~I .output_power_up = "low";
defparam \neg2[3]~I .output_register_mode = "none";
defparam \neg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2[2]));
// synopsys translate_off
defparam \neg2[2]~I .input_async_reset = "none";
defparam \neg2[2]~I .input_power_up = "low";
defparam \neg2[2]~I .input_register_mode = "none";
defparam \neg2[2]~I .input_sync_reset = "none";
defparam \neg2[2]~I .oe_async_reset = "none";
defparam \neg2[2]~I .oe_power_up = "low";
defparam \neg2[2]~I .oe_register_mode = "none";
defparam \neg2[2]~I .oe_sync_reset = "none";
defparam \neg2[2]~I .operation_mode = "output";
defparam \neg2[2]~I .output_async_reset = "none";
defparam \neg2[2]~I .output_power_up = "low";
defparam \neg2[2]~I .output_register_mode = "none";
defparam \neg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2[1]));
// synopsys translate_off
defparam \neg2[1]~I .input_async_reset = "none";
defparam \neg2[1]~I .input_power_up = "low";
defparam \neg2[1]~I .input_register_mode = "none";
defparam \neg2[1]~I .input_sync_reset = "none";
defparam \neg2[1]~I .oe_async_reset = "none";
defparam \neg2[1]~I .oe_power_up = "low";
defparam \neg2[1]~I .oe_register_mode = "none";
defparam \neg2[1]~I .oe_sync_reset = "none";
defparam \neg2[1]~I .operation_mode = "output";
defparam \neg2[1]~I .output_async_reset = "none";
defparam \neg2[1]~I .output_power_up = "low";
defparam \neg2[1]~I .output_register_mode = "none";
defparam \neg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \neg2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(neg2[0]));
// synopsys translate_off
defparam \neg2[0]~I .input_async_reset = "none";
defparam \neg2[0]~I .input_power_up = "low";
defparam \neg2[0]~I .input_register_mode = "none";
defparam \neg2[0]~I .input_sync_reset = "none";
defparam \neg2[0]~I .oe_async_reset = "none";
defparam \neg2[0]~I .oe_power_up = "low";
defparam \neg2[0]~I .oe_register_mode = "none";
defparam \neg2[0]~I .oe_sync_reset = "none";
defparam \neg2[0]~I .operation_mode = "output";
defparam \neg2[0]~I .output_async_reset = "none";
defparam \neg2[0]~I .output_power_up = "low";
defparam \neg2[0]~I .output_register_mode = "none";
defparam \neg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[15]));
// synopsys translate_off
defparam \opcode[15]~I .input_async_reset = "none";
defparam \opcode[15]~I .input_power_up = "low";
defparam \opcode[15]~I .input_register_mode = "none";
defparam \opcode[15]~I .input_sync_reset = "none";
defparam \opcode[15]~I .oe_async_reset = "none";
defparam \opcode[15]~I .oe_power_up = "low";
defparam \opcode[15]~I .oe_register_mode = "none";
defparam \opcode[15]~I .oe_sync_reset = "none";
defparam \opcode[15]~I .operation_mode = "output";
defparam \opcode[15]~I .output_async_reset = "none";
defparam \opcode[15]~I .output_power_up = "low";
defparam \opcode[15]~I .output_register_mode = "none";
defparam \opcode[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[14]));
// synopsys translate_off
defparam \opcode[14]~I .input_async_reset = "none";
defparam \opcode[14]~I .input_power_up = "low";
defparam \opcode[14]~I .input_register_mode = "none";
defparam \opcode[14]~I .input_sync_reset = "none";
defparam \opcode[14]~I .oe_async_reset = "none";
defparam \opcode[14]~I .oe_power_up = "low";
defparam \opcode[14]~I .oe_register_mode = "none";
defparam \opcode[14]~I .oe_sync_reset = "none";
defparam \opcode[14]~I .operation_mode = "output";
defparam \opcode[14]~I .output_async_reset = "none";
defparam \opcode[14]~I .output_power_up = "low";
defparam \opcode[14]~I .output_register_mode = "none";
defparam \opcode[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[13]));
// synopsys translate_off
defparam \opcode[13]~I .input_async_reset = "none";
defparam \opcode[13]~I .input_power_up = "low";
defparam \opcode[13]~I .input_register_mode = "none";
defparam \opcode[13]~I .input_sync_reset = "none";
defparam \opcode[13]~I .oe_async_reset = "none";
defparam \opcode[13]~I .oe_power_up = "low";
defparam \opcode[13]~I .oe_register_mode = "none";
defparam \opcode[13]~I .oe_sync_reset = "none";
defparam \opcode[13]~I .operation_mode = "output";
defparam \opcode[13]~I .output_async_reset = "none";
defparam \opcode[13]~I .output_power_up = "low";
defparam \opcode[13]~I .output_register_mode = "none";
defparam \opcode[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[12]));
// synopsys translate_off
defparam \opcode[12]~I .input_async_reset = "none";
defparam \opcode[12]~I .input_power_up = "low";
defparam \opcode[12]~I .input_register_mode = "none";
defparam \opcode[12]~I .input_sync_reset = "none";
defparam \opcode[12]~I .oe_async_reset = "none";
defparam \opcode[12]~I .oe_power_up = "low";
defparam \opcode[12]~I .oe_register_mode = "none";
defparam \opcode[12]~I .oe_sync_reset = "none";
defparam \opcode[12]~I .operation_mode = "output";
defparam \opcode[12]~I .output_async_reset = "none";
defparam \opcode[12]~I .output_power_up = "low";
defparam \opcode[12]~I .output_register_mode = "none";
defparam \opcode[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[11]));
// synopsys translate_off
defparam \opcode[11]~I .input_async_reset = "none";
defparam \opcode[11]~I .input_power_up = "low";
defparam \opcode[11]~I .input_register_mode = "none";
defparam \opcode[11]~I .input_sync_reset = "none";
defparam \opcode[11]~I .oe_async_reset = "none";
defparam \opcode[11]~I .oe_power_up = "low";
defparam \opcode[11]~I .oe_register_mode = "none";
defparam \opcode[11]~I .oe_sync_reset = "none";
defparam \opcode[11]~I .operation_mode = "output";
defparam \opcode[11]~I .output_async_reset = "none";
defparam \opcode[11]~I .output_power_up = "low";
defparam \opcode[11]~I .output_register_mode = "none";
defparam \opcode[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[10]));
// synopsys translate_off
defparam \opcode[10]~I .input_async_reset = "none";
defparam \opcode[10]~I .input_power_up = "low";
defparam \opcode[10]~I .input_register_mode = "none";
defparam \opcode[10]~I .input_sync_reset = "none";
defparam \opcode[10]~I .oe_async_reset = "none";
defparam \opcode[10]~I .oe_power_up = "low";
defparam \opcode[10]~I .oe_register_mode = "none";
defparam \opcode[10]~I .oe_sync_reset = "none";
defparam \opcode[10]~I .operation_mode = "output";
defparam \opcode[10]~I .output_async_reset = "none";
defparam \opcode[10]~I .output_power_up = "low";
defparam \opcode[10]~I .output_register_mode = "none";
defparam \opcode[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[9]));
// synopsys translate_off
defparam \opcode[9]~I .input_async_reset = "none";
defparam \opcode[9]~I .input_power_up = "low";
defparam \opcode[9]~I .input_register_mode = "none";
defparam \opcode[9]~I .input_sync_reset = "none";
defparam \opcode[9]~I .oe_async_reset = "none";
defparam \opcode[9]~I .oe_power_up = "low";
defparam \opcode[9]~I .oe_register_mode = "none";
defparam \opcode[9]~I .oe_sync_reset = "none";
defparam \opcode[9]~I .operation_mode = "output";
defparam \opcode[9]~I .output_async_reset = "none";
defparam \opcode[9]~I .output_power_up = "low";
defparam \opcode[9]~I .output_register_mode = "none";
defparam \opcode[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[8]));
// synopsys translate_off
defparam \opcode[8]~I .input_async_reset = "none";
defparam \opcode[8]~I .input_power_up = "low";
defparam \opcode[8]~I .input_register_mode = "none";
defparam \opcode[8]~I .input_sync_reset = "none";
defparam \opcode[8]~I .oe_async_reset = "none";
defparam \opcode[8]~I .oe_power_up = "low";
defparam \opcode[8]~I .oe_register_mode = "none";
defparam \opcode[8]~I .oe_sync_reset = "none";
defparam \opcode[8]~I .operation_mode = "output";
defparam \opcode[8]~I .output_async_reset = "none";
defparam \opcode[8]~I .output_power_up = "low";
defparam \opcode[8]~I .output_register_mode = "none";
defparam \opcode[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[7]~I (
	.datain(\inst4|Mux8~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[7]));
// synopsys translate_off
defparam \opcode[7]~I .input_async_reset = "none";
defparam \opcode[7]~I .input_power_up = "low";
defparam \opcode[7]~I .input_register_mode = "none";
defparam \opcode[7]~I .input_sync_reset = "none";
defparam \opcode[7]~I .oe_async_reset = "none";
defparam \opcode[7]~I .oe_power_up = "low";
defparam \opcode[7]~I .oe_register_mode = "none";
defparam \opcode[7]~I .oe_sync_reset = "none";
defparam \opcode[7]~I .operation_mode = "output";
defparam \opcode[7]~I .output_async_reset = "none";
defparam \opcode[7]~I .output_power_up = "low";
defparam \opcode[7]~I .output_register_mode = "none";
defparam \opcode[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[6]~I (
	.datain(\inst4|Mux9~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[6]));
// synopsys translate_off
defparam \opcode[6]~I .input_async_reset = "none";
defparam \opcode[6]~I .input_power_up = "low";
defparam \opcode[6]~I .input_register_mode = "none";
defparam \opcode[6]~I .input_sync_reset = "none";
defparam \opcode[6]~I .oe_async_reset = "none";
defparam \opcode[6]~I .oe_power_up = "low";
defparam \opcode[6]~I .oe_register_mode = "none";
defparam \opcode[6]~I .oe_sync_reset = "none";
defparam \opcode[6]~I .operation_mode = "output";
defparam \opcode[6]~I .output_async_reset = "none";
defparam \opcode[6]~I .output_power_up = "low";
defparam \opcode[6]~I .output_register_mode = "none";
defparam \opcode[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[5]~I (
	.datain(\inst4|Mux10~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[5]));
// synopsys translate_off
defparam \opcode[5]~I .input_async_reset = "none";
defparam \opcode[5]~I .input_power_up = "low";
defparam \opcode[5]~I .input_register_mode = "none";
defparam \opcode[5]~I .input_sync_reset = "none";
defparam \opcode[5]~I .oe_async_reset = "none";
defparam \opcode[5]~I .oe_power_up = "low";
defparam \opcode[5]~I .oe_register_mode = "none";
defparam \opcode[5]~I .oe_sync_reset = "none";
defparam \opcode[5]~I .operation_mode = "output";
defparam \opcode[5]~I .output_async_reset = "none";
defparam \opcode[5]~I .output_power_up = "low";
defparam \opcode[5]~I .output_register_mode = "none";
defparam \opcode[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[4]~I (
	.datain(\inst4|Mux11~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[4]));
// synopsys translate_off
defparam \opcode[4]~I .input_async_reset = "none";
defparam \opcode[4]~I .input_power_up = "low";
defparam \opcode[4]~I .input_register_mode = "none";
defparam \opcode[4]~I .input_sync_reset = "none";
defparam \opcode[4]~I .oe_async_reset = "none";
defparam \opcode[4]~I .oe_power_up = "low";
defparam \opcode[4]~I .oe_register_mode = "none";
defparam \opcode[4]~I .oe_sync_reset = "none";
defparam \opcode[4]~I .operation_mode = "output";
defparam \opcode[4]~I .output_async_reset = "none";
defparam \opcode[4]~I .output_power_up = "low";
defparam \opcode[4]~I .output_register_mode = "none";
defparam \opcode[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[3]~I (
	.datain(\inst4|Mux12~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[3]));
// synopsys translate_off
defparam \opcode[3]~I .input_async_reset = "none";
defparam \opcode[3]~I .input_power_up = "low";
defparam \opcode[3]~I .input_register_mode = "none";
defparam \opcode[3]~I .input_sync_reset = "none";
defparam \opcode[3]~I .oe_async_reset = "none";
defparam \opcode[3]~I .oe_power_up = "low";
defparam \opcode[3]~I .oe_register_mode = "none";
defparam \opcode[3]~I .oe_sync_reset = "none";
defparam \opcode[3]~I .operation_mode = "output";
defparam \opcode[3]~I .output_async_reset = "none";
defparam \opcode[3]~I .output_power_up = "low";
defparam \opcode[3]~I .output_register_mode = "none";
defparam \opcode[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[2]~I (
	.datain(\inst4|Mux13~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[2]));
// synopsys translate_off
defparam \opcode[2]~I .input_async_reset = "none";
defparam \opcode[2]~I .input_power_up = "low";
defparam \opcode[2]~I .input_register_mode = "none";
defparam \opcode[2]~I .input_sync_reset = "none";
defparam \opcode[2]~I .oe_async_reset = "none";
defparam \opcode[2]~I .oe_power_up = "low";
defparam \opcode[2]~I .oe_register_mode = "none";
defparam \opcode[2]~I .oe_sync_reset = "none";
defparam \opcode[2]~I .operation_mode = "output";
defparam \opcode[2]~I .output_async_reset = "none";
defparam \opcode[2]~I .output_power_up = "low";
defparam \opcode[2]~I .output_register_mode = "none";
defparam \opcode[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[1]~I (
	.datain(\inst4|Mux14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[1]));
// synopsys translate_off
defparam \opcode[1]~I .input_async_reset = "none";
defparam \opcode[1]~I .input_power_up = "low";
defparam \opcode[1]~I .input_register_mode = "none";
defparam \opcode[1]~I .input_sync_reset = "none";
defparam \opcode[1]~I .oe_async_reset = "none";
defparam \opcode[1]~I .oe_power_up = "low";
defparam \opcode[1]~I .oe_register_mode = "none";
defparam \opcode[1]~I .oe_sync_reset = "none";
defparam \opcode[1]~I .operation_mode = "output";
defparam \opcode[1]~I .output_async_reset = "none";
defparam \opcode[1]~I .output_power_up = "low";
defparam \opcode[1]~I .output_register_mode = "none";
defparam \opcode[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \opcode[0]~I (
	.datain(\inst4|Mux15~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(opcode[0]));
// synopsys translate_off
defparam \opcode[0]~I .input_async_reset = "none";
defparam \opcode[0]~I .input_power_up = "low";
defparam \opcode[0]~I .input_register_mode = "none";
defparam \opcode[0]~I .input_sync_reset = "none";
defparam \opcode[0]~I .oe_async_reset = "none";
defparam \opcode[0]~I .oe_power_up = "low";
defparam \opcode[0]~I .oe_register_mode = "none";
defparam \opcode[0]~I .oe_sync_reset = "none";
defparam \opcode[0]~I .operation_mode = "output";
defparam \opcode[0]~I .output_async_reset = "none";
defparam \opcode[0]~I .output_power_up = "low";
defparam \opcode[0]~I .output_register_mode = "none";
defparam \opcode[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(\inst|Result [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(\inst|Result [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(\inst|Result [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(\inst|Result [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[3]~I (
	.datain(\inst|Result [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "output";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[2]~I (
	.datain(\inst|Result [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "output";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[1]~I (
	.datain(\inst|Result [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "output";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[0]~I (
	.datain(\inst|Result [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "output";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[6]~I (
	.datain(\inst6|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[6]));
// synopsys translate_off
defparam \seg1[6]~I .input_async_reset = "none";
defparam \seg1[6]~I .input_power_up = "low";
defparam \seg1[6]~I .input_register_mode = "none";
defparam \seg1[6]~I .input_sync_reset = "none";
defparam \seg1[6]~I .oe_async_reset = "none";
defparam \seg1[6]~I .oe_power_up = "low";
defparam \seg1[6]~I .oe_register_mode = "none";
defparam \seg1[6]~I .oe_sync_reset = "none";
defparam \seg1[6]~I .operation_mode = "output";
defparam \seg1[6]~I .output_async_reset = "none";
defparam \seg1[6]~I .output_power_up = "low";
defparam \seg1[6]~I .output_register_mode = "none";
defparam \seg1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[5]~I (
	.datain(\inst6|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[5]));
// synopsys translate_off
defparam \seg1[5]~I .input_async_reset = "none";
defparam \seg1[5]~I .input_power_up = "low";
defparam \seg1[5]~I .input_register_mode = "none";
defparam \seg1[5]~I .input_sync_reset = "none";
defparam \seg1[5]~I .oe_async_reset = "none";
defparam \seg1[5]~I .oe_power_up = "low";
defparam \seg1[5]~I .oe_register_mode = "none";
defparam \seg1[5]~I .oe_sync_reset = "none";
defparam \seg1[5]~I .operation_mode = "output";
defparam \seg1[5]~I .output_async_reset = "none";
defparam \seg1[5]~I .output_power_up = "low";
defparam \seg1[5]~I .output_register_mode = "none";
defparam \seg1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[4]~I (
	.datain(\inst6|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[4]));
// synopsys translate_off
defparam \seg1[4]~I .input_async_reset = "none";
defparam \seg1[4]~I .input_power_up = "low";
defparam \seg1[4]~I .input_register_mode = "none";
defparam \seg1[4]~I .input_sync_reset = "none";
defparam \seg1[4]~I .oe_async_reset = "none";
defparam \seg1[4]~I .oe_power_up = "low";
defparam \seg1[4]~I .oe_register_mode = "none";
defparam \seg1[4]~I .oe_sync_reset = "none";
defparam \seg1[4]~I .operation_mode = "output";
defparam \seg1[4]~I .output_async_reset = "none";
defparam \seg1[4]~I .output_power_up = "low";
defparam \seg1[4]~I .output_register_mode = "none";
defparam \seg1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[3]~I (
	.datain(\inst6|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[3]));
// synopsys translate_off
defparam \seg1[3]~I .input_async_reset = "none";
defparam \seg1[3]~I .input_power_up = "low";
defparam \seg1[3]~I .input_register_mode = "none";
defparam \seg1[3]~I .input_sync_reset = "none";
defparam \seg1[3]~I .oe_async_reset = "none";
defparam \seg1[3]~I .oe_power_up = "low";
defparam \seg1[3]~I .oe_register_mode = "none";
defparam \seg1[3]~I .oe_sync_reset = "none";
defparam \seg1[3]~I .operation_mode = "output";
defparam \seg1[3]~I .output_async_reset = "none";
defparam \seg1[3]~I .output_power_up = "low";
defparam \seg1[3]~I .output_register_mode = "none";
defparam \seg1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[2]~I (
	.datain(\inst6|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[2]));
// synopsys translate_off
defparam \seg1[2]~I .input_async_reset = "none";
defparam \seg1[2]~I .input_power_up = "low";
defparam \seg1[2]~I .input_register_mode = "none";
defparam \seg1[2]~I .input_sync_reset = "none";
defparam \seg1[2]~I .oe_async_reset = "none";
defparam \seg1[2]~I .oe_power_up = "low";
defparam \seg1[2]~I .oe_register_mode = "none";
defparam \seg1[2]~I .oe_sync_reset = "none";
defparam \seg1[2]~I .operation_mode = "output";
defparam \seg1[2]~I .output_async_reset = "none";
defparam \seg1[2]~I .output_power_up = "low";
defparam \seg1[2]~I .output_register_mode = "none";
defparam \seg1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[1]~I (
	.datain(!\inst6|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[1]));
// synopsys translate_off
defparam \seg1[1]~I .input_async_reset = "none";
defparam \seg1[1]~I .input_power_up = "low";
defparam \seg1[1]~I .input_register_mode = "none";
defparam \seg1[1]~I .input_sync_reset = "none";
defparam \seg1[1]~I .oe_async_reset = "none";
defparam \seg1[1]~I .oe_power_up = "low";
defparam \seg1[1]~I .oe_register_mode = "none";
defparam \seg1[1]~I .oe_sync_reset = "none";
defparam \seg1[1]~I .operation_mode = "output";
defparam \seg1[1]~I .output_async_reset = "none";
defparam \seg1[1]~I .output_power_up = "low";
defparam \seg1[1]~I .output_register_mode = "none";
defparam \seg1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg1[0]~I (
	.datain(\inst6|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg1[0]));
// synopsys translate_off
defparam \seg1[0]~I .input_async_reset = "none";
defparam \seg1[0]~I .input_power_up = "low";
defparam \seg1[0]~I .input_register_mode = "none";
defparam \seg1[0]~I .input_sync_reset = "none";
defparam \seg1[0]~I .oe_async_reset = "none";
defparam \seg1[0]~I .oe_power_up = "low";
defparam \seg1[0]~I .oe_register_mode = "none";
defparam \seg1[0]~I .oe_sync_reset = "none";
defparam \seg1[0]~I .operation_mode = "output";
defparam \seg1[0]~I .output_async_reset = "none";
defparam \seg1[0]~I .output_power_up = "low";
defparam \seg1[0]~I .output_register_mode = "none";
defparam \seg1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[6]~I (
	.datain(\inst7|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[6]));
// synopsys translate_off
defparam \seg2[6]~I .input_async_reset = "none";
defparam \seg2[6]~I .input_power_up = "low";
defparam \seg2[6]~I .input_register_mode = "none";
defparam \seg2[6]~I .input_sync_reset = "none";
defparam \seg2[6]~I .oe_async_reset = "none";
defparam \seg2[6]~I .oe_power_up = "low";
defparam \seg2[6]~I .oe_register_mode = "none";
defparam \seg2[6]~I .oe_sync_reset = "none";
defparam \seg2[6]~I .operation_mode = "output";
defparam \seg2[6]~I .output_async_reset = "none";
defparam \seg2[6]~I .output_power_up = "low";
defparam \seg2[6]~I .output_register_mode = "none";
defparam \seg2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[5]~I (
	.datain(\inst7|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[5]));
// synopsys translate_off
defparam \seg2[5]~I .input_async_reset = "none";
defparam \seg2[5]~I .input_power_up = "low";
defparam \seg2[5]~I .input_register_mode = "none";
defparam \seg2[5]~I .input_sync_reset = "none";
defparam \seg2[5]~I .oe_async_reset = "none";
defparam \seg2[5]~I .oe_power_up = "low";
defparam \seg2[5]~I .oe_register_mode = "none";
defparam \seg2[5]~I .oe_sync_reset = "none";
defparam \seg2[5]~I .operation_mode = "output";
defparam \seg2[5]~I .output_async_reset = "none";
defparam \seg2[5]~I .output_power_up = "low";
defparam \seg2[5]~I .output_register_mode = "none";
defparam \seg2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[4]~I (
	.datain(\inst7|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[4]));
// synopsys translate_off
defparam \seg2[4]~I .input_async_reset = "none";
defparam \seg2[4]~I .input_power_up = "low";
defparam \seg2[4]~I .input_register_mode = "none";
defparam \seg2[4]~I .input_sync_reset = "none";
defparam \seg2[4]~I .oe_async_reset = "none";
defparam \seg2[4]~I .oe_power_up = "low";
defparam \seg2[4]~I .oe_register_mode = "none";
defparam \seg2[4]~I .oe_sync_reset = "none";
defparam \seg2[4]~I .operation_mode = "output";
defparam \seg2[4]~I .output_async_reset = "none";
defparam \seg2[4]~I .output_power_up = "low";
defparam \seg2[4]~I .output_register_mode = "none";
defparam \seg2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[3]~I (
	.datain(\inst7|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[3]));
// synopsys translate_off
defparam \seg2[3]~I .input_async_reset = "none";
defparam \seg2[3]~I .input_power_up = "low";
defparam \seg2[3]~I .input_register_mode = "none";
defparam \seg2[3]~I .input_sync_reset = "none";
defparam \seg2[3]~I .oe_async_reset = "none";
defparam \seg2[3]~I .oe_power_up = "low";
defparam \seg2[3]~I .oe_register_mode = "none";
defparam \seg2[3]~I .oe_sync_reset = "none";
defparam \seg2[3]~I .operation_mode = "output";
defparam \seg2[3]~I .output_async_reset = "none";
defparam \seg2[3]~I .output_power_up = "low";
defparam \seg2[3]~I .output_register_mode = "none";
defparam \seg2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[2]~I (
	.datain(\inst7|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[2]));
// synopsys translate_off
defparam \seg2[2]~I .input_async_reset = "none";
defparam \seg2[2]~I .input_power_up = "low";
defparam \seg2[2]~I .input_register_mode = "none";
defparam \seg2[2]~I .input_sync_reset = "none";
defparam \seg2[2]~I .oe_async_reset = "none";
defparam \seg2[2]~I .oe_power_up = "low";
defparam \seg2[2]~I .oe_register_mode = "none";
defparam \seg2[2]~I .oe_sync_reset = "none";
defparam \seg2[2]~I .operation_mode = "output";
defparam \seg2[2]~I .output_async_reset = "none";
defparam \seg2[2]~I .output_power_up = "low";
defparam \seg2[2]~I .output_register_mode = "none";
defparam \seg2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[1]~I (
	.datain(!\inst7|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[1]));
// synopsys translate_off
defparam \seg2[1]~I .input_async_reset = "none";
defparam \seg2[1]~I .input_power_up = "low";
defparam \seg2[1]~I .input_register_mode = "none";
defparam \seg2[1]~I .input_sync_reset = "none";
defparam \seg2[1]~I .oe_async_reset = "none";
defparam \seg2[1]~I .oe_power_up = "low";
defparam \seg2[1]~I .oe_register_mode = "none";
defparam \seg2[1]~I .oe_sync_reset = "none";
defparam \seg2[1]~I .operation_mode = "output";
defparam \seg2[1]~I .output_async_reset = "none";
defparam \seg2[1]~I .output_power_up = "low";
defparam \seg2[1]~I .output_register_mode = "none";
defparam \seg2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \seg2[0]~I (
	.datain(\inst7|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(seg2[0]));
// synopsys translate_off
defparam \seg2[0]~I .input_async_reset = "none";
defparam \seg2[0]~I .input_power_up = "low";
defparam \seg2[0]~I .input_register_mode = "none";
defparam \seg2[0]~I .input_sync_reset = "none";
defparam \seg2[0]~I .oe_async_reset = "none";
defparam \seg2[0]~I .oe_power_up = "low";
defparam \seg2[0]~I .oe_register_mode = "none";
defparam \seg2[0]~I .oe_sync_reset = "none";
defparam \seg2[0]~I .operation_mode = "output";
defparam \seg2[0]~I .output_async_reset = "none";
defparam \seg2[0]~I .output_power_up = "low";
defparam \seg2[0]~I .output_register_mode = "none";
defparam \seg2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[3]));
// synopsys translate_off
defparam \state[3]~I .input_async_reset = "none";
defparam \state[3]~I .input_power_up = "low";
defparam \state[3]~I .input_register_mode = "none";
defparam \state[3]~I .input_sync_reset = "none";
defparam \state[3]~I .oe_async_reset = "none";
defparam \state[3]~I .oe_power_up = "low";
defparam \state[3]~I .oe_register_mode = "none";
defparam \state[3]~I .oe_sync_reset = "none";
defparam \state[3]~I .operation_mode = "output";
defparam \state[3]~I .output_async_reset = "none";
defparam \state[3]~I .output_power_up = "low";
defparam \state[3]~I .output_register_mode = "none";
defparam \state[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[2]~I (
	.datain(!\inst3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[2]));
// synopsys translate_off
defparam \state[2]~I .input_async_reset = "none";
defparam \state[2]~I .input_power_up = "low";
defparam \state[2]~I .input_register_mode = "none";
defparam \state[2]~I .input_sync_reset = "none";
defparam \state[2]~I .oe_async_reset = "none";
defparam \state[2]~I .oe_power_up = "low";
defparam \state[2]~I .oe_register_mode = "none";
defparam \state[2]~I .oe_sync_reset = "none";
defparam \state[2]~I .operation_mode = "output";
defparam \state[2]~I .output_async_reset = "none";
defparam \state[2]~I .output_power_up = "low";
defparam \state[2]~I .output_register_mode = "none";
defparam \state[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[1]~I (
	.datain(\inst3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[1]));
// synopsys translate_off
defparam \state[1]~I .input_async_reset = "none";
defparam \state[1]~I .input_power_up = "low";
defparam \state[1]~I .input_register_mode = "none";
defparam \state[1]~I .input_sync_reset = "none";
defparam \state[1]~I .oe_async_reset = "none";
defparam \state[1]~I .oe_power_up = "low";
defparam \state[1]~I .oe_register_mode = "none";
defparam \state[1]~I .oe_sync_reset = "none";
defparam \state[1]~I .operation_mode = "output";
defparam \state[1]~I .output_async_reset = "none";
defparam \state[1]~I .output_power_up = "low";
defparam \state[1]~I .output_register_mode = "none";
defparam \state[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[0]~I (
	.datain(!\inst3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[0]));
// synopsys translate_off
defparam \state[0]~I .input_async_reset = "none";
defparam \state[0]~I .input_power_up = "low";
defparam \state[0]~I .input_register_mode = "none";
defparam \state[0]~I .input_sync_reset = "none";
defparam \state[0]~I .oe_async_reset = "none";
defparam \state[0]~I .oe_power_up = "low";
defparam \state[0]~I .oe_register_mode = "none";
defparam \state[0]~I .oe_sync_reset = "none";
defparam \state[0]~I .operation_mode = "output";
defparam \state[0]~I .output_async_reset = "none";
defparam \state[0]~I .output_power_up = "low";
defparam \state[0]~I .output_register_mode = "none";
defparam \state[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
