verilog xil_defaultlib --include "../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/63dd/src" --include "../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/ec67/hdl" --include "../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/5bb9/hdl/verilog" --include "../../../../SD_DA512_ZYNQ_FPGA.srcs/sources_1/bd/CPU/ipshared/70fd/hdl" \
"../../../bd/CPU/ip/CPU_AXI4_DEV_0_1/src/bram_2/sim/bram.v" \
"../../../bd/CPU/ipshared/63dd/hdl/AXI4_DEV_v1_0_S00_AXI.v" \
"../../../bd/CPU/ipshared/63dd/src/AXI_REG.v" \
"../../../bd/CPU/ipshared/63dd/src/I2CMaster.v" \
"../../../bd/CPU/ipshared/63dd/src/cur_meas.v" \
"../../../bd/CPU/ipshared/63dd/src/deb_cnt.v" \
"../../../bd/CPU/ipshared/63dd/src/dna.v" \
"../../../bd/CPU/ipshared/63dd/src/hold_up.v" \
"../../../bd/CPU/ipshared/63dd/src/input_debounce.v" \
"../../../bd/CPU/ipshared/63dd/src/usm.v" \
"../../../bd/CPU/ipshared/63dd/src/wave_gen.v" \
"../../../bd/CPU/ipshared/63dd/src/usm_sample.v" \
"../../../bd/CPU/ipshared/63dd/hdl/AXI4_DEV_v1_0.v" \
"../../../bd/CPU/ip/CPU_AXI4_DEV_0_1/sim/CPU_AXI4_DEV_0_1.v" \
"../../../bd/CPU/ip/CPU_processing_system7_0_0_1/sim/CPU_processing_system7_0_0.v" \
"../../../bd/CPU/sim/CPU.v" \
"../../../bd/CPU/ip/CPU_auto_pc_0/sim/CPU_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
