# ALU_verification__environment_using_UVM
Designed and Verified a simple 32-bits alu using UVM envrionemnt and constrained random testing.
# UVM Environment 
 ### Architecture  
  Implemented all uvm components : Subscriber , Monitor , Driver , Scoreboard , Sequencer , Env , Test , Sequence , Sequence Item .
  
  ![image](https://github.com/MohabAmged/ALU_verification__environment_using_UVM/assets/68222258/3d87b438-1408-434e-9a5e-67d785992029)

# ALU_DUT
![image](https://github.com/MohabAmged/ALU_verification__environment_using_UVM/assets/68222258/d89b8ef3-0dfd-4ed5-aaf6-be13c53e310e)
### OPCODES 
| operations | opcode |
| ---------- | ------ |
| AND        |  0     |
| OR         |  1     |
| ADD        |  2     |
| XOR        |  3     |
| NOR        |  4     |
| NAND       |  5     |
| SUB        |  6     |
| SLT        |  7     |




