#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000879ae0 .scope module, "instr_mem_decoder_main_tb" "instr_mem_decoder_main_tb" 2 3;
 .timescale 0 0;
v00000000008d4550_0 .var "ALU_data", 15 0;
v00000000008d4c30_0 .var "clock", 0 0;
v00000000008d4870_0 .var/i "i", 31 0;
v00000000008d4cd0_0 .var "oeb", 0 0;
v00000000008d4910_0 .net "opcode", 3 0, L_00000000008d5db0;  1 drivers
v00000000008d4af0_0 .net "source1", 15 0, v0000000000875080_0;  1 drivers
v00000000008d4eb0_0 .net "source2", 15 0, v0000000000875940_0;  1 drivers
S_000000000093e2b0 .scope module, "MUT" "instr_mem_decoder_main" 2 14, 3 7 0, S_0000000000879ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "source1"
    .port_info 1 /OUTPUT 16 "source2"
    .port_info 2 /OUTPUT 4 "opcode"
    .port_info 3 /INPUT 1 "clock"
o000000000087cea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000000000875bc0_0 .net "ALU_data", 15 0, o000000000087cea8;  0 drivers
v0000000000875260_0 .var "chip_enable", 0 0;
v0000000000875da0_0 .net "clock", 0 0, v00000000008d4c30_0;  1 drivers
v00000000008d5e50_0 .var "current_state", 1 0;
v00000000008d4e10_0 .net "dest", 2 0, L_00000000008d5130;  1 drivers
o000000000087ced8 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000000008d5c70_0 .net "en", 2 0, o000000000087ced8;  0 drivers
v00000000008d4190_0 .net "inst", 15 0, v0000000000875800_0;  1 drivers
v00000000008d4370_0 .var "next_state", 1 0;
v00000000008d4410_0 .net "opcode", 3 0, L_00000000008d5db0;  alias, 1 drivers
v00000000008d5d10_0 .var "pc", 2 0;
v00000000008d49b0_0 .var "rw", 0 0;
v00000000008d4d70_0 .var "rw_RAM", 0 0;
v00000000008d4ff0_0 .net "select1", 2 0, L_00000000008d5810;  1 drivers
v00000000008d44b0_0 .net "select2", 3 0, L_00000000008d58b0;  1 drivers
v00000000008d4690_0 .net "source1", 15 0, v0000000000875080_0;  alias, 1 drivers
v00000000008d4730_0 .net "source2", 15 0, v0000000000875940_0;  alias, 1 drivers
E_0000000000879110 .event posedge, v0000000000875da0_0;
E_0000000000879810 .event edge, v00000000008d5e50_0;
L_00000000008d5630 .part L_00000000008d58b0, 1, 3;
S_000000000093e430 .scope module, "ram" "RAM" 3 76, 4 1 0, S_000000000093e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rw"
    .port_info 1 /INPUT 1 "chip_enable"
    .port_info 2 /INPUT 3 "enable"
    .port_info 3 /INPUT 3 "select1"
    .port_info 4 /INPUT 3 "select2"
    .port_info 5 /INPUT 16 "dataIn"
    .port_info 6 /OUTPUT 16 "source1"
    .port_info 7 /OUTPUT 16 "source2"
v0000000000875580_0 .net "chip_enable", 0 0, v0000000000875260_0;  1 drivers
v0000000000875300_0 .net "dataIn", 15 0, o000000000087cea8;  alias, 0 drivers
v0000000000875c60_0 .net "enable", 2 0, o000000000087ced8;  alias, 0 drivers
v0000000000875440 .array "mem", 7 0, 15 0;
v0000000000875620_0 .net "rw", 0 0, v00000000008d4d70_0;  1 drivers
v00000000008756c0_0 .net "select1", 2 0, L_00000000008d5810;  alias, 1 drivers
v00000000008754e0_0 .net "select2", 2 0, L_00000000008d5630;  1 drivers
v0000000000875080_0 .var "source1", 15 0;
v0000000000875940_0 .var "source2", 15 0;
v0000000000875440_0 .array/port v0000000000875440, 0;
E_0000000000879610/0 .event edge, v0000000000875580_0, v0000000000875620_0, v00000000008756c0_0, v0000000000875440_0;
v0000000000875440_1 .array/port v0000000000875440, 1;
v0000000000875440_2 .array/port v0000000000875440, 2;
v0000000000875440_3 .array/port v0000000000875440, 3;
v0000000000875440_4 .array/port v0000000000875440, 4;
E_0000000000879610/1 .event edge, v0000000000875440_1, v0000000000875440_2, v0000000000875440_3, v0000000000875440_4;
v0000000000875440_5 .array/port v0000000000875440, 5;
v0000000000875440_6 .array/port v0000000000875440, 6;
v0000000000875440_7 .array/port v0000000000875440, 7;
E_0000000000879610/2 .event edge, v0000000000875440_5, v0000000000875440_6, v0000000000875440_7, v00000000008754e0_0;
E_0000000000879610/3 .event edge, v0000000000875300_0, v0000000000875c60_0;
E_0000000000879610 .event/or E_0000000000879610/0, E_0000000000879610/1, E_0000000000879610/2, E_0000000000879610/3;
S_000000000085ace0 .scope module, "rom" "ROM" 3 62, 5 5 0, S_000000000093e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "oeb"
    .port_info 1 /OUTPUT 16 "inst"
    .port_info 2 /INPUT 3 "pc"
P_0000000000822f30 .param/l "Awidth" 0 5 6, +C4<00000000000000000000000000000100>;
P_0000000000822f68 .param/l "Dwidth" 0 5 6, +C4<00000000000000000000000000010000>;
P_0000000000822fa0 .param/l "Length" 1 5 14, +C4<000000000000000000000000000000010000>;
v0000000000875800_0 .var "inst", 15 0;
v0000000000875760 .array "mem", 15 0, 15 0;
v00000000008758a0_0 .net "oeb", 0 0, v00000000008d49b0_0;  1 drivers
v0000000000875d00_0 .net "pc", 2 0, v00000000008d5d10_0;  1 drivers
v00000000008759e0_0 .var "rw", 0 0;
E_0000000000878a90 .event posedge, v00000000008758a0_0;
S_000000000085ae60 .scope module, "split" "splitter" 3 68, 6 5 0, S_000000000093e2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst"
    .port_info 1 /OUTPUT 2 "cond"
    .port_info 2 /OUTPUT 4 "opcd"
    .port_info 3 /OUTPUT 3 "dest"
    .port_info 4 /OUTPUT 3 "source"
    .port_info 5 /OUTPUT 4 "source2"
v00000000008753a0_0 .net "cond", 1 0, L_00000000008d4f50;  1 drivers
v0000000000875e40_0 .net "dest", 2 0, L_00000000008d5130;  alias, 1 drivers
v0000000000875a80_0 .net "inst", 15 0, v0000000000875800_0;  alias, 1 drivers
v0000000000875120_0 .net "opcd", 3 0, L_00000000008d5db0;  alias, 1 drivers
v00000000008751c0_0 .net "source", 2 0, L_00000000008d5810;  alias, 1 drivers
v0000000000875b20_0 .net "source2", 3 0, L_00000000008d58b0;  alias, 1 drivers
L_00000000008d4f50 .part v0000000000875800_0, 14, 2;
L_00000000008d5db0 .part v0000000000875800_0, 10, 4;
L_00000000008d5130 .part v0000000000875800_0, 7, 3;
L_00000000008d5810 .part v0000000000875800_0, 4, 3;
L_00000000008d58b0 .part v0000000000875800_0, 0, 4;
    .scope S_000000000085ace0;
T_0 ;
    %wait E_0000000000878a90;
    %load/vec4 v00000000008758a0_0;
    %store/vec4 v00000000008759e0_0, 0, 1;
    %load/vec4 v00000000008759e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000875d00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000875760, 4;
    %store/vec4 v0000000000875800_0, 0, 16;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000093e430;
T_1 ;
    %wait E_0000000000879610;
    %load/vec4 v0000000000875580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000875620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000008756c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000000875440, 4;
    %store/vec4 v0000000000875080_0, 0, 16;
    %load/vec4 v00000000008754e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000000875440, 4;
    %store/vec4 v0000000000875940_0, 0, 16;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000875300_0;
    %load/vec4 v0000000000875c60_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000000000875440, 4, 0;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000000000875080_0, 0, 16;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0000000000875940_0, 0, 16;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000093e2b0;
T_2 ;
    %wait E_0000000000879810;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000875260_0, 0, 1;
    %load/vec4 v00000000008d5e50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d49b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000008d4370_0, 0, 2;
    %load/vec4 v00000000008d5d10_0;
    %addi 1, 0, 3;
    %store/vec4 v00000000008d5d10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4d70_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008d5e50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d49b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4d70_0, 0, 1;
    %load/vec4 v00000000008d5e50_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000008d4370_0, 0, 2;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d49b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4d70_0, 0, 1;
    %load/vec4 v00000000008d5e50_0;
    %addi 1, 0, 2;
    %store/vec4 v00000000008d4370_0, 0, 2;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000093e2b0;
T_3 ;
    %wait E_0000000000879110;
    %load/vec4 v00000000008d4370_0;
    %store/vec4 v00000000008d5e50_0, 0, 2;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000879ae0;
T_4 ;
    %vpi_call 2 20 "$dumpfile", "module2_test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000879ae0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000008d5e50_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008d5d10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000875260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d49b0_0, 0, 1;
    %vpi_call 2 30 "$readmemb", "ROM_instructions.txt", v0000000000875760 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008d4870_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000000008d4870_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_call 2 35 "$display", "data[%d] = %h", v00000000008d4870_0, &A<v0000000000875760, v00000000008d4870_0 > {0 0 0};
    %load/vec4 v00000000008d4870_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008d4870_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 38 "$writememh", "ROM_filled.txt", v0000000000875760 {0 0 0};
    %vpi_call 2 39 "$readmemh", "initial_ram_data.txt", v0000000000875440 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4c30_0, 0, 1;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v00000000008d4550_0, 0, 16;
    %delay 300, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000008d4550_0, 0, 16;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000000879ae0;
T_5 ;
    %vpi_call 2 55 "$monitor", "clock =%d, current_state =%d, pc = %d, inst=%h, rw_RAM =%b, dataIn =%h, source1=%h, source2=%h, select1= %d, select2 = %d", v00000000008d4c30_0, v00000000008d5e50_0, v00000000008d5d10_0, v00000000008d4190_0, v00000000008d4d70_0, v00000000008d4550_0, v00000000008d4af0_0, v00000000008d4eb0_0, v00000000008d4ff0_0, v00000000008d44b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000000879ae0;
T_6 ;
    %load/vec4 v00000000008d4c30_0;
    %nor/r;
    %store/vec4 v00000000008d4c30_0, 0, 1;
    %delay 5, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "instruction_decoding_main_tb.v";
    "./instruction_decoding_main.v";
    "./\Register Bank\RAM.v";
    "./\ROM\ROM.v";
    "./\splitter\splitter.v";
