INFO: [VRFC 10-2263] Analyzing Verilog file "V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ram_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sim
