Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Apr 16 16:55:21 2019
| Host         : ECE-BSN213-03 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file adder_timing_summary_routed.rpt -rpx adder_timing_summary_routed.rpx
| Design       : adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.079        0.000                      0                   54        0.104        0.000                      0                   54        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.079        0.000                      0                   54        0.104        0.000                      0                   54        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 s_adder/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 0.668ns (25.168%)  route 1.986ns (74.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  s_adder/state_reg/Q
                         net (fo=3, routed)           1.357     7.005    s_adder/ADD3b/C_out_OBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.150     7.155 r  s_adder/ADD3b/temp[3]_i_1/O
                         net (fo=2, routed)           0.629     7.784    s_adder/p_0_out[3]
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[3]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)       -0.232    14.863    s_adder/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 s_adder/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.668ns (28.184%)  route 1.702ns (71.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.518     5.648 r  s_adder/state_reg/Q
                         net (fo=3, routed)           1.357     7.005    s_adder/ADD3b/C_out_OBUF
    SLICE_X64Y72         LUT3 (Prop_lut3_I2_O)        0.150     7.155 r  s_adder/ADD3b/temp[3]_i_1/O
                         net (fo=2, routed)           0.345     7.500    s_adder/p_0_out[3]
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[3]_lopt_replica/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)       -0.262    14.811    s_adder/temp_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ctrl/reset_sadder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/state_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.419ns (26.515%)  route 1.161ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    ctrl/CLK
    SLICE_X62Y60         FDRE                                         r  ctrl/reset_sadder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ctrl/reset_sadder_reg/Q
                         net (fo=16, routed)          1.161     6.725    s_adder/E[0]
    SLICE_X64Y72         FDRE                                         r  s_adder/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/state_reg/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y72         FDRE (Setup_fdre_C_R)       -0.699    14.374    s_adder/state_reg
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ctrl/reset_sadder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.419ns (26.515%)  route 1.161ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    ctrl/CLK
    SLICE_X62Y60         FDRE                                         r  ctrl/reset_sadder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ctrl/reset_sadder_reg/Q
                         net (fo=16, routed)          1.161     6.725    s_adder/E[0]
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y72         FDRE (Setup_fdre_C_R)       -0.699    14.374    s_adder/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ctrl/reset_sadder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[2]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.419ns (26.515%)  route 1.161ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    ctrl/CLK
    SLICE_X62Y60         FDRE                                         r  ctrl/reset_sadder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ctrl/reset_sadder_reg/Q
                         net (fo=16, routed)          1.161     6.725    s_adder/E[0]
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]_lopt_replica/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y72         FDRE (Setup_fdre_C_R)       -0.699    14.374    s_adder/temp_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.648ns  (required time - arrival time)
  Source:                 ctrl/reset_sadder_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.419ns (26.515%)  route 1.161ns (73.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.624     5.145    ctrl/CLK
    SLICE_X62Y60         FDRE                                         r  ctrl/reset_sadder_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  ctrl/reset_sadder_reg/Q
                         net (fo=16, routed)          1.161     6.725    s_adder/E[0]
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[3]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y72         FDRE (Setup_fdre_C_R)       -0.699    14.374    s_adder/temp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.374    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.648    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 s_adder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.580ns (32.375%)  route 1.212ns (67.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  s_adder/count_reg[2]/Q
                         net (fo=3, routed)           0.630     6.216    s_adder/count[2]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.340 r  s_adder/count[2]_i_1/O
                         net (fo=12, routed)          0.581     6.921    s_adder/count[2]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[0]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.890    s_adder/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 s_adder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.580ns (32.375%)  route 1.212ns (67.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  s_adder/count_reg[2]/Q
                         net (fo=3, routed)           0.630     6.216    s_adder/count[2]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.340 r  s_adder/count[2]_i_1/O
                         net (fo=12, routed)          0.581     6.921    s_adder/count[2]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[1]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.890    s_adder/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 s_adder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.580ns (32.375%)  route 1.212ns (67.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  s_adder/count_reg[2]/Q
                         net (fo=3, routed)           0.630     6.216    s_adder/count[2]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.340 r  s_adder/count[2]_i_1/O
                         net (fo=12, routed)          0.581     6.921    s_adder/count[2]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[2]/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.890    s_adder/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.968    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 s_adder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/done_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.580ns (32.375%)  route 1.212ns (67.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.609     5.130    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  s_adder/count_reg[2]/Q
                         net (fo=3, routed)           0.630     6.216    s_adder/count[2]
    SLICE_X63Y72         LUT1 (Prop_lut1_I0_O)        0.124     6.340 r  s_adder/count[2]_i_1/O
                         net (fo=12, routed)          0.581     6.921    s_adder/count[2]_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  s_adder/done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  ck (IN)
                         net (fo=0)                   0.000    10.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ck_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.495    14.836    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/done_reg/C
                         clock pessimism              0.294    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X63Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.890    s_adder/done_reg
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  7.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 reg_B/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_B/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.475    reg_B/CLK
    SLICE_X65Y59         FDRE                                         r  reg_B/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reg_B/temp_reg[3]/Q
                         net (fo=1, routed)           0.052     1.668    reg_B/p_0_in[2]
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.713 r  reg_B/temp[2]_i_2/O
                         net (fo=1, routed)           0.000     1.713    reg_B/temp[2]_i_2_n_0
    SLICE_X64Y59         FDRE                                         r  reg_B/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.990    reg_B/CLK
    SLICE_X64Y59         FDRE                                         r  reg_B/temp_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.121     1.609    reg_B/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reg_A/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.475    reg_A/CLK
    SLICE_X65Y59         FDRE                                         r  reg_A/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  reg_A/temp_reg[3]/Q
                         net (fo=1, routed)           0.091     1.707    reg_A/p_0_in[2]
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.752 r  reg_A/temp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    reg_A/temp[2]_i_1_n_0
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.990    reg_A/CLK
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.121     1.609    reg_A/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 s_adder/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  s_adder/temp_reg[3]/Q
                         net (fo=2, routed)           0.112     1.742    s_adder/temp_reg[2]_0[3]
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.052     1.518    s_adder/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 s_adder/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  s_adder/temp_reg[2]/Q
                         net (fo=2, routed)           0.153     1.783    s_adder/temp_reg[2]_0[2]
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    s_adder/CLK
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.066     1.545    s_adder/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 s_adder/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    s_adder/CLK
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  s_adder/temp_reg[1]/Q
                         net (fo=1, routed)           0.184     1.791    s_adder/temp_reg[2]_0[1]
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    s_adder/CLK
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.070     1.536    s_adder/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 s_adder/temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.770%)  route 0.172ns (51.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  s_adder/temp_reg[3]/Q
                         net (fo=2, routed)           0.172     1.803    s_adder/temp_reg[2]_0[3]
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]_lopt_replica/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.063     1.529    s_adder/temp_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reg_A/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.497%)  route 0.148ns (37.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.475    reg_A/CLK
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.148     1.623 r  reg_A/temp_reg[1]/Q
                         net (fo=1, routed)           0.148     1.771    reg_A/p_0_in[0]
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.098     1.869 r  reg_A/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    reg_A/temp[0]_i_1_n_0
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.990    reg_A/CLK
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.120     1.595    reg_A/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 s_adder/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/temp_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.454%)  route 0.213ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    s_adder/CLK
    SLICE_X64Y72         FDRE                                         r  s_adder/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  s_adder/temp_reg[2]/Q
                         net (fo=2, routed)           0.213     1.844    s_adder/temp_reg[2]_0[2]
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    s_adder/CLK
    SLICE_X62Y72         FDRE                                         r  s_adder/temp_reg[1]_lopt_replica/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.070     1.549    s_adder/temp_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 reg_A/temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_A/temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.208ns (48.248%)  route 0.223ns (51.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.475    reg_A/CLK
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  reg_A/temp_reg[2]/Q
                         net (fo=1, routed)           0.223     1.862    reg_A/p_0_in[1]
    SLICE_X64Y59         LUT3 (Prop_lut3_I0_O)        0.044     1.906 r  reg_A/temp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    reg_A/temp[1]_i_1_n_0
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.862     1.990    reg_A/CLK
    SLICE_X64Y59         FDRE                                         r  reg_A/temp_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.131     1.606    reg_A/temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 s_adder/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_adder/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.184ns (44.444%)  route 0.230ns (55.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.583     1.466    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  s_adder/count_reg[2]/Q
                         net (fo=3, routed)           0.230     1.837    s_adder/count[2]
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.043     1.880 r  s_adder/done_i_1/O
                         net (fo=1, routed)           0.000     1.880    s_adder/done_i_1_n_0
    SLICE_X63Y72         FDRE                                         r  s_adder/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  ck (IN)
                         net (fo=0)                   0.000     0.000    ck
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    ck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ck_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.850     1.978    s_adder/CLK
    SLICE_X63Y72         FDRE                                         r  s_adder/done_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.107     1.573    s_adder/done_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   ctrl/n_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   ctrl/n_s_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   ctrl/reset_sadder_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   ctrl/sel_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   reg_A/temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   reg_A/temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   reg_A/temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y59   reg_A/temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   reg_B/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/n_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/n_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/reset_sadder_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/sel_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_A/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_A/temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_A/temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   reg_A/temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_B/temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_B/temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/n_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/n_s_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/reset_sadder_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y60   ctrl/sel_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_A/temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_A/temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_A/temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y59   reg_A/temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_B/temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y59   reg_B/temp_reg[1]/C



