arch                     	circuit                                 	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	pack_time	place_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
stratixiv_arch.timing.xml	neuron_stratixiv_arch_timing.blif       	c5b2073     	success   	     	119888             	86875                	51220               	3399                  	126         	93           	-1     	42    	35         	-1          	-1      	3950598              	8.70545       	-246374             	-8.70545            	1093360          	59                               	9.13843            	-286345  	-9.13843 	-1      	-1      	157.372  	270.477   	287.3               	6062632    	-1          	-1         
stratixiv_arch.timing.xml	stereo_vision_stratixiv_arch_timing.blif	c5b2073     	success   	     	127088             	94088                	63053               	3776                  	126         	93           	-1     	326   	681        	-1          	-1      	4805573              	9.26947       	-180018             	-9.26947            	1003486          	57                               	10.5627            	-201879  	-10.5627 	-1      	-1      	116.806  	271.435   	193.986             	5690232    	-1          	-1         
