`include "cpu_types_pkg.vh"
`include "caches_if.vh"
`include "cpu_ram_if.vh"
`include "cache_control_if.vh"
`timescale 1 ns / 1 ns

module memory_control_tb;

	import cpu_types_pkg::*;
	parameter PERIOD = 10;

	logic CLK = 0, nRST;
	always #(PERIOD/2) CLK++;
	// coherence interface
  caches_if                 cif0();
  // cif1 will not be used, but ccif expects it as an input
  caches_if                 cif1();
  cache_control_if    #(.CPUS(1))       ccif (cif0, cif1);
	datapath_cache_if dcif();
	
	//caches_if cif();
	cpu_ram_if rif();

	assign ccif.ramstate = rif.ramstate;
	assign ccif.ramload = rif.ramload;
	assign rif.ramaddr = ccif.ramaddr;
	assign rif.ramstore = ccif.ramstore;
	assign rif.ramREN = ccif.ramREN;
	assign rif.ramWEN = ccif.ramWEN;
	assign cif0.iREN = 1'b1;
	assign cif0.iaddr = '0;
	test PROG (CLK, nRST, dcif, ccif);
	ram RAM(CLK, nRST, rif);

  memory_control MCU(CLK, nRST, ccif);

	dcache  DUT(CLK, nRST, dcif, cif0);

endmodule
program test(
	input logic CLK,
	output logic nRST,
	datapath_cache_if.dcache_tb dcif,
	//caches_if.dcache_tb cif,
	cache_control_if ccif
	
);
	task reset_dut;
	begin
		
		nRST = 1'b0;
		
		@(posedge CLK);
		@(posedge CLK);
		
		@(negedge CLK);
		
		nRST = 1;
		
		@(posedge CLK);
		@(posedge CLK);
	end
	endtask
	
	task automatic dump_memory();
    string filename = "memcpu.hex";
    int memfd;

    
    cif0.daddr = 0;
    cif0.dWEN = 0;
    cif0.dREN = 0;

    memfd = $fopen(filename,"w");
    if (memfd)
      $display("Starting memory dump.");
    else
      begin $display("Failed to open %s.",filename); $finish; end

    for (int unsigned i = 0; memfd && i < 16384; i++)
    begin
      int chksum = 0;
      bit [7:0][7:0] values;
      string ihex;

      cif0.daddr = i << 2;
      cif0.dREN = 1;
      repeat (4) @(posedge CLK);
      if (cif0.dload === 0)
        continue;
      values = {8'h04,16'(i),8'h00,cif0.dload};
      foreach (values[j])
        chksum += values[j];
      chksum = 16'h100 - chksum;
      ihex = $sformatf(":04%h00%h%h",16'(i),cif0.dload,8'(chksum));
      $fdisplay(memfd,"%s",ihex.toupper());
    end //for
    if (memfd)
    begin
      //cif0.tbCTRL = 0;
      cif0.dREN = 0;
      $fdisplay(memfd,":00000001FF");
      $fclose(memfd);
      $display("Finished memory dump.");
    end
  endtask
		

		int tb_test_num;
		string tb_test_case;
		parameter PERIOD = 10;

		initial
		begin
		
			nRST = 1'b1;
		tb_test_num = 0;
		tb_test_case ="Test bench initialization";
		#(0.1);

		dcif.halt = 1'b0;
		dcif.dmemREN = 1'b0;
		dcif.dmemWEN = 1'b0;
		dcif.dmemstore = '0;
		dcif.dmemaddr = '0;
		

		//******************************************************************
		// Test Case 1: Compulsory Misses
		//******************************************************************
		tb_test_num = tb_test_num + 1;
		tb_test_case ="Test Compulsory Misses";

		//load the dcache
		dcif.dmemREN = 1'b1;
		dcif.dmemaddr = {26'd0,3'd0,1'b0,2'b0}; //addr 0   0
		dcif.dmemaddr = {26'd0,3'd0,1'b1,2'b0}; //addr 4   1
		dcif.dmemaddr = {26'd1,3'd0,1'b0,2'b0}; //addr 40  2 
		dcif.dmemaddr = {26'd1,3'd0,1'b1,2'b0}; //addr 44  3
		dcif.dmemaddr = {26'd0,3'd1,1'b0,2'b0}; //addr 8   4 
		dcif.dmemaddr = {26'd0,3'd1,1'b1,2'b0}; //addr C   5 
		dcif.dmemaddr = {26'd1,3'd1,1'b0,2'b0}; //addr 48  6
		dcif.dmemaddr = {26'd1,3'd1,1'b1,2'b0}; //addr 4C  7
		dcif.dmemaddr = {26'd0,3'd2,1'b0,2'b0}; //addr 10  8
		dcif.dmemaddr = {26'd0,3'd2,1'b1,2'b0}; //addr 14  9
		dcif.dmemaddr = {26'd1,3'd2,1'b0,2'b0}; //addr 50  A
		dcif.dmemaddr = {26'd1,3'd2,1'b1,2'b0}; //addr 54  B
		dcif.dmemaddr = {26'd0,3'd3,1'b0,2'b0}; //addr 18  C
		dcif.dmemaddr = {26'd0,3'd3,1'b1,2'b0}; //addr 1C  D
		dcif.dmemaddr = {26'd1,3'd3,1'b0,2'b0}; //addr 58  E
		dcif.dmemaddr = {26'd1,3'd3,1'b1,2'b0}; //addr 5C  F
		dcif.dmemaddr = {26'd0,3'd4,1'b0,2'b0}; //addr 20  10
		dcif.dmemaddr = {26'd0,3'd4,1'b1,2'b0}; //addr 24  11
		dcif.dmemaddr = {26'd1,3'd4,1'b0,2'b0}; //addr 60  12
		dcif.dmemaddr = {26'd1,3'd4,1'b1,2'b0}; //addr 64  13
		dcif.dmemaddr = {26'd0,3'd5,1'b0,2'b0};	//addr 28  14
		dcif.dmemaddr = {26'd0,3'd5,1'b1,2'b0};	//addr 2C  15
		dcif.dmemaddr = {26'd1,3'd5,1'b0,2'b0};	//addr 68  16
		dcif.dmemaddr = {26'd1,3'd5,1'b1,2'b0}; //addr 6C  17
		dcif.dmemaddr = {26'd0,3'd6,1'b0,2'b0}; //addr 30  18
		dcif.dmemaddr = {26'd0,3'd6,1'b1,2'b0}; //addr 34  19
		dcif.dmemaddr = {26'd1,3'd6,1'b0,2'b0};	//addr 70  1A
		dcif.dmemaddr = {26'd1,3'd6,1'b1,2'b0};	//addr 74  1B
		dcif.dmemaddr = {26'd0,3'd7,1'b0,2'b0}; //addr 38  1C
		dcif.dmemaddr = {26'd0,3'd7,1'b1,2'b0}; //addr 3C  1D
		dcif.dmemaddr = {26'd1,3'd7,1'b0,2'b0}; //addr 78  1E
		dcif.dmemaddr = {26'd1,3'd7,1'b1,2'b0}; //addr 7C  1F
		dcif.dmemREN = 1'b0;
		word_t i;
		i = 32'd0;
		while(i < 32'd32)
		begin
			if (!cif0.dwait)
			begin	
				if(i != cif0.dload)
				begin
					$display("Incorrect Output durring %s iteration %d",tb_test_case, i)
				end
				else
				begin
					$display("Correct Output durring %s iteration %d",tb_test_case, i)
				end
			end
				i	= i + 1;
		end
			
		
		

		//******************************************************************
		// Test Case 2: Associativity
		//******************************************************************
		tb_test_num = tb_test_num + 1;
		tb_test_case ="Test Associativity";

		
	
		//******************************************************************
		// Test Case 3: Flushing
		//******************************************************************
		tb_test_num = tb_test_num + 1;
		tb_test_case ="Test Flushing";
	
		//******************************************************************
		// Test Case 4: Read and Write to same tag different blocks
		//******************************************************************
		tb_test_num = tb_test_num + 1;
		tb_test_case ="Read and Write to same tag different blocks";

		//******************************************************************
		// Test Case 5: Capacity Misses
		//******************************************************************
		tb_test_num = tb_test_num + 1;
		tb_test_case ="Test Capacity Misses";
	

		//******************************************************************
		// Test Case 6: Conflict Misses
		//******************************************************************
		tb_test_num = tb_test_num + 1;
		tb_test_case ="Test Conflict Misses";


		







