Line number: 
[2227, 2232]
Comment: 
This block is a frequency divider that enables sequential sampling. When the system is reset or a skip signal is detected or the count-based enable signal reaches zero, the counter will reset to a predefined threshold ('d267). Otherwise, when calibration is complete and count is not zero, it will decrement the count by one on every clock cycle. The count decrement happens synchronously with the rising edge of the clock. This logic guarantees periodic sampling, only activated after system calibration, with period controlled by the initial count value of 'd267.