<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcuart100_apbif_reg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcuart100_apbif_reg'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcuart100_apbif_reg')">atcuart100_apbif_reg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.17</td>
<td class="s7 cl rt"><a href="mod991.html#Line" > 71.91</a></td>
<td class="s3 cl rt"><a href="mod991.html#Cond" > 33.33</a></td>
<td class="s3 cl rt"><a href="mod991.html#Toggle" > 30.25</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcuart100/hdl/atcuart100_apbif_reg.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcuart100/hdl/atcuart100_apbif_reg.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod991.html#inst_tag_299163"  onclick="showContent('inst_tag_299163')">config_ss_tb.DUT.config_ss.uart1.u_apbif_reg</a></td>
<td class="s4 cl rt"> 40.39</td>
<td class="s6 cl rt"><a href="mod991.html#inst_tag_299163_Line" > 66.29</a></td>
<td class="s3 cl rt"><a href="mod991.html#inst_tag_299163_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod991.html#inst_tag_299163_Toggle" > 21.56</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod991.html#inst_tag_299162"  onclick="showContent('inst_tag_299162')">config_ss_tb.DUT.config_ss.uart0.u_apbif_reg</a></td>
<td class="s4 cl rt"> 43.32</td>
<td class="s6 cl rt"><a href="mod991.html#inst_tag_299162_Line" > 68.54</a></td>
<td class="s3 cl rt"><a href="mod991.html#inst_tag_299162_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod991.html#inst_tag_299162_Toggle" > 28.08</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_299163'>
<hr>
<a name="inst_tag_299163"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_299163" >config_ss_tb.DUT.config_ss.uart1.u_apbif_reg</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 40.39</td>
<td class="s6 cl rt"><a href="mod991.html#inst_tag_299163_Line" > 66.29</a></td>
<td class="s3 cl rt"><a href="mod991.html#inst_tag_299163_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod991.html#inst_tag_299163_Toggle" > 21.56</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.49</td>
<td class="s7 cl rt"> 78.26</td>
<td class="s3 cl rt"> 34.62</td>
<td class="s2 cl rt"> 23.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 30.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod327.html#inst_tag_79906" >uart1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187764" id="tag_urg_inst_187764">dll_wen_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187765" id="tag_urg_inst_187765">dlm_wen_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166175" id="tag_urg_inst_166175">fcr_reg_syn</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_220924" id="tag_urg_inst_220924">lcr_wen_syn</a></td>
<td class="s7 cl rt"> 70.73</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187767" id="tag_urg_inst_187767">lsr_read_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_220923" id="tag_urg_inst_220923">oscr_reg_syn</a></td>
<td class="s5 cl rt"> 52.71</td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_299162'>
<hr>
<a name="inst_tag_299162"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_299162" >config_ss_tb.DUT.config_ss.uart0.u_apbif_reg</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 43.32</td>
<td class="s6 cl rt"><a href="mod991.html#inst_tag_299162_Line" > 68.54</a></td>
<td class="s3 cl rt"><a href="mod991.html#inst_tag_299162_Cond" > 33.33</a></td>
<td class="s2 cl rt"><a href="mod991.html#inst_tag_299162_Toggle" > 28.08</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.31</td>
<td class="s8 cl rt"> 80.12</td>
<td class="s3 cl rt"> 34.62</td>
<td class="s3 cl rt"> 30.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod327.html#inst_tag_79905" >uart0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187757" id="tag_urg_inst_187757">dll_wen_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187758" id="tag_urg_inst_187758">dlm_wen_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166160" id="tag_urg_inst_166160">fcr_reg_syn</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_220922" id="tag_urg_inst_220922">lcr_wen_syn</a></td>
<td class="s7 cl rt"> 70.73</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187760" id="tag_urg_inst_187760">lsr_read_syn</a></td>
<td class="s9 cl rt"> 95.83</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod773.html#inst_tag_220921" id="tag_urg_inst_220921">oscr_reg_syn</a></td>
<td class="s5 cl rt"> 52.71</td>
<td class="s8 cl rt"> 86.67</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcuart100_apbif_reg'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod991.html" >atcuart100_apbif_reg</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>89</td><td>64</td><td>71.91</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>220</td><td>19</td><td>8</td><td>42.11</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>302</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>311</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>359</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>368</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>388</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>427</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>468</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>514</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>524</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>534</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>544</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>559</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                     begin
220        1/1          	if (psel &amp; (~pwrite))
221        1/1          		case(paddr)
222        1/1          			4'h0:	prdata = `ATCUART100_PRODUCT_ID;
223        <font color = "red">0/1     ==>  			4'h4:	prdata = {28'h0, `ATCUART100_HWCFG};</font>
224        <font color = "red">0/1     ==>  			4'h5:	prdata = {27'h0, s13, 1'b0};</font>
225                     			4'h8: begin
226        1/1          				if (s43)
227        <font color = "red">0/1     ==>  					prdata = {24'h0, dll_reg};</font>
228                     				else
229        1/1          					prdata = {24'h0, rxfifo_dataout};
230                     			end
231                     			4'h9: begin
232        <font color = "red">0/1     ==>  				if (s43)</font>
233        <font color = "red">0/1     ==>  					prdata = {24'h0, dlm_reg};</font>
234                     				else
235        <font color = "red">0/1     ==>  					prdata = {28'h0, s14};</font>
236                     			end
237        <font color = "red">0/1     ==>  			4'ha:	prdata = {24'h0, s16};</font>
238        <font color = "red">0/1     ==>  			4'hb:	prdata = {24'h0, s17};</font>
239        <font color = "red">0/1     ==>  			4'hc:	prdata = {26'h0, s18};</font>
240        1/1          			4'hd:	prdata = {24'h0, s19};
241        <font color = "red">0/1     ==>  			4'he:	prdata = {24'h0, s20};</font>
242        1/1          			4'hf:	prdata = {24'h0, s21};
243        <font color = "red">0/1     ==>  			default:	prdata = 32'h0000;</font>
244                     		endcase
245                     	else
246        1/1          		prdata = 32'h0000;
247                     end
248                     
249                     
250                     assign s24 = s12 &amp; s0;
251                     always @(negedge presetn or posedge pclk)
252                     begin
253        1/1          	if (~presetn)
254        1/1          		s13 &lt;= 4'h8;
255        1/1          	else if (s24)
256        <font color = "red">0/1     ==>  		s13 &lt;= ((pwdata[4:3] == 2'h0) &amp; (pwdata[2:0] != 3'h0)) ? 4'h4 : pwdata[4:1];</font>
                        MISSING_ELSE
257                     end
258                     
259                     `ifdef ATCUART100_UCLK_PCLK_SAME
260                     assign oversample = s13;
261                     
262                     `else
263                     nds_sync_p2p_data #(
264                             .DATA_BIT (4),
265                             .RESET_DATA_VALUE (4'h8)
266                     ) oscr_reg_syn (
267                     	.a_reset_n(presetn),
268                     	.a_clk(pclk),
269                     	.a_pulse(s24),
270                     	.a_data(s13),
271                     	.b_reset_n(urstn),
272                     	.b_clk(uclk),
273                     	.b_pulse(),
274                     	.b_data(oversample),
275                     	.b_level(),
276                     	.b_level_d1()
277                     );
278                     
279                     `endif
280                     
281                     assign rxfifo_read = psel &amp; (~pwrite) &amp; penable &amp; s1 &amp; ~rxfifo_empty;
282                     assign txfifo_write = s12 &amp; s1 &amp; ~txfifo_full;
283                     assign txfifo_datain = pwdata[7:0];
284                     
285                     always @(negedge presetn or posedge pclk)
286                     begin
287        1/1          	if (~presetn)
288        1/1          		s14 &lt;= 4'h0;
289        1/1          	else if (s12 &amp; s2)
290        <font color = "red">0/1     ==>  		s14 &lt;= pwdata[3:0];</font>
                        MISSING_ELSE
291                     end
292                     
293                     assign s39 		= s14[3] &amp; s58;
294                     assign s40 		= s14[2] &amp; s53;
295                     assign s41 	= s14[1] &amp; s45;
296                     assign s42 		= s14[0] &amp; rx_dr_intr;
297                     assign s38 	= s14[0] &amp; rx_timeout_intr;
298                     
299                     assign s26 = s12 &amp; s3;
300                     always @(negedge presetn or posedge pclk)
301                     begin
302        1/1          	if (~presetn)
303        1/1          		dll_reg &lt;= 8'h1;
304        1/1          	else if (s26)
305        <font color = "red">0/1     ==>  		dll_reg &lt;= pwdata[7:0];</font>
                        MISSING_ELSE
306                     end
307                     
308                     assign s27 = s12 &amp; s4;
309                     always @(negedge presetn or posedge pclk)
310                     begin
311        1/1          	if (~presetn)
312        1/1          		dlm_reg &lt;= 8'h0;
313        1/1          	else if (s27)
314        <font color = "red">0/1     ==>  		dlm_reg &lt;= pwdata[7:0];</font>
                        MISSING_ELSE
315                     end
316                     
317                     `ifdef ATCUART100_UCLK_PCLK_SAME
318                     assign s32 = (s26 | s27);
319                     always @(negedge presetn or posedge pclk)
320                     begin
321                     	if (~presetn)
322                     		s33 &lt;= 1'b0;
323                     	else if (s32)
324                     		s33 &lt;= 1'b1;
325                     	else
326                     		s33 &lt;= 1'b0;
327                     end
328                     
329                     assign baud_initial = s33;
330                     
331                     `else
332                     nds_sync_p2p dll_wen_syn (
333                     	.a_reset_n(presetn),
334                     	.a_clk(pclk),
335                     	.a_pulse(s26),
336                     	.b_reset_n(urstn),
337                     	.b_clk(uclk),
338                     	.b_pulse(s34),
339                     	.b_level(),
340                     	.b_level_d1()
341                     );
342                     
343                     nds_sync_p2p dlm_wen_syn (
344                     	.a_reset_n(presetn),
345                     	.a_clk(pclk),
346                     	.a_pulse(s27),
347                     	.b_reset_n(urstn),
348                     	.b_clk(uclk),
349                     	.b_pulse(s35),
350                     	.b_level(),
351                     	.b_level_d1()
352                     );
353                     
354                     assign baud_initial = (s34 | s35);
355                     `endif
356                     
357                     always @(negedge presetn or posedge pclk)
358                     begin
359        1/1          	if (~presetn)
360        1/1          		s44 &lt;= 1'b1;
361                     	else
362        1/1          		s44 &lt;= txfifo_empty;
363                     end
364                     
365                     assign s28 = psel &amp; (~pwrite) &amp; penable &amp; s5;
366                     always @(negedge presetn or posedge pclk)
367                     begin
368        1/1          	if (~presetn)
369        1/1          		s45 &lt;= 1'b1;
370        1/1          	else if (txfifo_empty &amp; (~s44))
371        1/1          		s45 &lt;= 1'b1;
372        1/1          	else if ((s28 &amp; (s22 == 3'b001)) | ((~txfifo_empty) &amp; s44))
373        1/1          		s45 &lt;= 1'b0;
                        MISSING_ELSE
374                     end
375                     
376                     assign s23 = (s40 || s42 || s38 || s41 || s39);
377                     assign s22 = (s40   		? 3'b011 :
378                     		      (s42   	? 3'b010 :
379                     		      (s38   	? 3'b110 :
380                     		      (s41   	? 3'b001 :
381                     		      (s39   		? 3'b000 : 3'b000)))));
382                     
383                     assign s16 = {{2{s15[0]}}, 2'h0, s22, ~s23};
384                     assign s29 = s12 &amp; s6;
385                     
386                     always @(negedge presetn or posedge pclk)
387                     begin
388        1/1          	if (~presetn)
389        1/1          		s15 &lt;= 8'h0;
390        1/1          	else if (s29)
391        <font color = "red">0/1     ==>  		s15 &lt;= pwdata[7:0];</font>
392                     	else begin
393        1/1          		s15[7:3] &lt;= s15[7:3];
394        1/1          		s15[2:1] &lt;= 2'h0;
395        1/1          		s15[0] &lt;= s15[0];
396                     	end
397                     end
398                     
399                     assign rxfifo_threshold = s15[7:6];
400                     assign txfifo_threshold = s15[5:4];
401                     assign dma_mode = s15[3];
402                     assign fcr_txfifo_rst = s15[2];
403                     assign fcr_rxfifo_rst = s15[1];
404                     assign fifo_enable = s15[0];
405                     
406                     `ifdef ATCUART100_UCLK_PCLK_SAME
407                     assign uart_fifo_enable = s15[0];
408                     
409                     `else
410                     
411                     nds_sync_l2l fcr_reg_syn (
412                     	.b_reset_n(urstn),
413                     	.b_clk(uclk),
414                     	.a_signal(fifo_enable),
415                     	.b_signal(uart_fifo_enable),
416                     	.b_signal_rising_edge_pulse(),
417                     	.b_signal_falling_edge_pulse(),
418                     	.b_signal_edge_pulse()
419                     );
420                     
421                     `endif
422                     
423                     assign s25 = s12 &amp; s7;
424                     
425                     always @(negedge presetn or posedge pclk)
426                     begin
427        1/1          	if (~presetn)
428        1/1          		s17 &lt;= 8'h0;
429        1/1          	else if (s25)
430        1/1          		s17 &lt;= pwdata[7:0];
                        MISSING_ELSE
431                     end
432                     
433                     assign s43          = s17[7];
434                     `ifdef ATCUART100_UCLK_PCLK_SAME
435                     assign lcr_break         = s17[6];
436                     assign lcr_parity_stick  = s17[5];
437                     assign lcr_parity_even   = s17[4];
438                     assign lcr_parity_enable = s17[3];
439                     assign lcr_stopbit       = s17[2];
440                     assign lcr_wordlength    = s17[1:0];
441                     
442                     `else
443                     
444                     nds_sync_p2p_data #(.DATA_BIT(7)) lcr_wen_syn (
445                     	.a_reset_n(presetn),
446                     	.a_clk(pclk),
447                     	.a_pulse(s25),
448                     	.a_data(s17[6:0]),
449                     	.b_reset_n(urstn),
450                     	.b_clk(uclk),
451                     	.b_pulse(s36),
452                     	.b_data(s37),
453                     	.b_level(),
454                     	.b_level_d1()
455                     );
456                     
457                     assign lcr_break         = s37[6];
458                     assign lcr_parity_stick  = s37[5];
459                     assign lcr_parity_even   = s37[4];
460                     assign lcr_parity_enable = s37[3];
461                     assign lcr_stopbit       = s37[2];
462                     assign lcr_wordlength    = s37[1:0];
463                     
464                     `endif
465                     
466                     always @(negedge presetn or posedge pclk)
467                     begin
468        1/1          	if (~presetn)
469        1/1          		s18 &lt;= 6'h0;
470        1/1          	else if (s12 &amp; s8)
471        <font color = "red">0/1     ==>  		s18 &lt;= pwdata[5:0];</font>
                        MISSING_ELSE
472                     end
473                     
474                     assign mcr_auto_flow = s18[5];
475                     assign mcr_loop_mode = s18[4];
476                     assign mcr_out2      = s18[3];
477                     assign mcr_out1      = s18[2];
478                     assign mcr_rts       = s18[1];
479                     assign mcr_dtr       = s18[0];
480                     
481                     assign s46 = stfifo_error;
482                     assign s47 = (tx_shift_empty &amp; txfifo_empty);
483                     assign s48 = txfifo_empty;
484                     assign s49 = stfifo_dataout[2];
485                     assign s50 = stfifo_dataout[1];
486                     assign s51 = stfifo_dataout[0];
487                     assign s52 = (~rxfifo_empty);
488                     assign s19 = {s46, s47, s48, s49, s50, s51, lsr_overrun, s52};
489                     assign s53 = (s49 | s50 | s51 | lsr_overrun);
490                     
491                     assign s30 = psel &amp; (~pwrite) &amp; penable &amp; s9;
492                     assign lsr_read = s30;
493                     `ifdef ATCUART100_UCLK_PCLK_SAME
494                     assign rx_over_clr = s30;
495                     
496                     `else
497                     nds_sync_p2p lsr_read_syn (
498                     	.a_reset_n(presetn),
499                     	.a_clk(pclk),
500                     	.a_pulse(s30),
501                     	.b_reset_n(urstn),
502                     	.b_clk(uclk),
503                     	.b_pulse(rx_over_clr),
504                     	.b_level(),
505                     	.b_level_d1()
506                     );
507                     
508                     `endif
509                     
510                     assign s31 = psel &amp; (~pwrite) &amp; penable &amp; s10;
511                     
512                     always @(negedge presetn or posedge pclk)
513                     begin
514        1/1          	if (~presetn)
515        1/1          		s54 &lt;= 1'b0;
516        1/1          	else if (msr_ddcd_wen)
517        <font color = "red">0/1     ==>  		s54 &lt;= 1'b1;</font>
518        1/1          	else if (s31)
519        <font color = "red">0/1     ==>  		s54 &lt;= 1'b0;</font>
                        MISSING_ELSE
520                     end
521                     
522                     always @(negedge presetn or posedge pclk)
523                     begin
524        1/1          	if (~presetn)
525        1/1          		s55 &lt;= 1'b0;
526        1/1          	else if (msr_teri_wen)
527        <font color = "red">0/1     ==>  		s55 &lt;= 1'b1;</font>
528        1/1          	else if (s31)
529        <font color = "red">0/1     ==>  		s55 &lt;= 1'b0;</font>
                        MISSING_ELSE
530                     end
531                     
532                     always @(negedge presetn or posedge pclk)
533                     begin
534        1/1          	if (~presetn)
535        1/1          		s56 &lt;= 1'b0;
536        1/1          	else if (msr_ddsr_wen)
537        <font color = "red">0/1     ==>  		s56 &lt;= 1'b1;</font>
538        1/1          	else if (s31)
539        <font color = "red">0/1     ==>  		s56 &lt;= 1'b0;</font>
                        MISSING_ELSE
540                     end
541                     
542                     always @(negedge presetn or posedge pclk)
543                     begin
544        1/1          	if (~presetn)
545        1/1          		s57 &lt;= 1'b0;
546        1/1          	else if (mcr_auto_flow)
547        <font color = "red">0/1     ==>  		s57 &lt;= 1'b0;</font>
548        1/1          	else if (msr_dcts_wen)
549        1/1          		s57 &lt;= 1'b1;
550        1/1          	else if (s31)
551        <font color = "red">0/1     ==>  		s57 &lt;= 1'b0;</font>
                        MISSING_ELSE
552                     end
553                     
554                     assign s20 = {msr_dcd, msr_ri, msr_dsr, msr_cts, s54, s55, s56, s57};
555                     assign s58 = (s54 | s55 | s56 | s57);
556                     
557                     always @(negedge presetn or posedge pclk)
558                     begin
559        1/1          	if (~presetn)
560        1/1          		s21 &lt;= 8'h0;
561        1/1          	else if (s12 &amp; s11)
562        1/1          		s21 &lt;= pwdata[7:0];
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod991.html" >atcuart100_apbif_reg</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>18</td><td>6</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>18</td><td>6</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION ((((pwdata[4:3] == 2'b0) &amp; (pwdata[2:0] != 3'b0))) ? 4'h4 : pwdata[4:1])
             ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       376
 EXPRESSION (s40 || s42 || s38 || s41 || s39)
             -1-    -2-    -3-    -4-    -5-
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION (s40 ? 3'b011 : (s42 ? 3'b010 : (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0)))))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s42 ? 3'b010 : (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0))))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0)))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s39 ? 3'b0 : 3'b0)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod991.html" >atcuart100_apbif_reg</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">114</td>
<td class="rt">30</td>
<td class="rt">26.32 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">552</td>
<td class="rt">167</td>
<td class="rt">30.25 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">276</td>
<td class="rt">114</td>
<td class="rt">41.30 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">276</td>
<td class="rt">53</td>
<td class="rt">19.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">15</td>
<td class="rt">26.32 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">110</td>
<td class="rt">34.81 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">77</td>
<td class="rt">48.73 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">33</td>
<td class="rt">20.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">15</td>
<td class="rt">26.32 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">236</td>
<td class="rt">57</td>
<td class="rt">24.15 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">118</td>
<td class="rt">37</td>
<td class="rt">31.36 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">118</td>
<td class="rt">20</td>
<td class="rt">16.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>urstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_dataout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_datain[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_datain[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dll_reg[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm_reg[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcr_txfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcr_rxfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_auto_flow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_loop_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_out2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_out1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_rts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_dtr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_timeout_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_shift_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txfifo_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txfifo_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsr_overrun</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dr_intr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dcd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ri</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dsr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_cts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ddcd_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_teri_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ddsr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dcts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>baud_initial</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>oversample[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_break</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_stick</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_even</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_stopbit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_wordlength[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stfifo_dataout[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stfifo_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_over_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsr_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>s0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s9</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s12</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s13[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s14[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s16[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s17[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s17[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s18[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s19[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s19[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s19[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s19[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s20[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s20[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s21[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s22[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s25</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s26</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s27</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s28</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s29</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s30</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s31</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s34</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s35</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s36</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s37[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s37[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s38</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s39</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s40</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s41</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s42</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s43</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s44</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s45</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s46</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s47</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s48</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s49</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s50</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s51</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s52</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s53</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s55</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s56</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s57</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s58</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_299163'>
<a name="inst_tag_299163_Line"></a>
<b>Line Coverage for Instance : <a href="mod991.html#inst_tag_299163" >config_ss_tb.DUT.config_ss.uart1.u_apbif_reg</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>89</td><td>59</td><td>66.29</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>220</td><td>19</td><td>6</td><td>31.58</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>302</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>311</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>359</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>368</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>388</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>427</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>468</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>514</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>524</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>534</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>544</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>559</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                     begin
220        1/1          	if (psel &amp; (~pwrite))
221        1/1          		case(paddr)
222        1/1          			4'h0:	prdata = `ATCUART100_PRODUCT_ID;
223        <font color = "red">0/1     ==>  			4'h4:	prdata = {28'h0, `ATCUART100_HWCFG};</font>
224        <font color = "red">0/1     ==>  			4'h5:	prdata = {27'h0, s13, 1'b0};</font>
225                     			4'h8: begin
226        1/1          				if (s43)
227        <font color = "red">0/1     ==>  					prdata = {24'h0, dll_reg};</font>
228                     				else
229        1/1          					prdata = {24'h0, rxfifo_dataout};
230                     			end
231                     			4'h9: begin
232        <font color = "red">0/1     ==>  				if (s43)</font>
233        <font color = "red">0/1     ==>  					prdata = {24'h0, dlm_reg};</font>
234                     				else
235        <font color = "red">0/1     ==>  					prdata = {28'h0, s14};</font>
236                     			end
237        <font color = "red">0/1     ==>  			4'ha:	prdata = {24'h0, s16};</font>
238        <font color = "red">0/1     ==>  			4'hb:	prdata = {24'h0, s17};</font>
239        <font color = "red">0/1     ==>  			4'hc:	prdata = {26'h0, s18};</font>
240        <font color = "red">0/1     ==>  			4'hd:	prdata = {24'h0, s19};</font>
241        <font color = "red">0/1     ==>  			4'he:	prdata = {24'h0, s20};</font>
242        <font color = "red">0/1     ==>  			4'hf:	prdata = {24'h0, s21};</font>
243        <font color = "red">0/1     ==>  			default:	prdata = 32'h0000;</font>
244                     		endcase
245                     	else
246        1/1          		prdata = 32'h0000;
247                     end
248                     
249                     
250                     assign s24 = s12 &amp; s0;
251                     always @(negedge presetn or posedge pclk)
252                     begin
253        1/1          	if (~presetn)
254        1/1          		s13 &lt;= 4'h8;
255        1/1          	else if (s24)
256        <font color = "red">0/1     ==>  		s13 &lt;= ((pwdata[4:3] == 2'h0) &amp; (pwdata[2:0] != 3'h0)) ? 4'h4 : pwdata[4:1];</font>
                        MISSING_ELSE
257                     end
258                     
259                     `ifdef ATCUART100_UCLK_PCLK_SAME
260                     assign oversample = s13;
261                     
262                     `else
263                     nds_sync_p2p_data #(
264                             .DATA_BIT (4),
265                             .RESET_DATA_VALUE (4'h8)
266                     ) oscr_reg_syn (
267                     	.a_reset_n(presetn),
268                     	.a_clk(pclk),
269                     	.a_pulse(s24),
270                     	.a_data(s13),
271                     	.b_reset_n(urstn),
272                     	.b_clk(uclk),
273                     	.b_pulse(),
274                     	.b_data(oversample),
275                     	.b_level(),
276                     	.b_level_d1()
277                     );
278                     
279                     `endif
280                     
281                     assign rxfifo_read = psel &amp; (~pwrite) &amp; penable &amp; s1 &amp; ~rxfifo_empty;
282                     assign txfifo_write = s12 &amp; s1 &amp; ~txfifo_full;
283                     assign txfifo_datain = pwdata[7:0];
284                     
285                     always @(negedge presetn or posedge pclk)
286                     begin
287        1/1          	if (~presetn)
288        1/1          		s14 &lt;= 4'h0;
289        1/1          	else if (s12 &amp; s2)
290        <font color = "red">0/1     ==>  		s14 &lt;= pwdata[3:0];</font>
                        MISSING_ELSE
291                     end
292                     
293                     assign s39 		= s14[3] &amp; s58;
294                     assign s40 		= s14[2] &amp; s53;
295                     assign s41 	= s14[1] &amp; s45;
296                     assign s42 		= s14[0] &amp; rx_dr_intr;
297                     assign s38 	= s14[0] &amp; rx_timeout_intr;
298                     
299                     assign s26 = s12 &amp; s3;
300                     always @(negedge presetn or posedge pclk)
301                     begin
302        1/1          	if (~presetn)
303        1/1          		dll_reg &lt;= 8'h1;
304        1/1          	else if (s26)
305        <font color = "red">0/1     ==>  		dll_reg &lt;= pwdata[7:0];</font>
                        MISSING_ELSE
306                     end
307                     
308                     assign s27 = s12 &amp; s4;
309                     always @(negedge presetn or posedge pclk)
310                     begin
311        1/1          	if (~presetn)
312        1/1          		dlm_reg &lt;= 8'h0;
313        1/1          	else if (s27)
314        <font color = "red">0/1     ==>  		dlm_reg &lt;= pwdata[7:0];</font>
                        MISSING_ELSE
315                     end
316                     
317                     `ifdef ATCUART100_UCLK_PCLK_SAME
318                     assign s32 = (s26 | s27);
319                     always @(negedge presetn or posedge pclk)
320                     begin
321                     	if (~presetn)
322                     		s33 &lt;= 1'b0;
323                     	else if (s32)
324                     		s33 &lt;= 1'b1;
325                     	else
326                     		s33 &lt;= 1'b0;
327                     end
328                     
329                     assign baud_initial = s33;
330                     
331                     `else
332                     nds_sync_p2p dll_wen_syn (
333                     	.a_reset_n(presetn),
334                     	.a_clk(pclk),
335                     	.a_pulse(s26),
336                     	.b_reset_n(urstn),
337                     	.b_clk(uclk),
338                     	.b_pulse(s34),
339                     	.b_level(),
340                     	.b_level_d1()
341                     );
342                     
343                     nds_sync_p2p dlm_wen_syn (
344                     	.a_reset_n(presetn),
345                     	.a_clk(pclk),
346                     	.a_pulse(s27),
347                     	.b_reset_n(urstn),
348                     	.b_clk(uclk),
349                     	.b_pulse(s35),
350                     	.b_level(),
351                     	.b_level_d1()
352                     );
353                     
354                     assign baud_initial = (s34 | s35);
355                     `endif
356                     
357                     always @(negedge presetn or posedge pclk)
358                     begin
359        1/1          	if (~presetn)
360        1/1          		s44 &lt;= 1'b1;
361                     	else
362        1/1          		s44 &lt;= txfifo_empty;
363                     end
364                     
365                     assign s28 = psel &amp; (~pwrite) &amp; penable &amp; s5;
366                     always @(negedge presetn or posedge pclk)
367                     begin
368        1/1          	if (~presetn)
369        1/1          		s45 &lt;= 1'b1;
370        1/1          	else if (txfifo_empty &amp; (~s44))
371        <font color = "red">0/1     ==>  		s45 &lt;= 1'b1;</font>
372        1/1          	else if ((s28 &amp; (s22 == 3'b001)) | ((~txfifo_empty) &amp; s44))
373        <font color = "red">0/1     ==>  		s45 &lt;= 1'b0;</font>
                        MISSING_ELSE
374                     end
375                     
376                     assign s23 = (s40 || s42 || s38 || s41 || s39);
377                     assign s22 = (s40   		? 3'b011 :
378                     		      (s42   	? 3'b010 :
379                     		      (s38   	? 3'b110 :
380                     		      (s41   	? 3'b001 :
381                     		      (s39   		? 3'b000 : 3'b000)))));
382                     
383                     assign s16 = {{2{s15[0]}}, 2'h0, s22, ~s23};
384                     assign s29 = s12 &amp; s6;
385                     
386                     always @(negedge presetn or posedge pclk)
387                     begin
388        1/1          	if (~presetn)
389        1/1          		s15 &lt;= 8'h0;
390        1/1          	else if (s29)
391        <font color = "red">0/1     ==>  		s15 &lt;= pwdata[7:0];</font>
392                     	else begin
393        1/1          		s15[7:3] &lt;= s15[7:3];
394        1/1          		s15[2:1] &lt;= 2'h0;
395        1/1          		s15[0] &lt;= s15[0];
396                     	end
397                     end
398                     
399                     assign rxfifo_threshold = s15[7:6];
400                     assign txfifo_threshold = s15[5:4];
401                     assign dma_mode = s15[3];
402                     assign fcr_txfifo_rst = s15[2];
403                     assign fcr_rxfifo_rst = s15[1];
404                     assign fifo_enable = s15[0];
405                     
406                     `ifdef ATCUART100_UCLK_PCLK_SAME
407                     assign uart_fifo_enable = s15[0];
408                     
409                     `else
410                     
411                     nds_sync_l2l fcr_reg_syn (
412                     	.b_reset_n(urstn),
413                     	.b_clk(uclk),
414                     	.a_signal(fifo_enable),
415                     	.b_signal(uart_fifo_enable),
416                     	.b_signal_rising_edge_pulse(),
417                     	.b_signal_falling_edge_pulse(),
418                     	.b_signal_edge_pulse()
419                     );
420                     
421                     `endif
422                     
423                     assign s25 = s12 &amp; s7;
424                     
425                     always @(negedge presetn or posedge pclk)
426                     begin
427        1/1          	if (~presetn)
428        1/1          		s17 &lt;= 8'h0;
429        1/1          	else if (s25)
430        1/1          		s17 &lt;= pwdata[7:0];
                        MISSING_ELSE
431                     end
432                     
433                     assign s43          = s17[7];
434                     `ifdef ATCUART100_UCLK_PCLK_SAME
435                     assign lcr_break         = s17[6];
436                     assign lcr_parity_stick  = s17[5];
437                     assign lcr_parity_even   = s17[4];
438                     assign lcr_parity_enable = s17[3];
439                     assign lcr_stopbit       = s17[2];
440                     assign lcr_wordlength    = s17[1:0];
441                     
442                     `else
443                     
444                     nds_sync_p2p_data #(.DATA_BIT(7)) lcr_wen_syn (
445                     	.a_reset_n(presetn),
446                     	.a_clk(pclk),
447                     	.a_pulse(s25),
448                     	.a_data(s17[6:0]),
449                     	.b_reset_n(urstn),
450                     	.b_clk(uclk),
451                     	.b_pulse(s36),
452                     	.b_data(s37),
453                     	.b_level(),
454                     	.b_level_d1()
455                     );
456                     
457                     assign lcr_break         = s37[6];
458                     assign lcr_parity_stick  = s37[5];
459                     assign lcr_parity_even   = s37[4];
460                     assign lcr_parity_enable = s37[3];
461                     assign lcr_stopbit       = s37[2];
462                     assign lcr_wordlength    = s37[1:0];
463                     
464                     `endif
465                     
466                     always @(negedge presetn or posedge pclk)
467                     begin
468        1/1          	if (~presetn)
469        1/1          		s18 &lt;= 6'h0;
470        1/1          	else if (s12 &amp; s8)
471        <font color = "red">0/1     ==>  		s18 &lt;= pwdata[5:0];</font>
                        MISSING_ELSE
472                     end
473                     
474                     assign mcr_auto_flow = s18[5];
475                     assign mcr_loop_mode = s18[4];
476                     assign mcr_out2      = s18[3];
477                     assign mcr_out1      = s18[2];
478                     assign mcr_rts       = s18[1];
479                     assign mcr_dtr       = s18[0];
480                     
481                     assign s46 = stfifo_error;
482                     assign s47 = (tx_shift_empty &amp; txfifo_empty);
483                     assign s48 = txfifo_empty;
484                     assign s49 = stfifo_dataout[2];
485                     assign s50 = stfifo_dataout[1];
486                     assign s51 = stfifo_dataout[0];
487                     assign s52 = (~rxfifo_empty);
488                     assign s19 = {s46, s47, s48, s49, s50, s51, lsr_overrun, s52};
489                     assign s53 = (s49 | s50 | s51 | lsr_overrun);
490                     
491                     assign s30 = psel &amp; (~pwrite) &amp; penable &amp; s9;
492                     assign lsr_read = s30;
493                     `ifdef ATCUART100_UCLK_PCLK_SAME
494                     assign rx_over_clr = s30;
495                     
496                     `else
497                     nds_sync_p2p lsr_read_syn (
498                     	.a_reset_n(presetn),
499                     	.a_clk(pclk),
500                     	.a_pulse(s30),
501                     	.b_reset_n(urstn),
502                     	.b_clk(uclk),
503                     	.b_pulse(rx_over_clr),
504                     	.b_level(),
505                     	.b_level_d1()
506                     );
507                     
508                     `endif
509                     
510                     assign s31 = psel &amp; (~pwrite) &amp; penable &amp; s10;
511                     
512                     always @(negedge presetn or posedge pclk)
513                     begin
514        1/1          	if (~presetn)
515        1/1          		s54 &lt;= 1'b0;
516        1/1          	else if (msr_ddcd_wen)
517        <font color = "red">0/1     ==>  		s54 &lt;= 1'b1;</font>
518        1/1          	else if (s31)
519        <font color = "red">0/1     ==>  		s54 &lt;= 1'b0;</font>
                        MISSING_ELSE
520                     end
521                     
522                     always @(negedge presetn or posedge pclk)
523                     begin
524        1/1          	if (~presetn)
525        1/1          		s55 &lt;= 1'b0;
526        1/1          	else if (msr_teri_wen)
527        <font color = "red">0/1     ==>  		s55 &lt;= 1'b1;</font>
528        1/1          	else if (s31)
529        <font color = "red">0/1     ==>  		s55 &lt;= 1'b0;</font>
                        MISSING_ELSE
530                     end
531                     
532                     always @(negedge presetn or posedge pclk)
533                     begin
534        1/1          	if (~presetn)
535        1/1          		s56 &lt;= 1'b0;
536        1/1          	else if (msr_ddsr_wen)
537        <font color = "red">0/1     ==>  		s56 &lt;= 1'b1;</font>
538        1/1          	else if (s31)
539        <font color = "red">0/1     ==>  		s56 &lt;= 1'b0;</font>
                        MISSING_ELSE
540                     end
541                     
542                     always @(negedge presetn or posedge pclk)
543                     begin
544        1/1          	if (~presetn)
545        1/1          		s57 &lt;= 1'b0;
546        1/1          	else if (mcr_auto_flow)
547        <font color = "red">0/1     ==>  		s57 &lt;= 1'b0;</font>
548        1/1          	else if (msr_dcts_wen)
549        1/1          		s57 &lt;= 1'b1;
550        1/1          	else if (s31)
551        <font color = "red">0/1     ==>  		s57 &lt;= 1'b0;</font>
                        MISSING_ELSE
552                     end
553                     
554                     assign s20 = {msr_dcd, msr_ri, msr_dsr, msr_cts, s54, s55, s56, s57};
555                     assign s58 = (s54 | s55 | s56 | s57);
556                     
557                     always @(negedge presetn or posedge pclk)
558                     begin
559        1/1          	if (~presetn)
560        1/1          		s21 &lt;= 8'h0;
561        1/1          	else if (s12 &amp; s11)
562        <font color = "red">0/1     ==>  		s21 &lt;= pwdata[7:0];</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_299163_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod991.html#inst_tag_299163" >config_ss_tb.DUT.config_ss.uart1.u_apbif_reg</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>18</td><td>6</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>18</td><td>6</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION ((((pwdata[4:3] == 2'b0) &amp; (pwdata[2:0] != 3'b0))) ? 4'h4 : pwdata[4:1])
             ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       376
 EXPRESSION (s40 || s42 || s38 || s41 || s39)
             -1-    -2-    -3-    -4-    -5-
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION (s40 ? 3'b011 : (s42 ? 3'b010 : (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0)))))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s42 ? 3'b010 : (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0))))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0)))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s39 ? 3'b0 : 3'b0)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_299163_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod991.html#inst_tag_299163" >config_ss_tb.DUT.config_ss.uart1.u_apbif_reg</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">114</td>
<td class="rt">16</td>
<td class="rt">14.04 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">552</td>
<td class="rt">119</td>
<td class="rt">21.56 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">276</td>
<td class="rt">86</td>
<td class="rt">31.16 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">276</td>
<td class="rt">33</td>
<td class="rt">11.96 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">9</td>
<td class="rt">15.79 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">94</td>
<td class="rt">29.75 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">69</td>
<td class="rt">43.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">25</td>
<td class="rt">15.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">7</td>
<td class="rt">12.28 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">236</td>
<td class="rt">25</td>
<td class="rt">10.59 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">118</td>
<td class="rt">17</td>
<td class="rt">14.41 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">118</td>
<td class="rt">8</td>
<td class="rt">6.78  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>urstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_dataout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_datain[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_datain[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_write</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dll_reg[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm_reg[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcr_txfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcr_rxfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_auto_flow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_loop_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_out2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_out1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_rts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_dtr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_timeout_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_shift_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txfifo_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>txfifo_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsr_overrun</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dr_intr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dcd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ri</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dsr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_cts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ddcd_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_teri_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ddsr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dcts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>baud_initial</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>oversample[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_break</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_stick</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_even</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_stopbit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_wordlength[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stfifo_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_over_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsr_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>s0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s9</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s12</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s13[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s14[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s16[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s17[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s17[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s18[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s19[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s19[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s20[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s20[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s21[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s22[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s25</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s26</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s27</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s28</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s29</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s30</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s31</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s34</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s35</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s36</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s37[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s37[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s38</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s39</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s40</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s41</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s42</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s43</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s44</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s45</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s46</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s47</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s48</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s49</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s50</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s51</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s52</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s53</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s55</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s56</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s57</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s58</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_299162'>
<a name="inst_tag_299162_Line"></a>
<b>Line Coverage for Instance : <a href="mod991.html#inst_tag_299162" >config_ss_tb.DUT.config_ss.uart0.u_apbif_reg</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>89</td><td>61</td><td>68.54</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>220</td><td>19</td><td>5</td><td>26.32</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>253</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>287</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>302</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>311</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>359</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>368</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>388</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>427</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>468</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>514</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>524</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>534</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>544</td><td>8</td><td>6</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>559</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
219                     begin
220        1/1          	if (psel &amp; (~pwrite))
221        1/1          		case(paddr)
222        <font color = "red">0/1     ==>  			4'h0:	prdata = `ATCUART100_PRODUCT_ID;</font>
223        <font color = "red">0/1     ==>  			4'h4:	prdata = {28'h0, `ATCUART100_HWCFG};</font>
224        <font color = "red">0/1     ==>  			4'h5:	prdata = {27'h0, s13, 1'b0};</font>
225                     			4'h8: begin
226        <font color = "red">0/1     ==>  				if (s43)</font>
227        <font color = "red">0/1     ==>  					prdata = {24'h0, dll_reg};</font>
228                     				else
229        <font color = "red">0/1     ==>  					prdata = {24'h0, rxfifo_dataout};</font>
230                     			end
231                     			4'h9: begin
232        <font color = "red">0/1     ==>  				if (s43)</font>
233        <font color = "red">0/1     ==>  					prdata = {24'h0, dlm_reg};</font>
234                     				else
235        <font color = "red">0/1     ==>  					prdata = {28'h0, s14};</font>
236                     			end
237        <font color = "red">0/1     ==>  			4'ha:	prdata = {24'h0, s16};</font>
238        <font color = "red">0/1     ==>  			4'hb:	prdata = {24'h0, s17};</font>
239        <font color = "red">0/1     ==>  			4'hc:	prdata = {26'h0, s18};</font>
240        1/1          			4'hd:	prdata = {24'h0, s19};
241        <font color = "red">0/1     ==>  			4'he:	prdata = {24'h0, s20};</font>
242        1/1          			4'hf:	prdata = {24'h0, s21};
243        <font color = "red">0/1     ==>  			default:	prdata = 32'h0000;</font>
244                     		endcase
245                     	else
246        1/1          		prdata = 32'h0000;
247                     end
248                     
249                     
250                     assign s24 = s12 &amp; s0;
251                     always @(negedge presetn or posedge pclk)
252                     begin
253        1/1          	if (~presetn)
254        1/1          		s13 &lt;= 4'h8;
255        1/1          	else if (s24)
256        <font color = "red">0/1     ==>  		s13 &lt;= ((pwdata[4:3] == 2'h0) &amp; (pwdata[2:0] != 3'h0)) ? 4'h4 : pwdata[4:1];</font>
                        MISSING_ELSE
257                     end
258                     
259                     `ifdef ATCUART100_UCLK_PCLK_SAME
260                     assign oversample = s13;
261                     
262                     `else
263                     nds_sync_p2p_data #(
264                             .DATA_BIT (4),
265                             .RESET_DATA_VALUE (4'h8)
266                     ) oscr_reg_syn (
267                     	.a_reset_n(presetn),
268                     	.a_clk(pclk),
269                     	.a_pulse(s24),
270                     	.a_data(s13),
271                     	.b_reset_n(urstn),
272                     	.b_clk(uclk),
273                     	.b_pulse(),
274                     	.b_data(oversample),
275                     	.b_level(),
276                     	.b_level_d1()
277                     );
278                     
279                     `endif
280                     
281                     assign rxfifo_read = psel &amp; (~pwrite) &amp; penable &amp; s1 &amp; ~rxfifo_empty;
282                     assign txfifo_write = s12 &amp; s1 &amp; ~txfifo_full;
283                     assign txfifo_datain = pwdata[7:0];
284                     
285                     always @(negedge presetn or posedge pclk)
286                     begin
287        1/1          	if (~presetn)
288        1/1          		s14 &lt;= 4'h0;
289        1/1          	else if (s12 &amp; s2)
290        <font color = "red">0/1     ==>  		s14 &lt;= pwdata[3:0];</font>
                        MISSING_ELSE
291                     end
292                     
293                     assign s39 		= s14[3] &amp; s58;
294                     assign s40 		= s14[2] &amp; s53;
295                     assign s41 	= s14[1] &amp; s45;
296                     assign s42 		= s14[0] &amp; rx_dr_intr;
297                     assign s38 	= s14[0] &amp; rx_timeout_intr;
298                     
299                     assign s26 = s12 &amp; s3;
300                     always @(negedge presetn or posedge pclk)
301                     begin
302        1/1          	if (~presetn)
303        1/1          		dll_reg &lt;= 8'h1;
304        1/1          	else if (s26)
305        <font color = "red">0/1     ==>  		dll_reg &lt;= pwdata[7:0];</font>
                        MISSING_ELSE
306                     end
307                     
308                     assign s27 = s12 &amp; s4;
309                     always @(negedge presetn or posedge pclk)
310                     begin
311        1/1          	if (~presetn)
312        1/1          		dlm_reg &lt;= 8'h0;
313        1/1          	else if (s27)
314        <font color = "red">0/1     ==>  		dlm_reg &lt;= pwdata[7:0];</font>
                        MISSING_ELSE
315                     end
316                     
317                     `ifdef ATCUART100_UCLK_PCLK_SAME
318                     assign s32 = (s26 | s27);
319                     always @(negedge presetn or posedge pclk)
320                     begin
321                     	if (~presetn)
322                     		s33 &lt;= 1'b0;
323                     	else if (s32)
324                     		s33 &lt;= 1'b1;
325                     	else
326                     		s33 &lt;= 1'b0;
327                     end
328                     
329                     assign baud_initial = s33;
330                     
331                     `else
332                     nds_sync_p2p dll_wen_syn (
333                     	.a_reset_n(presetn),
334                     	.a_clk(pclk),
335                     	.a_pulse(s26),
336                     	.b_reset_n(urstn),
337                     	.b_clk(uclk),
338                     	.b_pulse(s34),
339                     	.b_level(),
340                     	.b_level_d1()
341                     );
342                     
343                     nds_sync_p2p dlm_wen_syn (
344                     	.a_reset_n(presetn),
345                     	.a_clk(pclk),
346                     	.a_pulse(s27),
347                     	.b_reset_n(urstn),
348                     	.b_clk(uclk),
349                     	.b_pulse(s35),
350                     	.b_level(),
351                     	.b_level_d1()
352                     );
353                     
354                     assign baud_initial = (s34 | s35);
355                     `endif
356                     
357                     always @(negedge presetn or posedge pclk)
358                     begin
359        1/1          	if (~presetn)
360        1/1          		s44 &lt;= 1'b1;
361                     	else
362        1/1          		s44 &lt;= txfifo_empty;
363                     end
364                     
365                     assign s28 = psel &amp; (~pwrite) &amp; penable &amp; s5;
366                     always @(negedge presetn or posedge pclk)
367                     begin
368        1/1          	if (~presetn)
369        1/1          		s45 &lt;= 1'b1;
370        1/1          	else if (txfifo_empty &amp; (~s44))
371        1/1          		s45 &lt;= 1'b1;
372        1/1          	else if ((s28 &amp; (s22 == 3'b001)) | ((~txfifo_empty) &amp; s44))
373        1/1          		s45 &lt;= 1'b0;
                        MISSING_ELSE
374                     end
375                     
376                     assign s23 = (s40 || s42 || s38 || s41 || s39);
377                     assign s22 = (s40   		? 3'b011 :
378                     		      (s42   	? 3'b010 :
379                     		      (s38   	? 3'b110 :
380                     		      (s41   	? 3'b001 :
381                     		      (s39   		? 3'b000 : 3'b000)))));
382                     
383                     assign s16 = {{2{s15[0]}}, 2'h0, s22, ~s23};
384                     assign s29 = s12 &amp; s6;
385                     
386                     always @(negedge presetn or posedge pclk)
387                     begin
388        1/1          	if (~presetn)
389        1/1          		s15 &lt;= 8'h0;
390        1/1          	else if (s29)
391        <font color = "red">0/1     ==>  		s15 &lt;= pwdata[7:0];</font>
392                     	else begin
393        1/1          		s15[7:3] &lt;= s15[7:3];
394        1/1          		s15[2:1] &lt;= 2'h0;
395        1/1          		s15[0] &lt;= s15[0];
396                     	end
397                     end
398                     
399                     assign rxfifo_threshold = s15[7:6];
400                     assign txfifo_threshold = s15[5:4];
401                     assign dma_mode = s15[3];
402                     assign fcr_txfifo_rst = s15[2];
403                     assign fcr_rxfifo_rst = s15[1];
404                     assign fifo_enable = s15[0];
405                     
406                     `ifdef ATCUART100_UCLK_PCLK_SAME
407                     assign uart_fifo_enable = s15[0];
408                     
409                     `else
410                     
411                     nds_sync_l2l fcr_reg_syn (
412                     	.b_reset_n(urstn),
413                     	.b_clk(uclk),
414                     	.a_signal(fifo_enable),
415                     	.b_signal(uart_fifo_enable),
416                     	.b_signal_rising_edge_pulse(),
417                     	.b_signal_falling_edge_pulse(),
418                     	.b_signal_edge_pulse()
419                     );
420                     
421                     `endif
422                     
423                     assign s25 = s12 &amp; s7;
424                     
425                     always @(negedge presetn or posedge pclk)
426                     begin
427        1/1          	if (~presetn)
428        1/1          		s17 &lt;= 8'h0;
429        1/1          	else if (s25)
430        1/1          		s17 &lt;= pwdata[7:0];
                        MISSING_ELSE
431                     end
432                     
433                     assign s43          = s17[7];
434                     `ifdef ATCUART100_UCLK_PCLK_SAME
435                     assign lcr_break         = s17[6];
436                     assign lcr_parity_stick  = s17[5];
437                     assign lcr_parity_even   = s17[4];
438                     assign lcr_parity_enable = s17[3];
439                     assign lcr_stopbit       = s17[2];
440                     assign lcr_wordlength    = s17[1:0];
441                     
442                     `else
443                     
444                     nds_sync_p2p_data #(.DATA_BIT(7)) lcr_wen_syn (
445                     	.a_reset_n(presetn),
446                     	.a_clk(pclk),
447                     	.a_pulse(s25),
448                     	.a_data(s17[6:0]),
449                     	.b_reset_n(urstn),
450                     	.b_clk(uclk),
451                     	.b_pulse(s36),
452                     	.b_data(s37),
453                     	.b_level(),
454                     	.b_level_d1()
455                     );
456                     
457                     assign lcr_break         = s37[6];
458                     assign lcr_parity_stick  = s37[5];
459                     assign lcr_parity_even   = s37[4];
460                     assign lcr_parity_enable = s37[3];
461                     assign lcr_stopbit       = s37[2];
462                     assign lcr_wordlength    = s37[1:0];
463                     
464                     `endif
465                     
466                     always @(negedge presetn or posedge pclk)
467                     begin
468        1/1          	if (~presetn)
469        1/1          		s18 &lt;= 6'h0;
470        1/1          	else if (s12 &amp; s8)
471        <font color = "red">0/1     ==>  		s18 &lt;= pwdata[5:0];</font>
                        MISSING_ELSE
472                     end
473                     
474                     assign mcr_auto_flow = s18[5];
475                     assign mcr_loop_mode = s18[4];
476                     assign mcr_out2      = s18[3];
477                     assign mcr_out1      = s18[2];
478                     assign mcr_rts       = s18[1];
479                     assign mcr_dtr       = s18[0];
480                     
481                     assign s46 = stfifo_error;
482                     assign s47 = (tx_shift_empty &amp; txfifo_empty);
483                     assign s48 = txfifo_empty;
484                     assign s49 = stfifo_dataout[2];
485                     assign s50 = stfifo_dataout[1];
486                     assign s51 = stfifo_dataout[0];
487                     assign s52 = (~rxfifo_empty);
488                     assign s19 = {s46, s47, s48, s49, s50, s51, lsr_overrun, s52};
489                     assign s53 = (s49 | s50 | s51 | lsr_overrun);
490                     
491                     assign s30 = psel &amp; (~pwrite) &amp; penable &amp; s9;
492                     assign lsr_read = s30;
493                     `ifdef ATCUART100_UCLK_PCLK_SAME
494                     assign rx_over_clr = s30;
495                     
496                     `else
497                     nds_sync_p2p lsr_read_syn (
498                     	.a_reset_n(presetn),
499                     	.a_clk(pclk),
500                     	.a_pulse(s30),
501                     	.b_reset_n(urstn),
502                     	.b_clk(uclk),
503                     	.b_pulse(rx_over_clr),
504                     	.b_level(),
505                     	.b_level_d1()
506                     );
507                     
508                     `endif
509                     
510                     assign s31 = psel &amp; (~pwrite) &amp; penable &amp; s10;
511                     
512                     always @(negedge presetn or posedge pclk)
513                     begin
514        1/1          	if (~presetn)
515        1/1          		s54 &lt;= 1'b0;
516        1/1          	else if (msr_ddcd_wen)
517        <font color = "red">0/1     ==>  		s54 &lt;= 1'b1;</font>
518        1/1          	else if (s31)
519        <font color = "red">0/1     ==>  		s54 &lt;= 1'b0;</font>
                        MISSING_ELSE
520                     end
521                     
522                     always @(negedge presetn or posedge pclk)
523                     begin
524        1/1          	if (~presetn)
525        1/1          		s55 &lt;= 1'b0;
526        1/1          	else if (msr_teri_wen)
527        <font color = "red">0/1     ==>  		s55 &lt;= 1'b1;</font>
528        1/1          	else if (s31)
529        <font color = "red">0/1     ==>  		s55 &lt;= 1'b0;</font>
                        MISSING_ELSE
530                     end
531                     
532                     always @(negedge presetn or posedge pclk)
533                     begin
534        1/1          	if (~presetn)
535        1/1          		s56 &lt;= 1'b0;
536        1/1          	else if (msr_ddsr_wen)
537        <font color = "red">0/1     ==>  		s56 &lt;= 1'b1;</font>
538        1/1          	else if (s31)
539        <font color = "red">0/1     ==>  		s56 &lt;= 1'b0;</font>
                        MISSING_ELSE
540                     end
541                     
542                     always @(negedge presetn or posedge pclk)
543                     begin
544        1/1          	if (~presetn)
545        1/1          		s57 &lt;= 1'b0;
546        1/1          	else if (mcr_auto_flow)
547        <font color = "red">0/1     ==>  		s57 &lt;= 1'b0;</font>
548        1/1          	else if (msr_dcts_wen)
549        1/1          		s57 &lt;= 1'b1;
550        1/1          	else if (s31)
551        <font color = "red">0/1     ==>  		s57 &lt;= 1'b0;</font>
                        MISSING_ELSE
552                     end
553                     
554                     assign s20 = {msr_dcd, msr_ri, msr_dsr, msr_cts, s54, s55, s56, s57};
555                     assign s58 = (s54 | s55 | s56 | s57);
556                     
557                     always @(negedge presetn or posedge pclk)
558                     begin
559        1/1          	if (~presetn)
560        1/1          		s21 &lt;= 8'h0;
561        1/1          	else if (s12 &amp; s11)
562        1/1          		s21 &lt;= pwdata[7:0];
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_299162_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod991.html#inst_tag_299162" >config_ss_tb.DUT.config_ss.uart0.u_apbif_reg</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>18</td><td>6</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>18</td><td>6</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       256
 EXPRESSION ((((pwdata[4:3] == 2'b0) &amp; (pwdata[2:0] != 3'b0))) ? 4'h4 : pwdata[4:1])
             ------------------------1------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       376
 EXPRESSION (s40 || s42 || s38 || s41 || s39)
             -1-    -2-    -3-    -4-    -5-
</pre>
<table class="noborder">
<col span="5" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>-5-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION (s40 ? 3'b011 : (s42 ? 3'b010 : (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0)))))
             -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s42 ? 3'b010 : (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0))))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s38 ? 3'b110 : (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0)))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s41 ? 3'b1 : (s39 ? 3'b0 : 3'b0))
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 SUB-EXPRESSION (s39 ? 3'b0 : 3'b0)
                 -1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_299162_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod991.html#inst_tag_299162" >config_ss_tb.DUT.config_ss.uart0.u_apbif_reg</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">114</td>
<td class="rt">26</td>
<td class="rt">22.81 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">552</td>
<td class="rt">155</td>
<td class="rt">28.08 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">276</td>
<td class="rt">109</td>
<td class="rt">39.49 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">276</td>
<td class="rt">46</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">57</td>
<td class="rt">12</td>
<td class="rt">21.05 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">316</td>
<td class="rt">100</td>
<td class="rt">31.65 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">158</td>
<td class="rt">72</td>
<td class="rt">45.57 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">158</td>
<td class="rt">28</td>
<td class="rt">17.72 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">57</td>
<td class="rt">14</td>
<td class="rt">24.56 </td>
</tr><tr class="s2">
<td>Signal Bits</td>
<td class="rt">236</td>
<td class="rt">55</td>
<td class="rt">23.31 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">118</td>
<td class="rt">37</td>
<td class="rt">31.36 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">118</td>
<td class="rt">18</td>
<td class="rt">15.25 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>paddr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata[31:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>prdata[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>urstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_dataout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_datain[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_datain[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dll_reg[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dlm_reg[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>txfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcr_txfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fcr_rxfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_auto_flow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_loop_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_out2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_out1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_rts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mcr_dtr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_timeout_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tx_shift_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txfifo_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>txfifo_full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsr_overrun</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_dr_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dcd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ri</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dsr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_cts</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ddcd_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_teri_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_ddsr_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>msr_dcts_wen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>baud_initial</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>oversample[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_break</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_stick</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_even</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_parity_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_stopbit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lcr_wordlength[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>stfifo_dataout[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stfifo_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_over_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsr_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uart_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>s0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s4</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s9</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s12</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s13[4:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s14[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s15[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s16[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s17[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s17[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s18[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s19[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s19[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s19[6:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s19[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s20[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s20[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s21[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s22[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s25</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s26</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s27</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s28</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s29</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s30</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s31</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s34</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s35</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s36</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s37[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s37[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s38</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s39</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s40</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s41</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s42</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s43</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s44</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s45</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s46</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s47</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s48</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s49</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s50</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s51</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s52</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s53</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s54</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s55</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s56</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s57</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s58</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_299162">
    <li>
      <a href="#inst_tag_299162_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_299162_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_299162_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_299163">
    <li>
      <a href="#inst_tag_299163_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_299163_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_299163_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_atcuart100_apbif_reg">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
