$date
     May 18, 2025       14:51:59
$end

$version
 SystemC 2.3.3-Accellera --- May 13 2025 13:35:09
$end

$timescale
     1 ps
$end

$scope module SystemC $end
$var wire    1  aaaaa  clock       $end
$var wire    1  aaaab  regbank_enable       $end
$var wire    1  aaaac  regbank_write       $end
$var wire    5  aaaad  read_address1 [4:0]  $end
$var wire    5  aaaae  read_address2 [4:0]  $end
$var wire    5  aaaaf  write_address [4:0]  $end
$var wire   32  aaaag  write_data [31:0]  $end
$var wire   32  aaaah  read_data1 [31:0]  $end
$var wire   32  aaaai  read_data2 [31:0]  $end
$upscope $end
$enddefinitions  $end

$comment
All initial values are dumped below at time 0 sec = 0 timescale units.
$end

$dumpvars
1aaaaa
1aaaab
1aaaac
b0 aaaad
b0 aaaae
b1 aaaaf
b1100100 aaaag
b0 aaaah
b0 aaaai
$end

#1000
0aaaaa

#2000
1aaaaa
b10 aaaaf
b11111111111111111111111111001001 aaaag

#3000
0aaaaa

#4000
1aaaaa
0aaaac
b1 aaaad
b10 aaaae
b1100100 aaaah
b11111111111111111111111111001001 aaaai

#5000
0aaaaa

#6000
1aaaaa
1aaaac
b1010 aaaaf
b1100001001 aaaag

#7000
0aaaaa

#8000
1aaaaa
0aaaac
b1010 aaaad
b0 aaaae
b1100001001 aaaah
b0 aaaai

#9000
0aaaaa

#10000
