Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Feb 14 22:27:03 2026
| Host         : LAPTOP-PO39E6RB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_MODULE_timing_summary_routed.rpt -pb TOP_MODULE_timing_summary_routed.pb -rpx TOP_MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_MODULE
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (13)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 13 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.848        0.000                      0                 3319        0.106        0.000                      0                 3319        4.500        0.000                       0                  1159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.848        0.000                      0                 3319        0.106        0.000                      0                 3319        4.500        0.000                       0                  1159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 1.974ns (21.409%)  route 7.246ns (78.591%))
  Logic Levels:           10  (LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.544     5.095    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  DUT/DUT_04/pipe_dut_in_reg[0][0]/Q
                         net (fo=20, routed)          0.992     6.543    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           0.843     7.510    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.600     8.234    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X56Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.358 r  DUT/DUT_04/pipe_dut_out[5]_i_5/O
                         net (fo=3, routed)           0.818     9.176    DUT/DUT_04/MULT/CC[3]_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.300 r  DUT/DUT_04/pipe_dut_out[9]_i_26/O
                         net (fo=3, routed)           0.664     9.964    DUT/DUT_04/MULT/CC[3]_2
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.088 r  DUT/DUT_04/pipe_dut_out[9]_i_19/O
                         net (fo=3, routed)           0.818    10.906    DUT/DUT_04/MULT/PP[3]_4
    SLICE_X58Y70         LUT6 (Prop_lut6_I0_O)        0.124    11.030 r  DUT/DUT_04/pipe_dut_out[9]_i_6/O
                         net (fo=4, routed)           0.568    11.598    DUT/DUT_04/MULT/PP[4]_3
    SLICE_X61Y69         LUT4 (Prop_lut4_I3_O)        0.124    11.722 r  DUT/DUT_04/pipe_dut_out[9]_i_2/O
                         net (fo=4, routed)           0.632    12.354    DUT/DUT_04/MULT/CC[5]_2
    SLICE_X60Y70         LUT6 (Prop_lut6_I0_O)        0.124    12.478 r  DUT/DUT_04/pipe_dut_out[15]_i_14/O
                         net (fo=3, routed)           0.662    13.140    DUT/DUT_04/MULT/CC[5]_4
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.150    13.290 r  DUT/DUT_04/pipe_dut_out[11]_i_2/O
                         net (fo=1, routed)           0.649    13.940    DUT/DUT_04/MULT/genblk4[4].PP_row21/Q0
    SLICE_X59Y70         LUT5 (Prop_lut5_I0_O)        0.376    14.316 r  DUT/DUT_04/pipe_dut_out[11]_i_1/O
                         net (fo=1, routed)           0.000    14.316    DUT/DUT_04/pipe_dut_out[11]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.494    14.865    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[11]/C
                         clock pessimism              0.259    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)        0.075    15.164    DUT/DUT_04/pipe_dut_out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -14.316    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.157ns  (logic 1.696ns (18.522%)  route 7.461ns (81.478%))
  Logic Levels:           10  (LUT5=1 LUT6=9)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.544     5.095    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  DUT/DUT_04/pipe_dut_in_reg[0][0]/Q
                         net (fo=20, routed)          0.992     6.543    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           0.843     7.510    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.600     8.234    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X56Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.358 r  DUT/DUT_04/pipe_dut_out[5]_i_5/O
                         net (fo=3, routed)           0.668     9.026    DUT/DUT_04/MULT/CC[3]_0
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     9.150 r  DUT/DUT_04/pipe_dut_out[6]_i_4/O
                         net (fo=5, routed)           0.809     9.959    DUT/DUT_04/MULT/CC[3]_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.083 r  DUT/DUT_04/pipe_dut_out[9]_i_22/O
                         net (fo=3, routed)           0.669    10.752    DUT/DUT_04/MULT/CC[3]_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.876 r  DUT/DUT_04/pipe_dut_out[15]_i_30/O
                         net (fo=3, routed)           0.746    11.622    DUT/DUT_04/MULT/CC[3]_5
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  DUT/DUT_04/pipe_dut_out[15]_i_18/O
                         net (fo=3, routed)           0.582    12.327    DUT/DUT_04/MULT/CC[3]_7
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.451 r  DUT/DUT_04/pipe_dut_out[15]_i_16/O
                         net (fo=2, routed)           0.752    13.203    DUT/DUT_04/MULT/PP[4]_7
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  DUT/DUT_04/pipe_dut_out[13]_i_3/O
                         net (fo=2, routed)           0.801    14.128    DUT/DUT_04/MULT/PP[5]_6
    SLICE_X62Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.252 r  DUT/DUT_04/pipe_dut_out[13]_i_1/O
                         net (fo=1, routed)           0.000    14.252    DUT/DUT_04/pipe_dut_out[13]_i_1_n_0
    SLICE_X62Y71         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.494    14.865    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[13]/C
                         clock pessimism              0.259    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y71         FDRE (Setup_fdre_C_D)        0.031    15.120    DUT/DUT_04/pipe_dut_out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -14.252    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 1.696ns (18.890%)  route 7.282ns (81.110%))
  Logic Levels:           10  (LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.544     5.095    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  DUT/DUT_04/pipe_dut_in_reg[0][0]/Q
                         net (fo=20, routed)          0.992     6.543    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           0.843     7.510    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.600     8.234    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X56Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.358 r  DUT/DUT_04/pipe_dut_out[5]_i_5/O
                         net (fo=3, routed)           0.668     9.026    DUT/DUT_04/MULT/CC[3]_0
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.124     9.150 r  DUT/DUT_04/pipe_dut_out[6]_i_4/O
                         net (fo=5, routed)           0.809     9.959    DUT/DUT_04/MULT/CC[3]_1
    SLICE_X57Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.083 r  DUT/DUT_04/pipe_dut_out[9]_i_22/O
                         net (fo=3, routed)           0.669    10.752    DUT/DUT_04/MULT/CC[3]_3
    SLICE_X58Y72         LUT6 (Prop_lut6_I0_O)        0.124    10.876 r  DUT/DUT_04/pipe_dut_out[15]_i_30/O
                         net (fo=3, routed)           0.746    11.622    DUT/DUT_04/MULT/CC[3]_5
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.746 r  DUT/DUT_04/pipe_dut_out[15]_i_18/O
                         net (fo=3, routed)           0.582    12.327    DUT/DUT_04/MULT/CC[3]_7
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.451 r  DUT/DUT_04/pipe_dut_out[15]_i_16/O
                         net (fo=2, routed)           0.752    13.203    DUT/DUT_04/MULT/PP[4]_7
    SLICE_X60Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  DUT/DUT_04/pipe_dut_out[13]_i_3/O
                         net (fo=2, routed)           0.622    13.950    DUT/DUT_04/MULT/PP[5]_6
    SLICE_X61Y71         LUT4 (Prop_lut4_I0_O)        0.124    14.074 r  DUT/DUT_04/pipe_dut_out[12]_i_1/O
                         net (fo=1, routed)           0.000    14.074    DUT/DUT_04/pipe_dut_out[12]_i_1_n_0
    SLICE_X61Y71         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.493    14.864    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[12]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)        0.029    15.117    DUT/DUT_04/pipe_dut_out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.074    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 1.696ns (18.906%)  route 7.275ns (81.094%))
  Logic Levels:           10  (LUT6=10)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.544     5.095    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  DUT/DUT_04/pipe_dut_in_reg[0][0]/Q
                         net (fo=20, routed)          0.992     6.543    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           0.843     7.510    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.600     8.234    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X56Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.358 r  DUT/DUT_04/pipe_dut_out[5]_i_5/O
                         net (fo=3, routed)           0.818     9.176    DUT/DUT_04/MULT/CC[3]_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.300 r  DUT/DUT_04/pipe_dut_out[9]_i_26/O
                         net (fo=3, routed)           0.819    10.119    DUT/DUT_04/MULT/CC[3]_2
    SLICE_X57Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.243 r  DUT/DUT_04/pipe_dut_out[11]_i_12/O
                         net (fo=2, routed)           0.662    10.905    DUT/DUT_04/MULT/CC[3]_4
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.029 r  DUT/DUT_04/pipe_dut_out[11]_i_8/O
                         net (fo=3, routed)           0.596    11.625    DUT/DUT_04/MULT/PP[3]_6
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.749 r  DUT/DUT_04/pipe_dut_out[11]_i_6/O
                         net (fo=4, routed)           0.867    12.616    DUT/DUT_04/MULT/PP[4]_5
    SLICE_X61Y70         LUT6 (Prop_lut6_I2_O)        0.124    12.740 r  DUT/DUT_04/pipe_dut_out[15]_i_13/O
                         net (fo=2, routed)           0.446    13.186    DUT/DUT_04/MULT/CC[5]_5
    SLICE_X61Y70         LUT6 (Prop_lut6_I5_O)        0.124    13.310 f  DUT/DUT_04/pipe_dut_out[15]_i_2/O
                         net (fo=2, routed)           0.632    13.942    DUT/DUT_04/MULT/CC[6]_5
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.066 r  DUT/DUT_04/pipe_dut_out[15]_i_1/O
                         net (fo=1, routed)           0.000    14.066    DUT/DUT_04/pipe_dut_out[15]_i_1_n_0
    SLICE_X61Y71         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.493    14.864    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[15]/C
                         clock pessimism              0.259    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X61Y71         FDRE (Setup_fdre_C_D)        0.031    15.119    DUT/DUT_04/pipe_dut_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.127ns (23.839%)  route 6.795ns (76.161%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.544     5.095    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  DUT/DUT_04/pipe_dut_in_reg[0][0]/Q
                         net (fo=20, routed)          0.992     6.543    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           0.843     7.510    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.600     8.234    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X56Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.358 r  DUT/DUT_04/pipe_dut_out[5]_i_5/O
                         net (fo=3, routed)           0.668     9.026    DUT/DUT_04/MULT/CC[3]_0
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.152     9.178 r  DUT/DUT_04/pipe_dut_out[5]_i_2/O
                         net (fo=4, routed)           0.449     9.627    DUT/DUT_04/MULT/PP[3]_1
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.326     9.953 r  DUT/DUT_04/pipe_dut_out[8]_i_5/O
                         net (fo=5, routed)           0.728    10.681    DUT/DUT_04/MULT/CC[4]_1
    SLICE_X57Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.805 r  DUT/DUT_04/pipe_dut_out[9]_i_7/O
                         net (fo=7, routed)           0.857    11.662    DUT/DUT_04/MULT/CC[4]_3
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.786 r  DUT/DUT_04/pipe_dut_out[15]_i_25/O
                         net (fo=7, routed)           0.452    12.238    DUT/DUT_04/MULT/CC[4]_5
    SLICE_X61Y71         LUT2 (Prop_lut2_I1_O)        0.117    12.355 r  DUT/DUT_04/pipe_dut_out[15]_i_15/O
                         net (fo=2, routed)           0.614    12.969    DUT/DUT_04/MULT/PP[4]_6
    SLICE_X63Y70         LUT6 (Prop_lut6_I2_O)        0.332    13.301 r  DUT/DUT_04/pipe_dut_out[15]_i_5/O
                         net (fo=2, routed)           0.593    13.894    DUT/DUT_04/MULT/CC[5]_6
    SLICE_X61Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.018 r  DUT/DUT_04/pipe_dut_out[14]_i_1/O
                         net (fo=1, routed)           0.000    14.018    DUT/DUT_04/pipe_dut_out[14]_i_1_n_0
    SLICE_X61Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.494    14.865    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[14]/C
                         clock pessimism              0.259    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)        0.029    15.118    DUT/DUT_04/pipe_dut_out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.018    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 DUT/DUT_04/pipe_dut_in_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_04/pipe_dut_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 1.572ns (19.282%)  route 6.581ns (80.718%))
  Logic Levels:           9  (LUT4=1 LUT6=8)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.095ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.544     5.095    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_in_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     5.551 r  DUT/DUT_04/pipe_dut_in_reg[0][0]/Q
                         net (fo=20, routed)          0.992     6.543    DUT/DUT_04/pipe_dut_in_reg_n_0_[0][0]
    SLICE_X55Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  DUT/DUT_04/pipe_dut_out[4]_i_5/O
                         net (fo=8, routed)           0.843     7.510    DUT/DUT_04/MULT/CC[0]_2
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.634 r  DUT/DUT_04/pipe_dut_out[4]_i_2/O
                         net (fo=5, routed)           0.600     8.234    DUT/DUT_04/MULT/PP[1]_2
    SLICE_X56Y69         LUT6 (Prop_lut6_I3_O)        0.124     8.358 r  DUT/DUT_04/pipe_dut_out[5]_i_5/O
                         net (fo=3, routed)           0.818     9.176    DUT/DUT_04/MULT/CC[3]_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I0_O)        0.124     9.300 r  DUT/DUT_04/pipe_dut_out[9]_i_26/O
                         net (fo=3, routed)           0.819    10.119    DUT/DUT_04/MULT/CC[3]_2
    SLICE_X57Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.243 r  DUT/DUT_04/pipe_dut_out[11]_i_12/O
                         net (fo=2, routed)           0.662    10.905    DUT/DUT_04/MULT/CC[3]_4
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.029 r  DUT/DUT_04/pipe_dut_out[11]_i_8/O
                         net (fo=3, routed)           0.596    11.625    DUT/DUT_04/MULT/PP[3]_6
    SLICE_X58Y71         LUT6 (Prop_lut6_I0_O)        0.124    11.749 r  DUT/DUT_04/pipe_dut_out[11]_i_6/O
                         net (fo=4, routed)           0.667    12.416    DUT/DUT_04/MULT/PP[4]_5
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.540 r  DUT/DUT_04/pipe_dut_out[11]_i_3/O
                         net (fo=3, routed)           0.584    13.124    DUT/DUT_04/MULT/PP[5]_4
    SLICE_X59Y70         LUT4 (Prop_lut4_I0_O)        0.124    13.248 r  DUT/DUT_04/pipe_dut_out[10]_i_1/O
                         net (fo=1, routed)           0.000    13.248    DUT/DUT_04/pipe_dut_out[10]_i_1_n_0
    SLICE_X59Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.494    14.865    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  DUT/DUT_04/pipe_dut_out_reg[10]/C
                         clock pessimism              0.259    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X59Y70         FDRE (Setup_fdre_C_D)        0.031    15.120    DUT/DUT_04/pipe_dut_out_reg[10]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             2.195ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[36][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.587ns  (logic 1.761ns (23.212%)  route 5.826ns (76.788%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          2.290     7.917    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X53Y56         LUT6 (Prop_lut6_I2_O)        0.124     8.041 r  DUT/DUT_03/DUT/bram_block[59][2]_i_24/O
                         net (fo=1, routed)           0.000     8.041    DUT/DUT_03/DUT/bram_block[59][2]_i_24_n_0
    SLICE_X53Y56         MUXF7 (Prop_muxf7_I1_O)      0.245     8.286 r  DUT/DUT_03/DUT/bram_block_reg[59][2]_i_21/O
                         net (fo=1, routed)           0.000     8.286    DUT/DUT_03/DUT/bram_block_reg[59][2]_i_21_n_0
    SLICE_X53Y56         MUXF8 (Prop_muxf8_I0_O)      0.104     8.390 r  DUT/DUT_03/DUT/bram_block_reg[59][2]_i_9/O
                         net (fo=1, routed)           1.316     9.706    DUT/DUT_03/DUT/bram_block_reg[59][2]_i_9_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.316    10.022 r  DUT/DUT_03/DUT/bram_block[59][2]_i_4/O
                         net (fo=1, routed)           0.000    10.022    DUT/DUT_03/DUT/bram_block[59][2]_i_4_n_0
    SLICE_X58Y63         MUXF7 (Prop_muxf7_I1_O)      0.217    10.239 r  DUT/DUT_03/DUT/bram_block_reg[59][2]_i_2/O
                         net (fo=2, routed)           0.414    10.653    MIDDLEWARE/bram_block__0[2]
    SLICE_X59Y64         LUT3 (Prop_lut3_I0_O)        0.299    10.952 r  MIDDLEWARE/bram_block[59][2]_i_1/O
                         net (fo=60, routed)          1.805    12.757    DUT/DUT_03/DUT/bram_block_reg[59][2]_0
    SLICE_X49Y55         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[36][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.438    14.809    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[36][2]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)       -0.081    14.952    DUT/DUT_03/DUT/bram_block_reg[36][2]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                  2.195    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[48][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 1.789ns (24.189%)  route 5.607ns (75.811%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          2.024     7.651    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X51Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  DUT/DUT_03/DUT/bram_block[59][1]_i_24/O
                         net (fo=1, routed)           0.000     7.775    DUT/DUT_03/DUT/bram_block[59][1]_i_24_n_0
    SLICE_X51Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     8.020 r  DUT/DUT_03/DUT/bram_block_reg[59][1]_i_21/O
                         net (fo=1, routed)           0.000     8.020    DUT/DUT_03/DUT/bram_block_reg[59][1]_i_21_n_0
    SLICE_X51Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     8.124 r  DUT/DUT_03/DUT/bram_block_reg[59][1]_i_9/O
                         net (fo=1, routed)           0.927     9.050    DUT/DUT_03/DUT/bram_block_reg[59][1]_i_9_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.316     9.366 r  DUT/DUT_03/DUT/bram_block[59][1]_i_4/O
                         net (fo=1, routed)           0.000     9.366    DUT/DUT_03/DUT/bram_block[59][1]_i_4_n_0
    SLICE_X59Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     9.583 r  DUT/DUT_03/DUT/bram_block_reg[59][1]_i_2/O
                         net (fo=2, routed)           1.176    10.759    MIDDLEWARE/bram_block__0[1]
    SLICE_X59Y63         LUT3 (Prop_lut3_I0_O)        0.327    11.086 r  MIDDLEWARE/bram_block[59][1]_i_1/O
                         net (fo=60, routed)          1.480    12.567    DUT/DUT_03/DUT/bram_block_reg[59][1]_0
    SLICE_X63Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[48][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.506    14.877    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[48][1]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.249    14.866    DUT/DUT_03/DUT/bram_block_reg[48][1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[21][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.354ns  (logic 1.789ns (24.327%)  route 5.565ns (75.673%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          2.024     7.651    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X51Y53         LUT6 (Prop_lut6_I2_O)        0.124     7.775 r  DUT/DUT_03/DUT/bram_block[59][1]_i_24/O
                         net (fo=1, routed)           0.000     7.775    DUT/DUT_03/DUT/bram_block[59][1]_i_24_n_0
    SLICE_X51Y53         MUXF7 (Prop_muxf7_I1_O)      0.245     8.020 r  DUT/DUT_03/DUT/bram_block_reg[59][1]_i_21/O
                         net (fo=1, routed)           0.000     8.020    DUT/DUT_03/DUT/bram_block_reg[59][1]_i_21_n_0
    SLICE_X51Y53         MUXF8 (Prop_muxf8_I0_O)      0.104     8.124 r  DUT/DUT_03/DUT/bram_block_reg[59][1]_i_9/O
                         net (fo=1, routed)           0.927     9.050    DUT/DUT_03/DUT/bram_block_reg[59][1]_i_9_n_0
    SLICE_X59Y57         LUT6 (Prop_lut6_I0_O)        0.316     9.366 r  DUT/DUT_03/DUT/bram_block[59][1]_i_4/O
                         net (fo=1, routed)           0.000     9.366    DUT/DUT_03/DUT/bram_block[59][1]_i_4_n_0
    SLICE_X59Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     9.583 r  DUT/DUT_03/DUT/bram_block_reg[59][1]_i_2/O
                         net (fo=2, routed)           1.176    10.759    MIDDLEWARE/bram_block__0[1]
    SLICE_X59Y63         LUT3 (Prop_lut3_I0_O)        0.327    11.086 r  MIDDLEWARE/bram_block[59][1]_i_1/O
                         net (fo=60, routed)          1.438    12.524    DUT/DUT_03/DUT/bram_block_reg[59][1]_0
    SLICE_X65Y53         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[21][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.506    14.877    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[21][1]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X65Y53         FDRE (Setup_fdre_C_D)       -0.283    14.832    DUT/DUT_03/DUT/bram_block_reg[21][1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_03/DUT/bram_block_reg[39][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.778ns (24.620%)  route 5.444ns (75.380%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          1.936     7.562    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.686 r  DUT/DUT_03/DUT/bram_block[59][15]_i_29/O
                         net (fo=1, routed)           0.000     7.686    DUT/DUT_03/DUT/bram_block[59][15]_i_29_n_0
    SLICE_X57Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.931 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_26/O
                         net (fo=1, routed)           0.000     7.931    DUT/DUT_03/DUT/bram_block_reg[59][15]_i_26_n_0
    SLICE_X57Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.035 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_13/O
                         net (fo=1, routed)           0.895     8.931    DUT/DUT_03/DUT/bram_block_reg[59][15]_i_13_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I0_O)        0.316     9.247 r  DUT/DUT_03/DUT/bram_block[59][15]_i_8/O
                         net (fo=1, routed)           0.000     9.247    DUT/DUT_03/DUT/bram_block[59][15]_i_8_n_0
    SLICE_X60Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     9.461 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_6/O
                         net (fo=2, routed)           1.108    10.569    MIDDLEWARE/bram_block__0[15]
    SLICE_X60Y63         LUT3 (Prop_lut3_I0_O)        0.319    10.888 r  MIDDLEWARE/bram_block[59][15]_i_3/O
                         net (fo=60, routed)          1.504    12.392    DUT/DUT_03/DUT/bram_block_reg[59][15]_0
    SLICE_X55Y48         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[39][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.456    14.828    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[39][15]/C
                         clock pessimism              0.180    15.008    
                         clock uncertainty           -0.035    14.972    
    SLICE_X55Y48         FDRE (Setup_fdre_C_D)       -0.271    14.701    DUT/DUT_03/DUT/bram_block_reg[39][15]
  -------------------------------------------------------------------
                         required time                         14.701    
                         arrival time                         -12.392    
  -------------------------------------------------------------------
                         slack                                  2.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_MOD/UART_DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.586     1.499    UART_MOD/CLK
    SLICE_X65Y66         FDRE                                         r  UART_MOD/UART_DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  UART_MOD/UART_DOUT_reg[2]/Q
                         net (fo=1, routed)           0.054     1.695    UART_FIFO/FIFO_OUT_reg[7]_0[2]
    SLICE_X64Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.740 r  UART_FIFO/FIFO_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    UART_FIFO/FIFO_OUT[2]
    SLICE_X64Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.855     2.013    UART_FIFO/CLK
    SLICE_X64Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[2]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.121     1.633    UART_FIFO/FIFO_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.585     1.498    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  MIDDLEWARE/FIFO_DOUT_reg[12]/Q
                         net (fo=1, routed)           0.054     1.693    UART_FIFO/FIFO_OUT_reg[23]_0[12]
    SLICE_X63Y67         LUT5 (Prop_lut5_I4_O)        0.045     1.738 r  UART_FIFO/FIFO_OUT[12]_i_1/O
                         net (fo=1, routed)           0.000     1.738    UART_FIFO/FIFO_OUT[12]
    SLICE_X63Y67         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.854     2.012    UART_FIFO/CLK
    SLICE_X63Y67         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[12]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.091     1.602    UART_FIFO/FIFO_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 UART_MOD/UART_DOUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.586     1.499    UART_MOD/CLK
    SLICE_X65Y66         FDRE                                         r  UART_MOD/UART_DOUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  UART_MOD/UART_DOUT_reg[3]/Q
                         net (fo=1, routed)           0.089     1.730    UART_FIFO/FIFO_OUT_reg[7]_0[3]
    SLICE_X64Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.775 r  UART_FIFO/FIFO_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    UART_FIFO/FIFO_OUT[3]
    SLICE_X64Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.855     2.013    UART_FIFO/CLK
    SLICE_X64Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[3]/C
                         clock pessimism             -0.500     1.512    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.121     1.633    UART_FIFO/FIFO_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.030%)  route 0.130ns (47.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.586     1.499    UART_FIFO/CLK
    SLICE_X62Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  UART_FIFO/FIFO_OUT_reg[8]/Q
                         net (fo=2, routed)           0.130     1.770    MIDDLEWARE/Q[8]
    SLICE_X61Y65         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.854     2.012    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y65         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[8]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.078     1.611    MIDDLEWARE/DUT_DIN_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIDDLEWARE/trigger_test_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/shift_test_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.583     1.496    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  MIDDLEWARE/trigger_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  MIDDLEWARE/trigger_test_reg/Q
                         net (fo=2, routed)           0.056     1.716    MIDDLEWARE/D[0]
    SLICE_X60Y68         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.851     2.009    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
                         clock pessimism             -0.512     1.496    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.060     1.556    MIDDLEWARE/shift_test_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MIDDLEWARE/FIFO_DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_FIFO/FIFO_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.853%)  route 0.110ns (37.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.585     1.498    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  MIDDLEWARE/FIFO_DOUT_reg[5]/Q
                         net (fo=1, routed)           0.110     1.749    UART_FIFO/FIFO_OUT_reg[23]_0[5]
    SLICE_X63Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  UART_FIFO/FIFO_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.794    UART_FIFO/FIFO_OUT[5]
    SLICE_X63Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.855     2.013    UART_FIFO/CLK
    SLICE_X63Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[5]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.092     1.626    UART_FIFO/FIFO_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 UART_FIFO/FIFO_OUT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIDDLEWARE/DUT_DIN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.790%)  route 0.126ns (47.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.586     1.499    UART_FIFO/CLK
    SLICE_X63Y66         FDRE                                         r  UART_FIFO/FIFO_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  UART_FIFO/FIFO_OUT_reg[5]/Q
                         net (fo=2, routed)           0.126     1.767    MIDDLEWARE/Q[5]
    SLICE_X60Y65         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.854     2.012    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  MIDDLEWARE/DUT_DIN_reg[5]/C
                         clock pessimism             -0.478     1.533    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.064     1.597    MIDDLEWARE/DUT_DIN_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DUT/DUT_02/DUT/cnt_sine_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/DUT_02/DUT/cnt_sine_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.133%)  route 0.125ns (39.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.559     1.472    DUT/DUT_02/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  DUT/DUT_02/DUT/cnt_sine_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  DUT/DUT_02/DUT/cnt_sine_reg[2]/Q
                         net (fo=13, routed)          0.125     1.739    DUT/DUT_02/DUT/cnt_sine[2]
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.048     1.787 r  DUT/DUT_02/DUT/cnt_sine[4]_i_2/O
                         net (fo=1, routed)           0.000     1.787    DUT/DUT_02/DUT/cnt_sine[4]_i_2_n_0
    SLICE_X56Y66         FDRE                                         r  DUT/DUT_02/DUT/cnt_sine_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.826     1.984    DUT/DUT_02/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  DUT/DUT_02/DUT/cnt_sine_reg[4]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.131     1.616    DUT/DUT_02/DUT/cnt_sine_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UART_MOD/cnt_dt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/cnt_dt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.578     1.491    UART_MOD/CLK
    SLICE_X65Y75         FDRE                                         r  UART_MOD/cnt_dt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  UART_MOD/cnt_dt_reg[0]/Q
                         net (fo=8, routed)           0.125     1.758    UART_MOD/cnt_dt_reg[0]
    SLICE_X64Y75         LUT5 (Prop_lut5_I3_O)        0.048     1.806 r  UART_MOD/cnt_dt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.806    UART_MOD/cnt_dt[3]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  UART_MOD/cnt_dt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.845     2.004    UART_MOD/CLK
    SLICE_X64Y75         FDRE                                         r  UART_MOD/cnt_dt_reg[3]/C
                         clock pessimism             -0.499     1.504    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.131     1.635    UART_MOD/cnt_dt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_MOD/bit_transfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_MOD/bit_transfer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.581     1.494    UART_MOD/CLK
    SLICE_X63Y72         FDRE                                         r  UART_MOD/bit_transfer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  UART_MOD/bit_transfer_reg[2]/Q
                         net (fo=4, routed)           0.092     1.727    UART_MOD/bit_transfer_reg_n_0_[2]
    SLICE_X62Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  UART_MOD/bit_transfer[3]_i_1/O
                         net (fo=1, routed)           0.000     1.772    UART_MOD/bit_transfer[3]
    SLICE_X62Y72         FDRE                                         r  UART_MOD/bit_transfer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.849     2.007    UART_MOD/CLK
    SLICE_X62Y72         FDRE                                         r  UART_MOD/bit_transfer_reg[3]/C
                         clock pessimism             -0.499     1.507    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.091     1.598    UART_MOD/bit_transfer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y67    DUT/DUT_01/DATA_OUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y67    DUT/DUT_01/DATA_OUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y67    DUT/DUT_01/DATA_OUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y67    DUT/DUT_01/DATA_OUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y67    DUT/DUT_01/DATA_OUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y65    DUT/DUT_01/DATA_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y64    DUT/DUT_01/DATA_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67    DUT/DUT_01/DATA_OUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67    DUT/DUT_01/DATA_OUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67    DUT/DUT_01/DATA_OUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67    DUT/DUT_01/DATA_OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    DUT/DUT_01/DATA_OUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    DUT/DUT_01/DATA_OUT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y66    DUT/DUT_01/DATA_OUT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67    DUT/DUT_01/DATA_OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y67    DUT/DUT_01/DATA_OUT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67    DUT/DUT_01/DATA_OUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y67    DUT/DUT_01/DATA_OUT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    DUT/DUT_01/DATA_OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y67    DUT/DUT_01/DATA_OUT_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 5.436ns (52.541%)  route 4.910ns (47.459%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.312     4.004    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.124     4.128 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.437     4.565    MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.689 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.106     6.795    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    10.345 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.345    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.941ns  (logic 5.438ns (54.703%)  route 4.503ns (45.297%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.878     3.570    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.124     3.694 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.537     4.231    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.355 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.033     6.389    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553     9.941 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.941    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.745ns  (logic 5.440ns (55.826%)  route 4.305ns (44.174%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        1.056     3.748    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X58Y66         LUT5 (Prop_lut5_I1_O)        0.124     3.872 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.299     4.171    MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.295 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.895     6.190    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555     9.745 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.745    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 5.426ns (56.235%)  route 4.223ns (43.765%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.641     3.333    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.124     3.457 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.622     4.079    MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.203 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.905     6.108    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540     9.648 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.648    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 5.441ns (57.434%)  route 4.033ns (42.566%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.660     3.352    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X58Y65         LUT5 (Prop_lut5_I1_O)        0.124     3.476 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.430     3.906    MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.030 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.889     5.918    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556     9.474 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.474    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.657ns (56.253%)  route 1.289ns (43.747%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.680    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.725 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.255     0.980    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.025 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.195     1.221    MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.266 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.439     1.705    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     2.945 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.945    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.673ns (56.631%)  route 1.281ns (43.369%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.680    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.725 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.297     1.022    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X58Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.067 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.156     1.223    MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.429     1.697    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     2.953 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.953    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.671ns (55.051%)  route 1.365ns (44.949%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.680    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.725 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.425     1.150    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X58Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.195 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.111     1.307    MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.352 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.429     1.781    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     3.036 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.036    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.669ns (54.191%)  route 1.411ns (45.809%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.680    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.725 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.358     1.083    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X59Y66         LUT5 (Prop_lut5_I1_O)        0.045     1.128 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.186     1.315    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.360 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.467     1.827    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     3.080 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.080    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.667ns (49.910%)  route 1.673ns (50.090%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.680    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.725 f  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.599     1.324    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.045     1.369 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.170     1.540    MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.585 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.504     2.089    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     3.340 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.340    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.926ns  (logic 4.243ns (35.583%)  route 7.682ns (64.417%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.617     5.168    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.624 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=40, routed)          1.406     7.030    DUT/DUT_02/DUT/LED_TEST_OBUF[0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.154 r  DUT/DUT_02/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810     7.964    MIDDLEWARE/DEBUG[1]
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.088 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.467    13.555    DEBUG_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.094 r  LED_TEST_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.094    LED_TEST[3]
    T10                                                               r  LED_TEST[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.607ns  (logic 5.433ns (46.807%)  route 6.174ns (53.193%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          1.936     7.562    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X57Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.686 r  DUT/DUT_03/DUT/bram_block[59][15]_i_29/O
                         net (fo=1, routed)           0.000     7.686    DUT/DUT_03/DUT/bram_block[59][15]_i_29_n_0
    SLICE_X57Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.931 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_26/O
                         net (fo=1, routed)           0.000     7.931    DUT/DUT_03/DUT/bram_block_reg[59][15]_i_26_n_0
    SLICE_X57Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.035 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_13/O
                         net (fo=1, routed)           0.895     8.931    DUT/DUT_03/DUT/bram_block_reg[59][15]_i_13_n_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I0_O)        0.316     9.247 r  DUT/DUT_03/DUT/bram_block[59][15]_i_8/O
                         net (fo=1, routed)           0.000     9.247    DUT/DUT_03/DUT/bram_block[59][15]_i_8_n_0
    SLICE_X60Y58         MUXF7 (Prop_muxf7_I1_O)      0.214     9.461 r  DUT/DUT_03/DUT/bram_block_reg[59][15]_i_6/O
                         net (fo=2, routed)           0.772    10.233    MIDDLEWARE/bram_block__0[15]
    SLICE_X59Y66         LUT5 (Prop_lut5_I2_O)        0.297    10.530 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.537    11.067    MIDDLEWARE/DEBUG_OBUF[7]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.191 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           2.033    13.224    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         3.553    16.777 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.777    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.484ns  (logic 5.436ns (47.334%)  route 6.048ns (52.666%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          1.834     7.460    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X55Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.584 r  DUT/DUT_03/DUT/bram_block[59][12]_i_24/O
                         net (fo=1, routed)           0.000     7.584    DUT/DUT_03/DUT/bram_block[59][12]_i_24_n_0
    SLICE_X55Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     7.829 r  DUT/DUT_03/DUT/bram_block_reg[59][12]_i_21/O
                         net (fo=1, routed)           0.000     7.829    DUT/DUT_03/DUT/bram_block_reg[59][12]_i_21_n_0
    SLICE_X55Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     7.933 r  DUT/DUT_03/DUT/bram_block_reg[59][12]_i_9/O
                         net (fo=1, routed)           1.104     9.038    DUT/DUT_03/DUT/bram_block_reg[59][12]_i_9_n_0
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.316     9.354 r  DUT/DUT_03/DUT/bram_block[59][12]_i_4/O
                         net (fo=1, routed)           0.000     9.354    DUT/DUT_03/DUT/bram_block[59][12]_i_4_n_0
    SLICE_X60Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     9.568 r  DUT/DUT_03/DUT/bram_block_reg[59][12]_i_2/O
                         net (fo=2, routed)           0.791    10.359    MIDDLEWARE/bram_block__0[12]
    SLICE_X58Y65         LUT5 (Prop_lut5_I2_O)        0.297    10.656 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.430    11.086    MIDDLEWARE/DEBUG_OBUF[4]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.210 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.889    13.099    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         3.556    16.655 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.655    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.473ns  (logic 5.418ns (47.225%)  route 6.055ns (52.775%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          1.954     7.580    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.704 r  DUT/DUT_03/DUT/bram_block[59][11]_i_23/O
                         net (fo=1, routed)           0.000     7.704    DUT/DUT_03/DUT/bram_block[59][11]_i_23_n_0
    SLICE_X53Y50         MUXF7 (Prop_muxf7_I0_O)      0.238     7.942 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21/O
                         net (fo=1, routed)           0.000     7.942    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_21_n_0
    SLICE_X53Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.046 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9/O
                         net (fo=1, routed)           0.781     8.827    DUT/DUT_03/DUT/bram_block_reg[59][11]_i_9_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.316     9.143 r  DUT/DUT_03/DUT/bram_block[59][11]_i_4/O
                         net (fo=1, routed)           0.000     9.143    DUT/DUT_03/DUT/bram_block[59][11]_i_4_n_0
    SLICE_X59Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     9.360 r  DUT/DUT_03/DUT/bram_block_reg[59][11]_i_2/O
                         net (fo=2, routed)           0.793    10.153    MIDDLEWARE/bram_block__0[11]
    SLICE_X59Y66         LUT5 (Prop_lut5_I2_O)        0.299    10.452 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.622    11.074    MIDDLEWARE/DEBUG_OBUF[3]_inst_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124    11.198 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.905    13.103    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         3.540    16.643 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.643    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.344ns  (logic 5.392ns (47.533%)  route 5.952ns (52.467%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.456     5.626 r  MIDDLEWARE/DUT_ADR_reg[1]/Q
                         net (fo=98, routed)          2.032     7.658    DUT/DUT_03/DUT/dut_adr[0]
    SLICE_X55Y51         LUT6 (Prop_lut6_I2_O)        0.124     7.782 r  DUT/DUT_03/DUT/bram_block[59][14]_i_25/O
                         net (fo=1, routed)           0.000     7.782    DUT/DUT_03/DUT/bram_block[59][14]_i_25_n_0
    SLICE_X55Y51         MUXF7 (Prop_muxf7_I0_O)      0.212     7.994 r  DUT/DUT_03/DUT/bram_block_reg[59][14]_i_22/O
                         net (fo=1, routed)           0.000     7.994    DUT/DUT_03/DUT/bram_block_reg[59][14]_i_22_n_0
    SLICE_X55Y51         MUXF8 (Prop_muxf8_I1_O)      0.094     8.088 r  DUT/DUT_03/DUT/bram_block_reg[59][14]_i_9/O
                         net (fo=1, routed)           0.834     8.922    DUT/DUT_03/DUT/bram_block_reg[59][14]_i_9_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.316     9.238 r  DUT/DUT_03/DUT/bram_block[59][14]_i_4/O
                         net (fo=1, routed)           0.000     9.238    DUT/DUT_03/DUT/bram_block[59][14]_i_4_n_0
    SLICE_X63Y56         MUXF7 (Prop_muxf7_I1_O)      0.217     9.455 r  DUT/DUT_03/DUT/bram_block_reg[59][14]_i_2/O
                         net (fo=2, routed)           0.542     9.998    MIDDLEWARE/bram_block__0[14]
    SLICE_X60Y63         LUT5 (Prop_lut5_I2_O)        0.299    10.297 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.437    10.734    MIDDLEWARE/DEBUG_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.858 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.106    12.964    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         3.550    16.514 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.514    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_ADR_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.051ns  (logic 5.534ns (50.074%)  route 5.517ns (49.926%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.619     5.170    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  MIDDLEWARE/DUT_ADR_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.419     5.589 r  MIDDLEWARE/DUT_ADR_reg[0]_rep/Q
                         net (fo=97, routed)          1.763     7.352    DUT/DUT_03/DUT/bram_block[59][12]_i_4_0
    SLICE_X52Y54         LUT6 (Prop_lut6_I4_O)        0.299     7.651 r  DUT/DUT_03/DUT/bram_block[59][13]_i_26/O
                         net (fo=1, routed)           0.000     7.651    DUT/DUT_03/DUT/bram_block[59][13]_i_26_n_0
    SLICE_X52Y54         MUXF7 (Prop_muxf7_I1_O)      0.214     7.865 r  DUT/DUT_03/DUT/bram_block_reg[59][13]_i_22/O
                         net (fo=1, routed)           0.000     7.865    DUT/DUT_03/DUT/bram_block_reg[59][13]_i_22_n_0
    SLICE_X52Y54         MUXF8 (Prop_muxf8_I1_O)      0.088     7.953 r  DUT/DUT_03/DUT/bram_block_reg[59][13]_i_9/O
                         net (fo=1, routed)           0.804     8.758    DUT/DUT_03/DUT/bram_block_reg[59][13]_i_9_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I0_O)        0.319     9.077 r  DUT/DUT_03/DUT/bram_block[59][13]_i_4/O
                         net (fo=1, routed)           0.000     9.077    DUT/DUT_03/DUT/bram_block[59][13]_i_4_n_0
    SLICE_X57Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     9.294 r  DUT/DUT_03/DUT/bram_block_reg[59][13]_i_2/O
                         net (fo=2, routed)           0.756    10.049    MIDDLEWARE/bram_block__0[13]
    SLICE_X58Y66         LUT5 (Prop_lut5_I2_O)        0.299    10.348 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.299    10.648    MIDDLEWARE/DEBUG_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124    10.772 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.895    12.667    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         3.555    16.221 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.221    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.535ns  (logic 4.002ns (41.972%)  route 5.533ns (58.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.617     5.168    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.624 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=40, routed)          5.533    11.157    LED_TEST_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.703 r  LED_TEST_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.703    LED_TEST[2]
    T9                                                                r  LED_TEST[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 4.039ns (45.725%)  route 4.795ns (54.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.604     5.155    UART_MOD/CLK
    SLICE_X64Y74         FDSE                                         r  UART_MOD/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDSE (Prop_fdse_C_Q)         0.518     5.673 r  UART_MOD/TX_reg/Q
                         net (fo=1, routed)           4.795    10.468    UART_TX_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.989 r  UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    13.989    UART_TX
    D10                                                               r  UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/DUT_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.532ns  (logic 4.247ns (49.784%)  route 4.284ns (50.216%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.617     5.168    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  MIDDLEWARE/DUT_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.456     5.624 r  MIDDLEWARE/DUT_SEL_reg[0]/Q
                         net (fo=40, routed)          1.406     7.030    DUT/DUT_02/DUT/LED_TEST_OBUF[0]
    SLICE_X57Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.154 r  DUT/DUT_02/DUT/LED_TEST_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.810     7.964    MIDDLEWARE/DEBUG[1]
    SLICE_X61Y67         LUT5 (Prop_lut5_I2_O)        0.124     8.088 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.069    10.157    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         3.543    13.700 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.700    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 4.280ns (59.008%)  route 2.974ns (40.992%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.612     5.163    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  MIDDLEWARE/shift_test_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.478     5.641 r  MIDDLEWARE/shift_test_reg[0]/Q
                         net (fo=4, routed)           0.671     6.312    MIDDLEWARE/shift_test[0]
    SLICE_X60Y66         LUT2 (Prop_lut2_I1_O)        0.295     6.607 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=25, routed)          2.303     8.910    DEBUG_OBUF[2]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.417 r  LED_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.417    LED_TEST[1]
    J5                                                                r  LED_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MIDDLEWARE/LED_CONTROL_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.367ns (72.293%)  route 0.524ns (27.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.587     1.500    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  MIDDLEWARE/LED_CONTROL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  MIDDLEWARE/LED_CONTROL_reg/Q
                         net (fo=2, routed)           0.524     2.166    LED_TEST_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.392 r  LED_TEST_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.392    LED_TEST[0]
    H5                                                                r  LED_TEST[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_01/DATA_OUT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.427ns (70.569%)  route 0.595ns (29.431%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.584     1.497    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  DUT/DUT_01/DATA_OUT_reg[11]/Q
                         net (fo=1, routed)           0.156     1.795    MIDDLEWARE/FIFO_DOUT_reg[15]_2[11]
    SLICE_X59Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  MIDDLEWARE/DEBUG_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.439     2.279    DEBUG_OBUF[3]
    F3                   OBUF (Prop_obuf_I_O)         1.241     3.519 r  DEBUG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.519    DEBUG[3]
    F3                                                                r  DEBUG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_01/DATA_OUT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.443ns (71.161%)  route 0.585ns (28.839%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.584     1.497    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  DUT/DUT_01/DATA_OUT_reg[12]/Q
                         net (fo=1, routed)           0.156     1.795    MIDDLEWARE/FIFO_DOUT_reg[15]_2[12]
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  MIDDLEWARE/DEBUG_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.429     2.268    DEBUG_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.257     3.525 r  DEBUG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.525    DEBUG[4]
    E2                                                                r  DEBUG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_01/DATA_OUT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.441ns (70.933%)  route 0.591ns (29.067%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.584     1.497    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  DUT/DUT_01/DATA_OUT_reg[13]/Q
                         net (fo=1, routed)           0.162     1.800    MIDDLEWARE/FIFO_DOUT_reg[15]_2[13]
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.845 r  MIDDLEWARE/DEBUG_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.429     2.274    DEBUG_OBUF[5]
    D2                   OBUF (Prop_obuf_I_O)         1.255     3.529 r  DEBUG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.529    DEBUG[5]
    D2                                                                r  DEBUG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.482ns (70.257%)  route 0.627ns (29.743%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.585     1.498    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=3, routed)           0.156     1.802    MIDDLEWARE/shift_test[1]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.098     1.900 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=25, routed)          0.472     2.372    DEBUG_OBUF[2]
    F4                   OBUF (Prop_obuf_I_O)         1.236     3.608 r  DEBUG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.608    DEBUG[2]
    F4                                                                r  DEBUG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_01/DATA_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.439ns (67.675%)  route 0.687ns (32.325%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.584     1.497    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  DUT/DUT_01/DATA_OUT_reg[15]/Q
                         net (fo=1, routed)           0.220     1.859    MIDDLEWARE/FIFO_DOUT_reg[15]_2[15]
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  MIDDLEWARE/DEBUG_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.467     2.371    DEBUG_OBUF[7]
    G2                   OBUF (Prop_obuf_I_O)         1.253     3.624 r  DEBUG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.624    DEBUG[7]
    G2                                                                r  DEBUG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_MOD/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.456ns (68.349%)  route 0.674ns (31.651%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.581     1.494    UART_MOD/CLK
    SLICE_X64Y72         FDRE                                         r  UART_MOD/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.658 f  UART_MOD/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.218     1.876    UART_MOD/state[0]
    SLICE_X64Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.921 r  UART_MOD/DEBUG_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.456     2.378    DEBUG_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.247     3.625 r  DEBUG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.625    DEBUG[0]
    D4                                                                r  DEBUG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_01/DATA_OUT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.437ns (66.512%)  route 0.723ns (33.488%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.584     1.497    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  DUT/DUT_01/DATA_OUT_reg[14]/Q
                         net (fo=1, routed)           0.219     1.858    MIDDLEWARE/FIFO_DOUT_reg[15]_2[14]
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.903 r  MIDDLEWARE/DEBUG_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.504     2.407    DEBUG_OBUF[6]
    H2                   OBUF (Prop_obuf_I_O)         1.251     3.658 r  DEBUG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.658    DEBUG[6]
    H2                                                                r  DEBUG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MIDDLEWARE/shift_test_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.454ns (65.148%)  route 0.778ns (34.852%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.585     1.498    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  MIDDLEWARE/shift_test_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  MIDDLEWARE/shift_test_reg[1]/Q
                         net (fo=3, routed)           0.156     1.802    MIDDLEWARE/shift_test[1]
    SLICE_X60Y66         LUT2 (Prop_lut2_I0_O)        0.098     1.900 r  MIDDLEWARE/LED_TEST_OBUF[1]_inst_i_1/O
                         net (fo=25, routed)          0.623     2.523    DEBUG_OBUF[2]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.731 r  LED_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.731    LED_TEST[1]
    J5                                                                r  LED_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/DUT_04/run_test_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBUG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.430ns (62.696%)  route 0.851ns (37.304%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.583     1.496    DUT/DUT_04/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y68         FDRE                                         r  DUT/DUT_04/run_test_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     1.637 f  DUT/DUT_04/run_test_reg/Q
                         net (fo=37, routed)          0.335     1.972    MIDDLEWARE/run_test
    SLICE_X61Y67         LUT5 (Prop_lut5_I0_O)        0.045     2.017 r  MIDDLEWARE/LED_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.516     2.533    DEBUG_OBUF[1]
    D3                   OBUF (Prop_obuf_I_O)         1.244     3.778 r  DEBUG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.778    DEBUG[1]
    D3                                                                r  DEBUG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay          1769 Endpoints
Min Delay          1769 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[38][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.217ns  (logic 1.762ns (24.407%)  route 5.456ns (75.593%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        3.242     5.934    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  MIDDLEWARE/bram_block[38][15]_i_1/O
                         net (fo=16, routed)          1.159     7.217    DUT/DUT_03/DUT/bram_block_reg[38][0]_0
    SLICE_X58Y51         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.506     4.877    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][14]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[38][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.217ns  (logic 1.762ns (24.407%)  route 5.456ns (75.593%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        3.242     5.934    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.124     6.058 r  MIDDLEWARE/bram_block[38][15]_i_1/O
                         net (fo=16, routed)          1.159     7.217    DUT/DUT_03/DUT/bram_block_reg[38][0]_0
    SLICE_X58Y51         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.506     4.877    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[38][15]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[33][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.762ns (24.590%)  route 5.402ns (75.410%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.796     5.488    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.612 r  MIDDLEWARE/bram_block[33][15]_i_1/O
                         net (fo=16, routed)          1.552     7.164    DUT/DUT_03/DUT/bram_block_reg[33][0]_0
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.439     4.810    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][10]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[33][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.762ns (24.590%)  route 5.402ns (75.410%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.796     5.488    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.612 r  MIDDLEWARE/bram_block[33][15]_i_1/O
                         net (fo=16, routed)          1.552     7.164    DUT/DUT_03/DUT/bram_block_reg[33][0]_0
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.439     4.810    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][13]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[33][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.762ns (24.590%)  route 5.402ns (75.410%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.796     5.488    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.612 r  MIDDLEWARE/bram_block[33][15]_i_1/O
                         net (fo=16, routed)          1.552     7.164    DUT/DUT_03/DUT/bram_block_reg[33][0]_0
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.439     4.810    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[33][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.762ns (24.590%)  route 5.402ns (75.410%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.796     5.488    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.612 r  MIDDLEWARE/bram_block[33][15]_i_1/O
                         net (fo=16, routed)          1.552     7.164    DUT/DUT_03/DUT/bram_block_reg[33][0]_0
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.439     4.810    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[33][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.762ns (24.590%)  route 5.402ns (75.410%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.796     5.488    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.612 r  MIDDLEWARE/bram_block[33][15]_i_1/O
                         net (fo=16, routed)          1.552     7.164    DUT/DUT_03/DUT/bram_block_reg[33][0]_0
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.439     4.810    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[33][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.164ns  (logic 1.762ns (24.590%)  route 5.402ns (75.410%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.796     5.488    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.612 r  MIDDLEWARE/bram_block[33][15]_i_1/O
                         net (fo=16, routed)          1.552     7.164    DUT/DUT_03/DUT/bram_block_reg[33][0]_0
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.439     4.810    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[33][8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[36][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.094ns  (logic 1.762ns (24.832%)  route 5.332ns (75.168%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.695     5.387    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  MIDDLEWARE/bram_block[36][15]_i_1/O
                         net (fo=16, routed)          1.583     7.094    DUT/DUT_03/DUT/bram_block_reg[36][0]_0
    SLICE_X54Y49         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[36][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.456     4.828    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[36][14]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[36][15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.094ns  (logic 1.762ns (24.832%)  route 5.332ns (75.168%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           1.054     2.568    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     2.692 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        2.695     5.387    MIDDLEWARE/DUT_SEL_reg[0]_1
    SLICE_X54Y54         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  MIDDLEWARE/bram_block[36][15]_i_1/O
                         net (fo=16, routed)          1.583     7.094    DUT/DUT_03/DUT/bram_block_reg[36][0]_0
    SLICE_X54Y49         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[36][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        1.456     4.828    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[36][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.326ns (33.079%)  route 0.660ns (66.921%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.523     0.804    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.136     0.986    MIDDLEWARE/RSTN
    SLICE_X62Y68         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.853     2.011    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[14]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_03/DUT/bram_block_reg[52][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.326ns (32.574%)  route 0.675ns (67.426%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.399     0.680    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.045     0.725 r  MIDDLEWARE/bram_block[59][15]_i_4/O
                         net (fo=1003, routed)        0.276     1.001    DUT/DUT_03/DUT/bram_block_reg[59][0]_0
    SLICE_X64Y64         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[52][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.856     2.015    DUT/DUT_03/DUT/CLK_100MHz_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  DUT/DUT_03/DUT/bram_block_reg[52][10]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.326ns (31.669%)  route 0.704ns (68.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.523     0.804    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.180     1.030    MIDDLEWARE/RSTN
    SLICE_X60Y67         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.852     2.010    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.326ns (31.669%)  route 0.704ns (68.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.523     0.804    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.180     1.030    MIDDLEWARE/RSTN
    SLICE_X60Y67         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.852     2.010    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            MIDDLEWARE/FIFO_DOUT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.326ns (31.669%)  route 0.704ns (68.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.523     0.804    MIDDLEWARE/RSTN_IBUF
    SLICE_X60Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  MIDDLEWARE/FSM_sequential_state[1]_i_1/O
                         net (fo=124, routed)         0.180     1.030    MIDDLEWARE/RSTN
    SLICE_X60Y67         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.852     2.010    MIDDLEWARE/CLK_100MHz_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  MIDDLEWARE/FIFO_DOUT_reg[7]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_01/DATA_OUT_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.327ns (30.840%)  route 0.733ns (69.160%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.530     0.811    MIDDLEWARE/RSTN_IBUF
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.046     0.857 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.203     1.060    DUT/DUT_01/SR[0]
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.852     2.010    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[12]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_01/DATA_OUT_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.327ns (30.840%)  route 0.733ns (69.160%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.530     0.811    MIDDLEWARE/RSTN_IBUF
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.046     0.857 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.203     1.060    DUT/DUT_01/SR[0]
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.852     2.010    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[14]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_01/DATA_OUT_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.327ns (30.840%)  route 0.733ns (69.160%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.530     0.811    MIDDLEWARE/RSTN_IBUF
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.046     0.857 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.203     1.060    DUT/DUT_01/SR[0]
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.852     2.010    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[15]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_01/first_run_done_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.327ns (30.840%)  route 0.733ns (69.160%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.530     0.811    MIDDLEWARE/RSTN_IBUF
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.046     0.857 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.203     1.060    DUT/DUT_01/SR[0]
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/first_run_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.852     2.010    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  DUT/DUT_01/first_run_done_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            DUT/DUT_01/DATA_OUT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.070ns  (logic 0.327ns (30.579%)  route 0.742ns (69.421%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  RSTN_IBUF_inst/O
                         net (fo=6, routed)           0.530     0.811    MIDDLEWARE/RSTN_IBUF
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.046     0.857 r  MIDDLEWARE/first_run_done_i_1/O
                         net (fo=17, routed)          0.212     1.070    DUT/DUT_01/SR[0]
    SLICE_X59Y65         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_100MHz_IBUF_BUFG_inst/O
                         net (fo=1158, routed)        0.854     2.012    DUT/DUT_01/CLK_100MHz_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  DUT/DUT_01/DATA_OUT_reg[1]/C





