begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* IBM RS/6000 instruction set definitions, for GNU software.  */
end_comment

begin_comment
comment|/* These are all possible instruction formats as used in IBM Assembler    Language Reference, Appendix A. */
end_comment

begin_typedef
typedef|typedef
enum|enum
block|{
name|A
init|=
literal|0
block|,
name|B
block|,
name|D
block|,
name|I
block|,
name|M
block|,
name|SC
block|,
name|X
block|,
name|XL
block|,
name|XO
block|,
name|XFL
block|,
name|XFX
block|}
name|InsnFmt
typedef|;
end_typedef

begin_comment
comment|/* Extended opcode masks. Used for extracting extended opcode values from    instructions. Each instruction's format decides which mask applies.     They *should* retain the same order as the above formats. */
end_comment

begin_decl_stmt
specifier|static
name|int
name|eopMask
index|[]
init|=
block|{
literal|0x1f
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0x3ff
block|,
literal|0x3ff
block|,
literal|0x1ff
block|,
literal|0x3ff
block|,
literal|0x3ff
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* All the things you need to know about an opcode. */
end_comment

begin_typedef
typedef|typedef
struct|struct
name|rs6000_insn
block|{
name|char
modifier|*
name|operator
decl_stmt|;
comment|/* opcode name		*/
name|char
modifier|*
name|opr_ext
decl_stmt|;
comment|/* opcode name extension */
name|InsnFmt
name|format
decl_stmt|;
comment|/* opcode format	*/
name|char
name|p_opcode
decl_stmt|;
comment|/* primary opcode	*/
name|int
name|e_opcode
decl_stmt|;
comment|/* extended opcode	*/
name|char
name|oprnd_format
index|[
literal|6
index|]
decl_stmt|;
comment|/* operand format	*/
block|}
name|OPCODE
typedef|;
end_typedef

begin_comment
comment|/* operand format specifiers */
end_comment

begin_define
define|#
directive|define
name|TO
value|1
end_define

begin_define
define|#
directive|define
name|RA
value|2
end_define

begin_define
define|#
directive|define
name|SI
value|3
end_define

begin_define
define|#
directive|define
name|RT
value|4
end_define

begin_define
define|#
directive|define
name|UI
value|5
end_define

begin_define
define|#
directive|define
name|BF
value|6
end_define

begin_define
define|#
directive|define
name|BFA
value|7
end_define

begin_define
define|#
directive|define
name|BT
value|8
end_define

begin_define
define|#
directive|define
name|BA
value|9
end_define

begin_define
define|#
directive|define
name|BB
value|10
end_define

begin_define
define|#
directive|define
name|BO
value|11
end_define

begin_define
define|#
directive|define
name|BI
value|12
end_define

begin_define
define|#
directive|define
name|RB
value|13
end_define

begin_define
define|#
directive|define
name|RS
value|14
end_define

begin_define
define|#
directive|define
name|SH
value|15
end_define

begin_define
define|#
directive|define
name|MB
value|16
end_define

begin_define
define|#
directive|define
name|ME
value|17
end_define

begin_define
define|#
directive|define
name|SPR
value|18
end_define

begin_define
define|#
directive|define
name|DIS
value|19
end_define

begin_define
define|#
directive|define
name|FXM
value|21
end_define

begin_define
define|#
directive|define
name|FRT
value|22
end_define

begin_define
define|#
directive|define
name|NB
value|23
end_define

begin_define
define|#
directive|define
name|FRS
value|24
end_define

begin_define
define|#
directive|define
name|FRA
value|25
end_define

begin_define
define|#
directive|define
name|FRB
value|26
end_define

begin_define
define|#
directive|define
name|FRC
value|27
end_define

begin_define
define|#
directive|define
name|FLM
value|28
end_define

begin_define
define|#
directive|define
name|I
value|29
end_define

begin_define
define|#
directive|define
name|LI
value|30
end_define

begin_define
define|#
directive|define
name|A2
value|31
end_define

begin_define
define|#
directive|define
name|TA14
value|32
end_define

begin_comment
comment|/* 14 bit representation of target address */
end_comment

begin_define
define|#
directive|define
name|TA24
value|33
end_define

begin_comment
comment|/* 24 bit representation of target address */
end_comment

begin_define
define|#
directive|define
name|FL1
value|34
end_define

begin_define
define|#
directive|define
name|FL2
value|35
end_define

begin_define
define|#
directive|define
name|LEV
value|36
end_define

begin_comment
comment|/*	RS/6000 INSTRUCTION SET     (sorted on primary and extended opcode)  	     oprtr	      primary  ext. operator      ext     format  opcode   opcode   operand format -------	    -------   ------  -------  ------   ---------------   */
end_comment

begin_decl_stmt
name|struct
name|rs6000_insn
name|rs6k_ops
index|[]
init|=
block|{
block|{
literal|"ti"
block|,
literal|0
block|,
name|D
block|,
literal|3
block|,
operator|-
literal|1
block|,
block|{
name|TO
block|,
name|RA
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"muli"
block|,
literal|0
block|,
name|D
block|,
literal|7
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sfi"
block|,
literal|0
block|,
name|D
block|,
literal|8
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"dozi"
block|,
literal|0
block|,
name|D
block|,
literal|9
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cmpli"
block|,
literal|0
block|,
name|D
block|,
literal|10
block|,
operator|-
literal|1
block|,
block|{
name|BF
block|,
name|RA
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cmpi"
block|,
literal|0
block|,
name|D
block|,
literal|11
block|,
operator|-
literal|1
block|,
block|{
name|BF
block|,
name|RA
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"ai"
block|,
literal|0
block|,
name|D
block|,
literal|12
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"ai."
block|,
literal|0
block|,
name|D
block|,
literal|13
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|RA
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lil"
block|,
literal|0
block|,
name|D
block|,
literal|14
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|SI
block|,
literal|0
block|}
block|}
block|,
comment|/* same as `cal' */
block|{
literal|"cal"
block|,
literal|0
block|,
name|D
block|,
literal|14
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"liu"
block|,
literal|0
block|,
name|D
block|,
literal|15
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
comment|/* same as `cau' */
block|{
literal|"cau"
block|,
literal|0
block|,
name|D
block|,
literal|15
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|RA
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
comment|/* "1" indicates an exception--"bb" is only usable for some values of    BO, so the disassembler first matches this instruction and then changes    it to "bc" if that is the case.  */
block|{
literal|"bb"
block|,
literal|"1tfla"
block|,
name|B
block|,
literal|16
block|,
operator|-
literal|1
block|,
block|{
name|LI
block|,
name|A2
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"bc"
block|,
literal|"la"
block|,
name|B
block|,
literal|16
block|,
operator|-
literal|1
block|,
block|{
name|BO
block|,
name|BI
block|,
name|TA14
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"svc"
block|,
literal|"la"
block|,
name|SC
block|,
literal|17
block|,
operator|-
literal|1
block|,
block|{
name|LEV
block|,
name|FL1
block|,
name|FL2
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"b"
block|,
literal|"la"
block|,
name|I
block|,
literal|18
block|,
operator|-
literal|1
block|,
block|{
name|TA24
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mcrf"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|0
block|,
block|{
name|BF
block|,
name|BFA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"bcr"
block|,
literal|"l"
block|,
name|XL
block|,
literal|19
block|,
literal|16
block|,
block|{
name|BO
block|,
name|BI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"crnor"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|33
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"rfi"
block|,
literal|0
block|,
name|X
block|,
literal|19
block|,
literal|50
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"rfsvc"
block|,
literal|0
block|,
name|X
block|,
literal|19
block|,
literal|82
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crandc"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|129
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"ics"
block|,
literal|0
block|,
name|X
block|,
literal|19
block|,
literal|150
block|,
block|{
literal|0
block|}
block|}
block|,
block|{
literal|"crxor"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|193
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"crnand"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|225
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"crand"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|257
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"creqv"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|289
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"crorc"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|417
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cror"
block|,
literal|0
block|,
name|XL
block|,
literal|19
block|,
literal|449
block|,
block|{
name|BT
block|,
name|BA
block|,
name|BB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"bcc"
block|,
literal|"l"
block|,
name|XL
block|,
literal|19
block|,
literal|528
block|,
block|{
name|BO
block|,
name|BI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"rlimi"
block|,
literal|"."
block|,
name|M
block|,
literal|20
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MB
block|,
name|ME
block|,
literal|0
block|}
comment|/*??*/
block|}
block|,
block|{
literal|"rlinm"
block|,
literal|"."
block|,
name|M
block|,
literal|21
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
name|MB
block|,
name|ME
block|,
literal|0
block|}
comment|/*??*/
block|}
block|,
block|{
literal|"rlmi"
block|,
literal|"."
block|,
name|M
block|,
literal|22
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MB
block|,
name|ME
block|,
literal|0
block|}
comment|/*??*/
block|}
block|,
block|{
literal|"rlnm"
block|,
literal|"."
block|,
name|M
block|,
literal|23
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
name|MB
block|,
name|ME
block|,
literal|0
block|}
comment|/*??*/
block|}
block|,
block|{
literal|"oril"
block|,
literal|0
block|,
name|D
block|,
literal|24
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"oriu"
block|,
literal|0
block|,
name|D
block|,
literal|25
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"xoril"
block|,
literal|0
block|,
name|D
block|,
literal|26
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"xoriu"
block|,
literal|0
block|,
name|D
block|,
literal|27
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"andil."
block|,
literal|0
block|,
name|D
block|,
literal|28
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"andiu."
block|,
literal|0
block|,
name|D
block|,
literal|29
block|,
operator|-
literal|1
block|,
block|{
name|RA
block|,
name|RS
block|,
name|UI
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|0
block|,
block|{
name|BF
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"t"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|4
block|,
block|{
name|TO
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sf"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|8
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"a"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|10
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mfcr"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|19
block|,
block|{
name|RT
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|23
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sl"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|24
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cntlz"
block|,
literal|"."
block|,
name|XO
block|,
literal|31
block|,
literal|26
block|,
block|{
name|RA
block|,
name|RS
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|28
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"maskg"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|29
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cmpl"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|32
block|,
block|{
name|BF
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sfe"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|136
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|55
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"andc"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|60
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mfmsr"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|83
block|,
block|{
name|RT
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lbzx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|87
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"neg"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|104
block|,
block|{
name|RT
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mul"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|107
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lbzux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|119
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"nor"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|124
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"ae"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|138
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mtcrf"
block|,
literal|0
block|,
name|XFX
block|,
literal|31
block|,
literal|144
block|,
block|{
name|FXM
block|,
name|RS
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|151
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"slq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|152
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sle"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|153
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|183
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sliq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|184
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sfze"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|200
block|,
block|{
name|RT
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"aze"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|202
block|,
block|{
name|RT
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stbx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|215
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sllq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|216
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sleq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|217
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sfme"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|232
block|,
block|{
name|RT
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"ame"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|234
block|,
block|{
name|RT
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"muls"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|235
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stbux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|247
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"slliq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|248
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"doz"
block|,
literal|"o."
block|,
name|X
block|,
literal|31
block|,
literal|264
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"cax"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|266
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lscbx"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|277
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhzx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|279
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"eqv"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|284
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhzux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|311
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"xor"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|316
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"div"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|331
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mfspr"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|339
block|,
block|{
name|RT
block|,
name|SPR
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhax"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|343
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"abs"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|360
block|,
block|{
name|RT
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"divs"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|363
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhaux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|375
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sthx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|407
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"orc"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|412
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sthux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|439
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|444
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mtspr"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|467
block|,
block|{
name|SPR
block|,
name|RS
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"nand"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|476
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"nabs"
block|,
literal|"o."
block|,
name|XO
block|,
literal|31
block|,
literal|488
block|,
block|{
name|RT
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mcrxr"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|512
block|,
block|{
name|BF
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lsx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|533
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lbrx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|534
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfsx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|535
block|,
block|{
name|FRT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sr"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|536
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"rrib"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|537
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"maskir"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|541
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfsux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|567
block|,
block|{
name|FRT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lsi"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|597
block|,
block|{
name|RT
block|,
name|RA
block|,
name|NB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfdx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|599
block|,
block|{
name|FRT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfdux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|631
block|,
block|{
name|FRT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stsx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|661
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stbrx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|662
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfsx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|663
block|,
block|{
name|FRS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"srq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|664
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sre"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|665
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfsux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|695
block|,
block|{
name|FRS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sriq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|696
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stsi"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|725
block|,
block|{
name|RS
block|,
name|RA
block|,
name|NB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfdx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|727
block|,
block|{
name|FRS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"srlq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|728
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sreq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|729
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfdux"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|759
block|,
block|{
name|FRS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"srliq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|760
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhbrx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|790
block|,
block|{
name|RT
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sra"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|792
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"srai"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|824
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sthbrx"
block|,
literal|0
block|,
name|X
block|,
literal|31
block|,
literal|918
block|,
block|{
name|RS
block|,
name|RA
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sraq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|920
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"srea"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|921
block|,
block|{
name|RA
block|,
name|RS
block|,
name|RB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"exts"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|922
block|,
block|{
name|RA
block|,
name|RS
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sraiq"
block|,
literal|"."
block|,
name|X
block|,
literal|31
block|,
literal|952
block|,
block|{
name|RA
block|,
name|RS
block|,
name|SH
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"l"
block|,
literal|0
block|,
name|D
block|,
literal|32
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lu"
block|,
literal|0
block|,
name|D
block|,
literal|33
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lbz"
block|,
literal|0
block|,
name|D
block|,
literal|34
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lbzu"
block|,
literal|0
block|,
name|D
block|,
literal|35
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"st"
block|,
literal|0
block|,
name|D
block|,
literal|36
block|,
operator|-
literal|1
block|,
block|{
name|RS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stu"
block|,
literal|0
block|,
name|D
block|,
literal|37
block|,
operator|-
literal|1
block|,
block|{
name|RS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stb"
block|,
literal|0
block|,
name|D
block|,
literal|38
block|,
operator|-
literal|1
block|,
block|{
name|RS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stbu"
block|,
literal|0
block|,
name|D
block|,
literal|39
block|,
operator|-
literal|1
block|,
block|{
name|RS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhz"
block|,
literal|0
block|,
name|D
block|,
literal|40
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhzu"
block|,
literal|0
block|,
name|D
block|,
literal|41
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lha"
block|,
literal|0
block|,
name|D
block|,
literal|42
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lhau"
block|,
literal|0
block|,
name|D
block|,
literal|43
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sth"
block|,
literal|0
block|,
name|D
block|,
literal|44
block|,
operator|-
literal|1
block|,
block|{
name|RS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"sthu"
block|,
literal|0
block|,
name|D
block|,
literal|45
block|,
operator|-
literal|1
block|,
block|{
name|RS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lm"
block|,
literal|0
block|,
name|D
block|,
literal|46
block|,
operator|-
literal|1
block|,
block|{
name|RT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stm"
block|,
literal|0
block|,
name|D
block|,
literal|47
block|,
operator|-
literal|1
block|,
block|{
name|RS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfs"
block|,
literal|0
block|,
name|D
block|,
literal|48
block|,
operator|-
literal|1
block|,
block|{
name|FRT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfsu"
block|,
literal|0
block|,
name|D
block|,
literal|49
block|,
operator|-
literal|1
block|,
block|{
name|FRT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfd"
block|,
literal|0
block|,
name|D
block|,
literal|50
block|,
operator|-
literal|1
block|,
block|{
name|FRT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"lfdu"
block|,
literal|0
block|,
name|D
block|,
literal|51
block|,
operator|-
literal|1
block|,
block|{
name|FRT
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfs"
block|,
literal|0
block|,
name|D
block|,
literal|52
block|,
operator|-
literal|1
block|,
block|{
name|FRS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfsu"
block|,
literal|0
block|,
name|D
block|,
literal|53
block|,
operator|-
literal|1
block|,
block|{
name|FRS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfd"
block|,
literal|0
block|,
name|D
block|,
literal|54
block|,
operator|-
literal|1
block|,
block|{
name|FRS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"stfdu"
block|,
literal|0
block|,
name|D
block|,
literal|55
block|,
operator|-
literal|1
block|,
block|{
name|FRS
block|,
name|DIS
block|,
name|RA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fcmpu"
block|,
literal|0
block|,
name|X
block|,
literal|63
block|,
literal|0
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"frsp"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|12
block|,
block|{
name|FRT
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fd"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|18
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fs"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|20
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fa"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|21
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fm"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|25
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fms"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|28
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fma"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|29
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fnms"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|30
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fnma"
block|,
literal|"."
block|,
name|A
block|,
literal|63
block|,
literal|31
block|,
block|{
name|FRT
block|,
name|FRA
block|,
name|FRC
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fcmpo"
block|,
literal|0
block|,
name|X
block|,
literal|63
block|,
literal|32
block|,
block|{
name|BF
block|,
name|FRA
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mtfsb1"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|38
block|,
block|{
name|BT
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fneg"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|40
block|,
block|{
name|FRT
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mcrfs"
block|,
literal|0
block|,
name|X
block|,
literal|63
block|,
literal|64
block|,
block|{
name|BF
block|,
name|BFA
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mtfsb0"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|70
block|,
block|{
name|BT
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fmr"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|72
block|,
block|{
name|FRT
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mtfsfi"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|134
block|,
block|{
name|BF
block|,
name|I
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fnabs"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|136
block|,
block|{
name|FRT
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"fabs"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|264
block|,
block|{
name|FRT
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mffs"
block|,
literal|"."
block|,
name|X
block|,
literal|63
block|,
literal|583
block|,
block|{
name|FRT
block|,
literal|0
block|}
block|}
block|,
block|{
literal|"mtfsf"
block|,
literal|"."
block|,
name|XFL
block|,
literal|63
block|,
literal|711
block|,
block|{
name|FLM
block|,
name|FRB
block|,
literal|0
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|NOPCODES
value|(sizeof (rs6k_ops) / sizeof (struct rs6000_insn))
end_define

end_unit

