ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f0xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	SystemCoreClock
  18              		.section	.data.SystemCoreClock,"aw"
  19              		.align	2
  22              	SystemCoreClock:
  23 0000 00127A00 		.word	8000000
  24              		.global	AHBPrescTable
  25              		.section	.rodata.AHBPrescTable,"a"
  26              		.align	2
  29              	AHBPrescTable:
  30 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  30      00000000 
  30      01020304 
  30      06
  31 000d 070809   		.ascii	"\007\010\011"
  32              		.global	APBPrescTable
  33              		.section	.rodata.APBPrescTable,"a"
  34              		.align	2
  37              	APBPrescTable:
  38 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
  38      01020304 
  39              		.section	.text.SystemInit,"ax",%progbits
  40              		.align	1
  41              		.global	SystemInit
  42              		.syntax unified
  43              		.code	16
  44              		.thumb_func
  46              	SystemInit:
  47              	.LFB40:
  48              		.file 1 "Core/Src/system_stm32f0xx.c"
   1:Core/Src/system_stm32f0xx.c **** /**
   2:Core/Src/system_stm32f0xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32f0xx.c ****   * @file    system_stm32f0xx.c
   4:Core/Src/system_stm32f0xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32f0xx.c ****   * @brief   CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32f0xx.c ****   *
   7:Core/Src/system_stm32f0xx.c ****   * 1. This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32f0xx.c ****   *    user application:
   9:Core/Src/system_stm32f0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Core/Src/system_stm32f0xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32f0xx.c ****   *                      the "startup_stm32f0xx.s" file.
  12:Core/Src/system_stm32f0xx.c ****   *
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 2


  13:Core/Src/system_stm32f0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Core/Src/system_stm32f0xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32f0xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32f0xx.c ****   *
  17:Core/Src/system_stm32f0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32f0xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32f0xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32f0xx.c ****   *
  21:Core/Src/system_stm32f0xx.c ****   *
  22:Core/Src/system_stm32f0xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32f0xx.c ****   * @attention
  24:Core/Src/system_stm32f0xx.c ****   *
  25:Core/Src/system_stm32f0xx.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  26:Core/Src/system_stm32f0xx.c ****   * All rights reserved.</center></h2>
  27:Core/Src/system_stm32f0xx.c ****   *
  28:Core/Src/system_stm32f0xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:Core/Src/system_stm32f0xx.c ****   * the "License"; You may not use this file except in compliance with the
  30:Core/Src/system_stm32f0xx.c ****   * License. You may obtain a copy of the License at:
  31:Core/Src/system_stm32f0xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  32:Core/Src/system_stm32f0xx.c ****   *
  33:Core/Src/system_stm32f0xx.c ****   ******************************************************************************
  34:Core/Src/system_stm32f0xx.c ****   */
  35:Core/Src/system_stm32f0xx.c **** 
  36:Core/Src/system_stm32f0xx.c **** /** @addtogroup CMSIS
  37:Core/Src/system_stm32f0xx.c ****   * @{
  38:Core/Src/system_stm32f0xx.c ****   */
  39:Core/Src/system_stm32f0xx.c **** 
  40:Core/Src/system_stm32f0xx.c **** /** @addtogroup stm32f0xx_system
  41:Core/Src/system_stm32f0xx.c ****   * @{
  42:Core/Src/system_stm32f0xx.c ****   */
  43:Core/Src/system_stm32f0xx.c **** 
  44:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Includes
  45:Core/Src/system_stm32f0xx.c ****   * @{
  46:Core/Src/system_stm32f0xx.c ****   */
  47:Core/Src/system_stm32f0xx.c **** 
  48:Core/Src/system_stm32f0xx.c **** #include "stm32f0xx.h"
  49:Core/Src/system_stm32f0xx.c **** 
  50:Core/Src/system_stm32f0xx.c **** /**
  51:Core/Src/system_stm32f0xx.c ****   * @}
  52:Core/Src/system_stm32f0xx.c ****   */
  53:Core/Src/system_stm32f0xx.c **** 
  54:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_TypesDefinitions
  55:Core/Src/system_stm32f0xx.c ****   * @{
  56:Core/Src/system_stm32f0xx.c ****   */
  57:Core/Src/system_stm32f0xx.c **** 
  58:Core/Src/system_stm32f0xx.c **** /**
  59:Core/Src/system_stm32f0xx.c ****   * @}
  60:Core/Src/system_stm32f0xx.c ****   */
  61:Core/Src/system_stm32f0xx.c **** 
  62:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Defines
  63:Core/Src/system_stm32f0xx.c ****   * @{
  64:Core/Src/system_stm32f0xx.c ****   */
  65:Core/Src/system_stm32f0xx.c **** #if !defined  (HSE_VALUE) 
  66:Core/Src/system_stm32f0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
  67:Core/Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
  68:Core/Src/system_stm32f0xx.c **** #endif /* HSE_VALUE */
  69:Core/Src/system_stm32f0xx.c **** 
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 3


  70:Core/Src/system_stm32f0xx.c **** #if !defined  (HSI_VALUE)
  71:Core/Src/system_stm32f0xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
  72:Core/Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
  73:Core/Src/system_stm32f0xx.c **** #endif /* HSI_VALUE */
  74:Core/Src/system_stm32f0xx.c **** 
  75:Core/Src/system_stm32f0xx.c **** #if !defined (HSI48_VALUE)
  76:Core/Src/system_stm32f0xx.c **** #define HSI48_VALUE    ((uint32_t)48000000) /*!< Default value of the HSI48 Internal oscillator in 
  77:Core/Src/system_stm32f0xx.c ****                                                  This value can be provided and adapted by the user
  78:Core/Src/system_stm32f0xx.c **** #endif /* HSI48_VALUE */
  79:Core/Src/system_stm32f0xx.c **** /**
  80:Core/Src/system_stm32f0xx.c ****   * @}
  81:Core/Src/system_stm32f0xx.c ****   */
  82:Core/Src/system_stm32f0xx.c **** 
  83:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Macros
  84:Core/Src/system_stm32f0xx.c ****   * @{
  85:Core/Src/system_stm32f0xx.c ****   */
  86:Core/Src/system_stm32f0xx.c **** 
  87:Core/Src/system_stm32f0xx.c **** /**
  88:Core/Src/system_stm32f0xx.c ****   * @}
  89:Core/Src/system_stm32f0xx.c ****   */
  90:Core/Src/system_stm32f0xx.c **** 
  91:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Variables
  92:Core/Src/system_stm32f0xx.c ****   * @{
  93:Core/Src/system_stm32f0xx.c ****   */
  94:Core/Src/system_stm32f0xx.c ****   /* This variable is updated in three ways:
  95:Core/Src/system_stm32f0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
  96:Core/Src/system_stm32f0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
  97:Core/Src/system_stm32f0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
  98:Core/Src/system_stm32f0xx.c ****          Note: If you use this function to configure the system clock; then there
  99:Core/Src/system_stm32f0xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 100:Core/Src/system_stm32f0xx.c ****                variable is updated automatically.
 101:Core/Src/system_stm32f0xx.c ****   */
 102:Core/Src/system_stm32f0xx.c **** uint32_t SystemCoreClock = 8000000;
 103:Core/Src/system_stm32f0xx.c **** 
 104:Core/Src/system_stm32f0xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 105:Core/Src/system_stm32f0xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 106:Core/Src/system_stm32f0xx.c **** 
 107:Core/Src/system_stm32f0xx.c **** /**
 108:Core/Src/system_stm32f0xx.c ****   * @}
 109:Core/Src/system_stm32f0xx.c ****   */
 110:Core/Src/system_stm32f0xx.c **** 
 111:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
 112:Core/Src/system_stm32f0xx.c ****   * @{
 113:Core/Src/system_stm32f0xx.c ****   */
 114:Core/Src/system_stm32f0xx.c **** 
 115:Core/Src/system_stm32f0xx.c **** /**
 116:Core/Src/system_stm32f0xx.c ****   * @}
 117:Core/Src/system_stm32f0xx.c ****   */
 118:Core/Src/system_stm32f0xx.c **** 
 119:Core/Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Functions
 120:Core/Src/system_stm32f0xx.c ****   * @{
 121:Core/Src/system_stm32f0xx.c ****   */
 122:Core/Src/system_stm32f0xx.c **** 
 123:Core/Src/system_stm32f0xx.c **** /**
 124:Core/Src/system_stm32f0xx.c ****   * @brief  Setup the microcontroller system
 125:Core/Src/system_stm32f0xx.c ****   * @param  None
 126:Core/Src/system_stm32f0xx.c ****   * @retval None
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 4


 127:Core/Src/system_stm32f0xx.c ****   */
 128:Core/Src/system_stm32f0xx.c **** void SystemInit(void)
 129:Core/Src/system_stm32f0xx.c **** {
  49              		.loc 1 129 1
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 1, uses_anonymous_args = 0
  53 0000 80B5     		push	{r7, lr}
  54              	.LCFI0:
  55              		.cfi_def_cfa_offset 8
  56              		.cfi_offset 7, -8
  57              		.cfi_offset 14, -4
  58 0002 00AF     		add	r7, sp, #0
  59              	.LCFI1:
  60              		.cfi_def_cfa_register 7
 130:Core/Src/system_stm32f0xx.c ****   /* NOTE :SystemInit(): This function is called at startup just after reset and 
 131:Core/Src/system_stm32f0xx.c ****                          before branch to main program. This call is made inside
 132:Core/Src/system_stm32f0xx.c ****                          the "startup_stm32f0xx.s" file.
 133:Core/Src/system_stm32f0xx.c ****                          User can setups the default system clock (System clock source, PLL Multipl
 134:Core/Src/system_stm32f0xx.c ****                          and Divider factors, AHB/APBx prescalers and Flash settings).
 135:Core/Src/system_stm32f0xx.c ****    */
 136:Core/Src/system_stm32f0xx.c **** }
  61              		.loc 1 136 1
  62 0004 C046     		nop
  63 0006 BD46     		mov	sp, r7
  64              		@ sp needed
  65 0008 80BD     		pop	{r7, pc}
  66              		.cfi_endproc
  67              	.LFE40:
  69              		.global	__aeabi_uidiv
  70              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  71              		.align	1
  72              		.global	SystemCoreClockUpdate
  73              		.syntax unified
  74              		.code	16
  75              		.thumb_func
  77              	SystemCoreClockUpdate:
  78              	.LFB41:
 137:Core/Src/system_stm32f0xx.c **** 
 138:Core/Src/system_stm32f0xx.c **** /**
 139:Core/Src/system_stm32f0xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 140:Core/Src/system_stm32f0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 141:Core/Src/system_stm32f0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 142:Core/Src/system_stm32f0xx.c ****   *         other parameters.
 143:Core/Src/system_stm32f0xx.c ****   *
 144:Core/Src/system_stm32f0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 145:Core/Src/system_stm32f0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 146:Core/Src/system_stm32f0xx.c ****   *         based on this variable will be incorrect.
 147:Core/Src/system_stm32f0xx.c ****   *
 148:Core/Src/system_stm32f0xx.c ****   * @note   - The system frequency computed by this function is not the real
 149:Core/Src/system_stm32f0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 150:Core/Src/system_stm32f0xx.c ****   *           constant and the selected clock source:
 151:Core/Src/system_stm32f0xx.c ****   *
 152:Core/Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 153:Core/Src/system_stm32f0xx.c ****   *
 154:Core/Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 155:Core/Src/system_stm32f0xx.c ****   *
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 5


 156:Core/Src/system_stm32f0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 157:Core/Src/system_stm32f0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 158:Core/Src/system_stm32f0xx.c ****   *
 159:Core/Src/system_stm32f0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f0xx_hal_conf.h file (default value
 160:Core/Src/system_stm32f0xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 161:Core/Src/system_stm32f0xx.c ****   *             in voltage and temperature.
 162:Core/Src/system_stm32f0xx.c ****   *
 163:Core/Src/system_stm32f0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f0xx_hal_conf.h file (its value
 164:Core/Src/system_stm32f0xx.c ****   *              depends on the application requirements), user has to ensure that HSE_VALUE
 165:Core/Src/system_stm32f0xx.c ****   *              is same as the real frequency of the crystal used. Otherwise, this function
 166:Core/Src/system_stm32f0xx.c ****   *              may have wrong result.
 167:Core/Src/system_stm32f0xx.c ****   *
 168:Core/Src/system_stm32f0xx.c ****   *         - The result of this function could be not correct when using fractional
 169:Core/Src/system_stm32f0xx.c ****   *           value for HSE crystal.
 170:Core/Src/system_stm32f0xx.c ****   *
 171:Core/Src/system_stm32f0xx.c ****   * @param  None
 172:Core/Src/system_stm32f0xx.c ****   * @retval None
 173:Core/Src/system_stm32f0xx.c ****   */
 174:Core/Src/system_stm32f0xx.c **** void SystemCoreClockUpdate (void)
 175:Core/Src/system_stm32f0xx.c **** {
  79              		.loc 1 175 1
  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 16
  82              		@ frame_needed = 1, uses_anonymous_args = 0
  83 0000 80B5     		push	{r7, lr}
  84              	.LCFI2:
  85              		.cfi_def_cfa_offset 8
  86              		.cfi_offset 7, -8
  87              		.cfi_offset 14, -4
  88 0002 84B0     		sub	sp, sp, #16
  89              	.LCFI3:
  90              		.cfi_def_cfa_offset 24
  91 0004 00AF     		add	r7, sp, #0
  92              	.LCFI4:
  93              		.cfi_def_cfa_register 7
 176:Core/Src/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
  94              		.loc 1 176 12
  95 0006 0023     		movs	r3, #0
  96 0008 FB60     		str	r3, [r7, #12]
  97              		.loc 1 176 21
  98 000a 0023     		movs	r3, #0
  99 000c BB60     		str	r3, [r7, #8]
 100              		.loc 1 176 34
 101 000e 0023     		movs	r3, #0
 102 0010 7B60     		str	r3, [r7, #4]
 103              		.loc 1 176 49
 104 0012 0023     		movs	r3, #0
 105 0014 3B60     		str	r3, [r7]
 177:Core/Src/system_stm32f0xx.c **** 
 178:Core/Src/system_stm32f0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 179:Core/Src/system_stm32f0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 106              		.loc 1 179 12
 107 0016 314B     		ldr	r3, .L10
 108 0018 5B68     		ldr	r3, [r3, #4]
 109              		.loc 1 179 7
 110 001a 0C22     		movs	r2, #12
 111 001c 1340     		ands	r3, r2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 6


 112 001e FB60     		str	r3, [r7, #12]
 180:Core/Src/system_stm32f0xx.c **** 
 181:Core/Src/system_stm32f0xx.c ****   switch (tmp)
 113              		.loc 1 181 3
 114 0020 FB68     		ldr	r3, [r7, #12]
 115 0022 082B     		cmp	r3, #8
 116 0024 11D0     		beq	.L3
 117 0026 FB68     		ldr	r3, [r7, #12]
 118 0028 082B     		cmp	r3, #8
 119 002a 41D8     		bhi	.L4
 120 002c FB68     		ldr	r3, [r7, #12]
 121 002e 002B     		cmp	r3, #0
 122 0030 03D0     		beq	.L5
 123 0032 FB68     		ldr	r3, [r7, #12]
 124 0034 042B     		cmp	r3, #4
 125 0036 04D0     		beq	.L6
 126 0038 3AE0     		b	.L4
 127              	.L5:
 182:Core/Src/system_stm32f0xx.c ****   {
 183:Core/Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
 184:Core/Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 128              		.loc 1 184 23
 129 003a 294B     		ldr	r3, .L10+4
 130 003c 294A     		ldr	r2, .L10+8
 131 003e 1A60     		str	r2, [r3]
 185:Core/Src/system_stm32f0xx.c ****       break;
 132              		.loc 1 185 7
 133 0040 3AE0     		b	.L7
 134              	.L6:
 186:Core/Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 187:Core/Src/system_stm32f0xx.c ****       SystemCoreClock = HSE_VALUE;
 135              		.loc 1 187 23
 136 0042 274B     		ldr	r3, .L10+4
 137 0044 274A     		ldr	r2, .L10+8
 138 0046 1A60     		str	r2, [r3]
 188:Core/Src/system_stm32f0xx.c ****       break;
 139              		.loc 1 188 7
 140 0048 36E0     		b	.L7
 141              	.L3:
 189:Core/Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 190:Core/Src/system_stm32f0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 191:Core/Src/system_stm32f0xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 142              		.loc 1 191 20
 143 004a 244B     		ldr	r3, .L10
 144 004c 5A68     		ldr	r2, [r3, #4]
 145              		.loc 1 191 15
 146 004e F023     		movs	r3, #240
 147 0050 9B03     		lsls	r3, r3, #14
 148 0052 1340     		ands	r3, r2
 149 0054 BB60     		str	r3, [r7, #8]
 192:Core/Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 150              		.loc 1 192 22
 151 0056 214B     		ldr	r3, .L10
 152 0058 5A68     		ldr	r2, [r3, #4]
 153              		.loc 1 192 17
 154 005a 8023     		movs	r3, #128
 155 005c 5B02     		lsls	r3, r3, #9
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 7


 156 005e 1340     		ands	r3, r2
 157 0060 7B60     		str	r3, [r7, #4]
 193:Core/Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 158              		.loc 1 193 27
 159 0062 BB68     		ldr	r3, [r7, #8]
 160 0064 9B0C     		lsrs	r3, r3, #18
 161              		.loc 1 193 15
 162 0066 0233     		adds	r3, r3, #2
 163 0068 BB60     		str	r3, [r7, #8]
 194:Core/Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 164              		.loc 1 194 26
 165 006a 1C4B     		ldr	r3, .L10
 166 006c DB6A     		ldr	r3, [r3, #44]
 167              		.loc 1 194 34
 168 006e 0F22     		movs	r2, #15
 169 0070 1340     		ands	r3, r2
 170              		.loc 1 194 20
 171 0072 0133     		adds	r3, r3, #1
 172 0074 3B60     		str	r3, [r7]
 195:Core/Src/system_stm32f0xx.c **** 
 196:Core/Src/system_stm32f0xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 173              		.loc 1 196 10
 174 0076 7A68     		ldr	r2, [r7, #4]
 175 0078 8023     		movs	r3, #128
 176 007a 5B02     		lsls	r3, r3, #9
 177 007c 9A42     		cmp	r2, r3
 178 007e 0AD1     		bne	.L8
 197:Core/Src/system_stm32f0xx.c ****       {
 198:Core/Src/system_stm32f0xx.c ****         /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
 199:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 179              		.loc 1 199 37
 180 0080 3968     		ldr	r1, [r7]
 181 0082 1848     		ldr	r0, .L10+8
 182 0084 FFF7FEFF 		bl	__aeabi_uidiv
 183 0088 0300     		movs	r3, r0
 184 008a 1A00     		movs	r2, r3
 185              		.loc 1 199 52
 186 008c BB68     		ldr	r3, [r7, #8]
 187 008e 5A43     		muls	r2, r3
 188              		.loc 1 199 25
 189 0090 134B     		ldr	r3, .L10+4
 190 0092 1A60     		str	r2, [r3]
 200:Core/Src/system_stm32f0xx.c ****       }
 201:Core/Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) ||
 202:Core/Src/system_stm32f0xx.c ****       else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 203:Core/Src/system_stm32f0xx.c ****       {
 204:Core/Src/system_stm32f0xx.c ****         /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */
 205:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 206:Core/Src/system_stm32f0xx.c ****       }
 207:Core/Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */
 208:Core/Src/system_stm32f0xx.c ****       else
 209:Core/Src/system_stm32f0xx.c ****       {
 210:Core/Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx)  || defined(STM32F070x6) \
 211:Core/Src/system_stm32f0xx.c ****  || defined(STM32F078xx) || defined(STM32F071xB)  || defined(STM32F072xB) \
 212:Core/Src/system_stm32f0xx.c ****  || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx)  || defined(STM32F030xC)
 213:Core/Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */
 214:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 8


 215:Core/Src/system_stm32f0xx.c **** #else
 216:Core/Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */
 217:Core/Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 218:Core/Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
 219:Core/Src/system_stm32f0xx.c ****           STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
 220:Core/Src/system_stm32f0xx.c ****           STM32F091xC || STM32F098xx || STM32F030xC */
 221:Core/Src/system_stm32f0xx.c ****       }
 222:Core/Src/system_stm32f0xx.c ****       break;
 191              		.loc 1 222 7
 192 0094 10E0     		b	.L7
 193              	.L8:
 217:Core/Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
 194              		.loc 1 217 44
 195 0096 B968     		ldr	r1, [r7, #8]
 196 0098 0A00     		movs	r2, r1
 197 009a 5201     		lsls	r2, r2, #5
 198 009c 521A     		subs	r2, r2, r1
 199 009e 9301     		lsls	r3, r2, #6
 200 00a0 9B1A     		subs	r3, r3, r2
 201 00a2 DB00     		lsls	r3, r3, #3
 202 00a4 5B18     		adds	r3, r3, r1
 203 00a6 1B02     		lsls	r3, r3, #8
 204 00a8 1A00     		movs	r2, r3
 217:Core/Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
 205              		.loc 1 217 25
 206 00aa 0D4B     		ldr	r3, .L10+4
 207 00ac 1A60     		str	r2, [r3]
 208              		.loc 1 222 7
 209 00ae 03E0     		b	.L7
 210              	.L4:
 223:Core/Src/system_stm32f0xx.c ****     default: /* HSI used as system clock */
 224:Core/Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 211              		.loc 1 224 23
 212 00b0 0B4B     		ldr	r3, .L10+4
 213 00b2 0C4A     		ldr	r2, .L10+8
 214 00b4 1A60     		str	r2, [r3]
 225:Core/Src/system_stm32f0xx.c ****       break;
 215              		.loc 1 225 7
 216 00b6 C046     		nop
 217              	.L7:
 226:Core/Src/system_stm32f0xx.c ****   }
 227:Core/Src/system_stm32f0xx.c ****   /* Compute HCLK clock frequency ----------------*/
 228:Core/Src/system_stm32f0xx.c ****   /* Get HCLK prescaler */
 229:Core/Src/system_stm32f0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 218              		.loc 1 229 28
 219 00b8 084B     		ldr	r3, .L10
 220 00ba 5B68     		ldr	r3, [r3, #4]
 221              		.loc 1 229 52
 222 00bc 1B09     		lsrs	r3, r3, #4
 223 00be 0F22     		movs	r2, #15
 224 00c0 1340     		ands	r3, r2
 225              		.loc 1 229 22
 226 00c2 094A     		ldr	r2, .L10+12
 227 00c4 D35C     		ldrb	r3, [r2, r3]
 228              		.loc 1 229 7
 229 00c6 FB60     		str	r3, [r7, #12]
 230:Core/Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 9


 231:Core/Src/system_stm32f0xx.c ****   SystemCoreClock >>= tmp;
 230              		.loc 1 231 19
 231 00c8 054B     		ldr	r3, .L10+4
 232 00ca 1A68     		ldr	r2, [r3]
 233 00cc FB68     		ldr	r3, [r7, #12]
 234 00ce DA40     		lsrs	r2, r2, r3
 235 00d0 034B     		ldr	r3, .L10+4
 236 00d2 1A60     		str	r2, [r3]
 232:Core/Src/system_stm32f0xx.c **** }
 237              		.loc 1 232 1
 238 00d4 C046     		nop
 239 00d6 BD46     		mov	sp, r7
 240 00d8 04B0     		add	sp, sp, #16
 241              		@ sp needed
 242 00da 80BD     		pop	{r7, pc}
 243              	.L11:
 244              		.align	2
 245              	.L10:
 246 00dc 00100240 		.word	1073876992
 247 00e0 00000000 		.word	SystemCoreClock
 248 00e4 00127A00 		.word	8000000
 249 00e8 00000000 		.word	AHBPrescTable
 250              		.cfi_endproc
 251              	.LFE41:
 253              		.text
 254              	.Letext0:
 255              		.file 2 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/machine/_default_types.h"
 256              		.file 3 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/sys/_stdint.h"
 257              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 258              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f0xx.c
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:22     .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:19     .data.SystemCoreClock:0000000000000000 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:29     .rodata.AHBPrescTable:0000000000000000 AHBPrescTable
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:26     .rodata.AHBPrescTable:0000000000000000 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:37     .rodata.APBPrescTable:0000000000000000 APBPrescTable
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:34     .rodata.APBPrescTable:0000000000000000 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:40     .text.SystemInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:46     .text.SystemInit:0000000000000000 SystemInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:71     .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:77     .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccaPQGK3.s:246    .text.SystemCoreClockUpdate:00000000000000dc $d

UNDEFINED SYMBOLS
__aeabi_uidiv
