// Seed: 2423484578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_4;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1
);
  logic [7:0] id_3;
  assign id_3[1&&1'b0] = id_3[1];
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  wire id_6;
  assign id_1 = 1'd0 ? 1 : 1 ? id_3 : id_5 ? -1 : id_5;
endmodule
