"use strict";

const fs      = require("fs");
const fspath  = require("path");
const child   = require("child_process");
const vscode  = require("vscode");
const parser  = require("HDLparser");
const filesys = require("HDLfilesys");

class iverilogSimulate {
    
    constructor(process) {
        this.process = process;
        this.simLibRootPath = "";
        this.LibPath  = "";
        this.GlblPath = "";
        this.setting  = vscode.workspace.getConfiguration();
        this.outputCH = vscode.window.createOutputChannel("iverilog");
        this.getConfig();
        var _this = this;
        vscode.workspace.onDidChangeConfiguration(function () {
            _this.getConfig();
        });
    }

    getConfig() {
        this.installPath = this.setting.get('TOOL.iverilog.install.path');
        this.runFilePath = this.setting.get('HDL.linting.runFilePath');
    }

    simulate(uri) {
        let HDLparam = this.process.indexer.HDLparam;
        this.getConfig();

        let docPath = uri.fsPath.replace(/\\/g,"\/");
        if (filesys.files.isHasAttr(uri, "name")) {
            if (uri.name) {
                this.execSimulation(
                    docPath, 
                    {
                        name : uri.name, 
                        path : docPath
                    }, 
                    HDLparam
                );
            }
        } else {
            // 获取当前文件的模块名和模块数 选择要仿真的模块
            parser.utils.selectCurrentFileModule(HDLparam, docPath).then((selectModule) => {
                if (selectModule != null) {
                    this.execSimulation(
                        docPath, 
                        {
                            name : selectModule.moduleName,
                            path : selectModule.modulePath
                        }, 
                        HDLparam
                    );
                }
            });      
        }
    }

    execSimulation(docPath, module, HDLparam) {
        let rtlFilePath  = "";    
        // 获取运行时的路径
        if (this.runFilePath == "") {
            this.runFilePath = `${this.process.opeParam.workspacePath}/prj/simulation/iVerilog`
            filesys.dirs.mkdir(this.runFilePath);
        }

        // 获取运行工具的路径
        let vvpPath      = "vvp";
        let gtkwavePath  = "gtkwave";
        let iVerilogPath = "iverilog";
        if (this.installPath != "") {
            if (this.process.opeParam.os == "win32") {
                vvpPath = this.installPath + "vvp.exe";
                iVerilogPath = this.installPath + "iverilog.exe";
            } else if (this.process.opeParam.os == "linux") {
                vvpPath = this.installPath + "vvp";
                iVerilogPath = this.installPath + "iverilog";
            }
        }
        let gtkwaveInstallPath = vscode.workspace.getConfiguration().get('TOOL.gtkwave.install.path');
        if (gtkwaveInstallPath != "") {
            if (this.process.opeParam.os == "win32") {
                gtkwavePath = gtkwaveInstallPath + "gtkwave.exe";
            } else if (this.process.opeParam.os == "linux") {
                gtkwavePath = gtkwaveInstallPath + "gtkwave";
            }
        }

        // 获取对应厂商的仿真库路径
        if (filesys.files.isHasAttr(this.process.opeParam.prjInfo, "TOOL_CHAIN")) {
            if (this.process.opeParam.prjInfo.TOOL_CHAIN == "xilinx") {
                this.xilinxLibPath();
            }				
        }         

        // 获取该模块仿真时所需要的依赖
        let dependenceFilePathList = parser.utils.getModuleDependence(HDLparam, module);
        
        // CN: 只需要添加例化模块的依赖文件， include文件iverilog会自动寻找添加。
        this.outputCH.clear();
        this.outputCH.appendLine("//********** iverilog log **********//\n");
        this.outputCH.appendLine("The DependenceFilePathList (only instance) :\n");
        dependenceFilePathList.inst.forEach(element => {
            this.outputCH.appendLine(`${element} \n`);
            rtlFilePath = rtlFilePath + element + " ";
        });
        rtlFilePath = rtlFilePath.replace(/\\/g,"\/").replace("//","/");
        let command = `${iVerilogPath} \n` +
        `-g2012 \n` + 
        `-o ${this.runFilePath}/out.vvp \n` + 
        `-s ${module.name} \n` + 
        `${docPath} \n` + 
        `${rtlFilePath} \n` + 
        `${this.GlblPath} \n` + 
        `${this.LibPath}`;

        this.outputCH.appendLine(`The commande is : \n\n${command}\n`);
        command = command.replace(/\n/g, '');

        let currentRunFilePath = fspath.dirname(docPath);
        let currentOutFilePath = this.runFilePath;
        let content = fs.readFileSync(docPath, "utf-8");
        let waveImagePath = parser.utils.getWaveImagePath(content);
        var _this = this;
        child.exec(command, { cwd: currentRunFilePath }, function (error, stdout, stderr) {
            vscode.window.showInformationMessage(stdout);
            if (error !== null) {
                stderr = "ERROR From iverilog : \n\n" + stderr;
                _this.outputCH.appendLine(`${stderr}`);
                _this.outputCH.appendLine("//********** iverilog log **********//\n");
                _this.outputCH.show(true);
                vscode.window.showErrorMessage(stderr);
            } else {
                _this.outputCH.appendLine("iVerilog simulates successfully!!!\n");
                _this.outputCH.appendLine("//********** iverilog log **********//\n\n");
                vscode.window.showInformationMessage("iVerilog simulates successfully!!!");
                let Exists_flag = false;
                var vvp = null;
                vscode.window.terminals.forEach(element => {
                    if (element.name == "vvp") {
                        vvp = element;
                        Exists_flag = true;
                        return;
                    }
                });
                if (!Exists_flag) {
                    vvp = vscode.window.createTerminal({ name: 'vvp' });
                }
                let cmd = "";
                if (waveImagePath != '') {
                    let waveImageExtname = waveImagePath.split('.');
                    cmd = `${vvpPath} ${currentOutFilePath}/out.vvp -${waveImageExtname[waveImageExtname.length-1]}`;
                } else {
                    cmd = `${vvpPath} ${currentOutFilePath}/out.vvp`;
                }
                vvp.show(true);
                vvp.sendText(cmd);
                if (waveImagePath != '') {
                    vvp.sendText(`${gtkwavePath} ${waveImagePath}`);
                } else {
                    vscode.window.showWarningMessage("There is no wave image path in this testbench");
                }
            }
        });
    }

    xilinxLibPath() {
        this.simLibRootPath = this.setting.get('SIM.Xilinx.LIB.path');
        if (this.simLibRootPath != "") {
            this.GlblPath = this.simLibRootPath + "/glbl.v ";
            this.LibPath  = "-y " + this.simLibRootPath + "/xeclib ";
            this.LibPath  = this.LibPath + "-y " + this.simLibRootPath + "/unisims ";
            this.LibPath  = this.LibPath + "-y " + this.simLibRootPath + "/unimacro ";
            this.LibPath  = this.LibPath + "-y " + this.simLibRootPath + "/unifast ";
            this.LibPath  = this.LibPath + "-y " + this.simLibRootPath + "/retarget ";
        }
    }
}
exports.iverilogSimulate = iverilogSimulate;
