Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Mar 20 20:22:13 2025
| Host         : Siddesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vm_add_coins_timing_summary_routed.rpt -pb vm_add_coins_timing_summary_routed.pb -rpx vm_add_coins_timing_summary_routed.rpx -warn_on_violation
| Design       : vm_add_coins
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   26          inf        0.000                      0                   26           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.964ns  (logic 3.413ns (57.229%)  route 2.551ns (42.771%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[7]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_prv_state_reg[7]/Q
                         net (fo=6, routed)           0.822     1.278    FSM_onehot_prv_state_reg_n_0_[7]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.150     1.428 r  change_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.729     3.157    change_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.807     5.964 r  change_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.964    change[0]
    U14                                                               r  change[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_coins_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.962ns  (logic 3.409ns (57.175%)  route 2.553ns (42.825%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  total_coins_reg[2]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  total_coins_reg[2]/Q
                         net (fo=5, routed)           0.880     1.336    total_coins_reg[2]
    SLICE_X0Y3           LUT5 (Prop_lut5_I0_O)        0.153     1.489 r  change_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.162    change_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.800     5.962 r  change_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.962    change[2]
    V13                                                               r  change[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.178ns (54.258%)  route 2.679ns (45.742%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[3]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_prv_state_reg[3]/Q
                         net (fo=4, routed)           1.010     1.466    FSM_onehot_prv_state_reg_n_0_[3]
    SLICE_X0Y4           LUT5 (Prop_lut5_I0_O)        0.124     1.590 r  done_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.669     3.259    done_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.598     5.857 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     5.857    done
    U16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            change[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.729ns  (logic 3.174ns (55.392%)  route 2.556ns (44.608%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[7]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_prv_state_reg[7]/Q
                         net (fo=6, routed)           0.827     1.283    FSM_onehot_prv_state_reg_n_0_[7]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     1.407 r  change_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.729     3.136    change_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     5.729 r  change_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.729    change[1]
    V14                                                               r  change[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            product
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.544ns  (logic 3.187ns (57.490%)  route 2.357ns (42.510%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FSM_onehot_prv_state_reg[4]/Q
                         net (fo=7, routed)           0.694     1.150    FSM_onehot_prv_state_reg_n_0_[4]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.124     1.274 r  product_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     2.937    product_OBUF
    U15                  OBUF (Prop_obuf_I_O)         2.607     5.544 r  product_OBUF_inst/O
                         net (fo=0)                   0.000     5.544    product
    U15                                                               r  product (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[1]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.452ns  (logic 1.192ns (34.529%)  route 2.260ns (65.471%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  coins[1] (IN)
                         net (fo=0)                   0.000     0.000    coins[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  coins_IBUF[1]_inst/O
                         net (fo=9, routed)           1.604     2.548    coins_IBUF[1]
    SLICE_X1Y5           LUT6 (Prop_lut6_I3_O)        0.124     2.672 f  FSM_onehot_prv_state[5]_i_2/O
                         net (fo=1, routed)           0.656     3.328    FSM_onehot_prv_state[5]_i_2_n_0
    SLICE_X0Y5           LUT4 (Prop_lut4_I0_O)        0.124     3.452 r  FSM_onehot_prv_state[5]_i_1/O
                         net (fo=1, routed)           0.000     3.452    FSM_onehot_prv_state[5]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[0]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.377ns  (logic 1.183ns (35.028%)  route 2.194ns (64.972%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  coins[0] (IN)
                         net (fo=0)                   0.000     0.000    coins[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  coins_IBUF[0]_inst/O
                         net (fo=10, routed)          1.294     2.229    coins_IBUF[0]
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     2.353 r  FSM_onehot_prv_state[7]_i_2/O
                         net (fo=5, routed)           0.900     3.253    FSM_onehot_prv_state[7]_i_2_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.124     3.377 r  FSM_onehot_prv_state[7]_i_1/O
                         net (fo=1, routed)           0.000     3.377    FSM_onehot_prv_state[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  FSM_onehot_prv_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[0]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.369ns  (logic 1.183ns (35.110%)  route 2.186ns (64.890%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  coins[0] (IN)
                         net (fo=0)                   0.000     0.000    coins[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  coins_IBUF[0]_inst/O
                         net (fo=10, routed)          1.294     2.229    coins_IBUF[0]
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     2.353 r  FSM_onehot_prv_state[7]_i_2/O
                         net (fo=5, routed)           0.892     3.245    FSM_onehot_prv_state[7]_i_2_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.124     3.369 r  FSM_onehot_prv_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.369    FSM_onehot_prv_state[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  FSM_onehot_prv_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[0]
                            (input port)
  Destination:            FSM_onehot_prv_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.345ns  (logic 1.183ns (35.360%)  route 2.162ns (64.640%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  coins[0] (IN)
                         net (fo=0)                   0.000     0.000    coins[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  coins_IBUF[0]_inst/O
                         net (fo=10, routed)          1.294     2.229    coins_IBUF[0]
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124     2.353 f  FSM_onehot_prv_state[7]_i_2/O
                         net (fo=5, routed)           0.868     3.221    FSM_onehot_prv_state[7]_i_2_n_0
    SLICE_X0Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.345 r  FSM_onehot_prv_state[6]_i_1/O
                         net (fo=1, routed)           0.000     3.345    FSM_onehot_prv_state[6]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coins[0]
                            (input port)
  Destination:            total_coins_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.306ns  (logic 1.183ns (35.777%)  route 2.123ns (64.223%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  coins[0] (IN)
                         net (fo=0)                   0.000     0.000    coins[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  coins_IBUF[0]_inst/O
                         net (fo=10, routed)          1.458     2.393    coins_IBUF[0]
    SLICE_X1Y4           LUT4 (Prop_lut4_I1_O)        0.124     2.517 r  total_coins[1]_i_2/O
                         net (fo=1, routed)           0.665     3.182    total_coins[1]_i_2_n_0
    SLICE_X1Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.306 r  total_coins[1]_i_1/O
                         net (fo=1, routed)           0.000     3.306    total_coins[1]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  total_coins_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[8]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_prv_state_reg[8]/Q
                         net (fo=2, routed)           0.076     0.204    FSM_onehot_prv_state_reg_n_0_[8]
    SLICE_X0Y4           LUT3 (Prop_lut3_I2_O)        0.099     0.303 r  FSM_onehot_prv_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    FSM_onehot_prv_state[0]_i_1_n_0
    SLICE_X0Y4           FDSE                                         r  FSM_onehot_prv_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_coins_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.983%)  route 0.165ns (47.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  total_coins_reg[1]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  total_coins_reg[1]/Q
                         net (fo=11, routed)          0.165     0.306    total_coins_reg[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.351 r  FSM_onehot_prv_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    FSM_onehot_prv_state[3]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  FSM_onehot_prv_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_coins_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.832%)  route 0.166ns (47.167%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  total_coins_reg[1]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  total_coins_reg[1]/Q
                         net (fo=11, routed)          0.166     0.307    total_coins_reg[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.352 r  FSM_onehot_prv_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.352    FSM_onehot_prv_state[7]_i_1_n_0
    SLICE_X0Y3           FDRE                                         r  FSM_onehot_prv_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_coins_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.552%)  route 0.175ns (48.448%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  total_coins_reg[0]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  total_coins_reg[0]/Q
                         net (fo=12, routed)          0.175     0.316    total_coins_reg[0]
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.045     0.361 r  FSM_onehot_prv_state[6]_i_1/O
                         net (fo=1, routed)           0.000     0.361    FSM_onehot_prv_state[6]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.552%)  route 0.182ns (49.448%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[1]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[1]/Q
                         net (fo=4, routed)           0.182     0.323    FSM_onehot_prv_state_reg_n_0_[1]
    SLICE_X0Y5           LUT4 (Prop_lut4_I3_O)        0.045     0.368 r  FSM_onehot_prv_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.368    FSM_onehot_prv_state[5]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_prv_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDSE                         0.000     0.000 r  FSM_onehot_prv_state_reg[0]/C
    SLICE_X0Y4           FDSE (Prop_fdse_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    FSM_onehot_prv_state_reg_n_0_[0]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  FSM_onehot_prv_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    FSM_onehot_prv_state[1]_i_1_n_0
    SLICE_X0Y4           FDRE                                         r  FSM_onehot_prv_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_coins_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_coins_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  total_coins_reg[2]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  total_coins_reg[2]/Q
                         net (fo=5, routed)           0.191     0.332    total_coins_reg[2]
    SLICE_X1Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.377 r  total_coins[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    total_coins[2]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  total_coins_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            total_coins_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.238%)  route 0.244ns (56.762%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[1]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[1]/Q
                         net (fo=4, routed)           0.244     0.385    FSM_onehot_prv_state_reg_n_0_[1]
    SLICE_X1Y4           LUT6 (Prop_lut6_I4_O)        0.045     0.430 r  total_coins[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    total_coins[0]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  total_coins_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_prv_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.314%)  route 0.254ns (57.686%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  FSM_onehot_prv_state_reg[2]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_prv_state_reg[2]/Q
                         net (fo=7, routed)           0.254     0.395    FSM_onehot_prv_state_reg_n_0_[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I1_O)        0.045     0.440 r  FSM_onehot_prv_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.440    FSM_onehot_prv_state[2]_i_1_n_0
    SLICE_X0Y5           FDRE                                         r  FSM_onehot_prv_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 total_coins_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_prv_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.186ns (38.408%)  route 0.298ns (61.592%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y4           FDRE                         0.000     0.000 r  total_coins_reg[1]/C
    SLICE_X1Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  total_coins_reg[1]/Q
                         net (fo=11, routed)          0.298     0.439    total_coins_reg[1]
    SLICE_X1Y3           LUT6 (Prop_lut6_I4_O)        0.045     0.484 r  FSM_onehot_prv_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.484    FSM_onehot_prv_state[4]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  FSM_onehot_prv_state_reg[4]/D
  -------------------------------------------------------------------    -------------------





