

================================================================
== Vivado HLS Report for 'p_extend_stream_1'
================================================================
* Date:           Thu Oct 18 23:41:44 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        stream_deconv_fixed
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  548|  548|  548|  548|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_RD    |   32|   32|         2|          1|          1|    32|    yes   |
        |- L_REP   |  512|  512|        33|         32|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    380|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    398|
|Register         |        -|      -|     639|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     639|    778|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |oc_V_fu_279_p2                     |     +    |      0|  0|  15|           6|           1|
    |rep_amt_V_fu_455_p2                |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage10_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp1_stage5_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_776                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_782                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_788                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_794                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_800                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_806                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_812                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_818                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_824                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_830                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_836                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_842                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_848                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_854                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_860                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_866                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_872                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_878                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_884                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_890                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_896                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_902                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_908                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_914                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_920                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_926                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_932                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_938                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_944                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_950                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_956                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_962                   |    and   |      0|  0|   8|           1|           1|
    |exitcond3_fu_449_p2                |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_273_p2                 |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1                    |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 380|          63|          60|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  165|         37|    1|         37|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1  |   15|          3|    1|          3|
    |p_3_reg_251              |    9|          2|    6|         12|
    |p_s_phi_fu_266_p4        |    9|          2|    5|         10|
    |p_s_reg_262              |    9|          2|    5|         10|
    |stream_i_0_V_V_blk_n     |    9|          2|    1|          2|
    |stream_o_V_V_blk_n       |    9|          2|    1|          2|
    |stream_o_V_V_din         |  149|         33|   18|        594|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  398|         88|   40|        675|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  36|   0|   36|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |exitcond3_reg_794        |   1|   0|    1|          0|
    |p_3_reg_251              |   6|   0|    6|          0|
    |p_s_reg_262              |   5|   0|    5|          0|
    |rep_amt_V_reg_798        |   5|   0|    5|          0|
    |tmp_223_reg_790          |   5|   0|    5|          0|
    |tmp_V_125_fu_230         |  18|   0|   18|          0|
    |tmp_V_126_fu_226         |  18|   0|   18|          0|
    |tmp_V_127_fu_222         |  18|   0|   18|          0|
    |tmp_V_128_fu_218         |  18|   0|   18|          0|
    |tmp_V_129_fu_214         |  18|   0|   18|          0|
    |tmp_V_130_fu_210         |  18|   0|   18|          0|
    |tmp_V_131_fu_206         |  18|   0|   18|          0|
    |tmp_V_132_fu_202         |  18|   0|   18|          0|
    |tmp_V_133_fu_198         |  18|   0|   18|          0|
    |tmp_V_134_fu_194         |  18|   0|   18|          0|
    |tmp_V_135_fu_190         |  18|   0|   18|          0|
    |tmp_V_136_fu_186         |  18|   0|   18|          0|
    |tmp_V_137_fu_182         |  18|   0|   18|          0|
    |tmp_V_138_fu_178         |  18|   0|   18|          0|
    |tmp_V_139_fu_174         |  18|   0|   18|          0|
    |tmp_V_140_fu_170         |  18|   0|   18|          0|
    |tmp_V_141_fu_166         |  18|   0|   18|          0|
    |tmp_V_142_fu_162         |  18|   0|   18|          0|
    |tmp_V_143_fu_158         |  18|   0|   18|          0|
    |tmp_V_144_fu_154         |  18|   0|   18|          0|
    |tmp_V_145_fu_150         |  18|   0|   18|          0|
    |tmp_V_146_fu_146         |  18|   0|   18|          0|
    |tmp_V_147_fu_142         |  18|   0|   18|          0|
    |tmp_V_148_fu_138         |  18|   0|   18|          0|
    |tmp_V_149_fu_134         |  18|   0|   18|          0|
    |tmp_V_150_fu_130         |  18|   0|   18|          0|
    |tmp_V_151_fu_126         |  18|   0|   18|          0|
    |tmp_V_152_fu_122         |  18|   0|   18|          0|
    |tmp_V_153_fu_118         |  18|   0|   18|          0|
    |tmp_V_154_fu_114         |  18|   0|   18|          0|
    |tmp_V_155_fu_234         |  18|   0|   18|          0|
    |tmp_V_fu_110             |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 639|   0|  639|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | _extend_stream_1 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | _extend_stream_1 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | _extend_stream_1 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | _extend_stream_1 | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | _extend_stream_1 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | _extend_stream_1 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | _extend_stream_1 | return value |
|stream_i_0_V_V_dout     |  in |   18|   ap_fifo  |  stream_i_0_V_V  |    pointer   |
|stream_i_0_V_V_empty_n  |  in |    1|   ap_fifo  |  stream_i_0_V_V  |    pointer   |
|stream_i_0_V_V_read     | out |    1|   ap_fifo  |  stream_i_0_V_V  |    pointer   |
|stream_o_V_V_din        | out |   18|   ap_fifo  |   stream_o_V_V   |    pointer   |
|stream_o_V_V_full_n     |  in |    1|   ap_fifo  |   stream_o_V_V   |    pointer   |
|stream_o_V_V_write      | out |    1|   ap_fifo  |   stream_o_V_V   |    pointer   |
+------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 38
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 32, D = 33, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond)
	3  / (!exitcond)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	38  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	5  / true
38 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: tmp_V (3)  [1/1] 0.00ns
:0  %tmp_V = alloca i18

ST_1: tmp_V_154 (4)  [1/1] 0.00ns
:1  %tmp_V_154 = alloca i18

ST_1: tmp_V_153 (5)  [1/1] 0.00ns
:2  %tmp_V_153 = alloca i18

ST_1: tmp_V_152 (6)  [1/1] 0.00ns
:3  %tmp_V_152 = alloca i18

ST_1: tmp_V_151 (7)  [1/1] 0.00ns
:4  %tmp_V_151 = alloca i18

ST_1: tmp_V_150 (8)  [1/1] 0.00ns
:5  %tmp_V_150 = alloca i18

ST_1: tmp_V_149 (9)  [1/1] 0.00ns
:6  %tmp_V_149 = alloca i18

ST_1: tmp_V_148 (10)  [1/1] 0.00ns
:7  %tmp_V_148 = alloca i18

ST_1: tmp_V_147 (11)  [1/1] 0.00ns
:8  %tmp_V_147 = alloca i18

ST_1: tmp_V_146 (12)  [1/1] 0.00ns
:9  %tmp_V_146 = alloca i18

ST_1: tmp_V_145 (13)  [1/1] 0.00ns
:10  %tmp_V_145 = alloca i18

ST_1: tmp_V_144 (14)  [1/1] 0.00ns
:11  %tmp_V_144 = alloca i18

ST_1: tmp_V_143 (15)  [1/1] 0.00ns
:12  %tmp_V_143 = alloca i18

ST_1: tmp_V_142 (16)  [1/1] 0.00ns
:13  %tmp_V_142 = alloca i18

ST_1: tmp_V_141 (17)  [1/1] 0.00ns
:14  %tmp_V_141 = alloca i18

ST_1: tmp_V_140 (18)  [1/1] 0.00ns
:15  %tmp_V_140 = alloca i18

ST_1: tmp_V_139 (19)  [1/1] 0.00ns
:16  %tmp_V_139 = alloca i18

ST_1: tmp_V_138 (20)  [1/1] 0.00ns
:17  %tmp_V_138 = alloca i18

ST_1: tmp_V_137 (21)  [1/1] 0.00ns
:18  %tmp_V_137 = alloca i18

ST_1: tmp_V_136 (22)  [1/1] 0.00ns
:19  %tmp_V_136 = alloca i18

ST_1: tmp_V_135 (23)  [1/1] 0.00ns
:20  %tmp_V_135 = alloca i18

ST_1: tmp_V_134 (24)  [1/1] 0.00ns
:21  %tmp_V_134 = alloca i18

ST_1: tmp_V_133 (25)  [1/1] 0.00ns
:22  %tmp_V_133 = alloca i18

ST_1: tmp_V_132 (26)  [1/1] 0.00ns
:23  %tmp_V_132 = alloca i18

ST_1: tmp_V_131 (27)  [1/1] 0.00ns
:24  %tmp_V_131 = alloca i18

ST_1: tmp_V_130 (28)  [1/1] 0.00ns
:25  %tmp_V_130 = alloca i18

ST_1: tmp_V_129 (29)  [1/1] 0.00ns
:26  %tmp_V_129 = alloca i18

ST_1: tmp_V_128 (30)  [1/1] 0.00ns
:27  %tmp_V_128 = alloca i18

ST_1: tmp_V_127 (31)  [1/1] 0.00ns
:28  %tmp_V_127 = alloca i18

ST_1: tmp_V_126 (32)  [1/1] 0.00ns
:29  %tmp_V_126 = alloca i18

ST_1: tmp_V_125 (33)  [1/1] 0.00ns
:30  %tmp_V_125 = alloca i18

ST_1: tmp_V_155 (34)  [1/1] 0.00ns
:31  %tmp_V_155 = alloca i18

ST_1: empty (35)  [1/1] 0.00ns
:32  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_o_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_160 (36)  [1/1] 0.00ns
:33  %empty_160 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %stream_i_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_73 (37)  [1/1] 1.77ns  loc: stream_deconv_fixed.cpp:41
:34  br label %1


 <State 2>: 1.83ns
ST_2: p_3 (39)  [1/1] 0.00ns
:0  %p_3 = phi i6 [ 0, %0 ], [ %oc_V, %branch0 ]

ST_2: exitcond (40)  [1/1] 1.43ns  loc: stream_deconv_fixed.cpp:41
:1  %exitcond = icmp eq i6 %p_3, -32

ST_2: oc_V (41)  [1/1] 1.83ns  loc: stream_deconv_fixed.cpp:41
:2  %oc_V = add i6 %p_3, 1

ST_2: StgValue_77 (42)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:41
:3  br i1 %exitcond, label %.preheader.preheader, label %2

ST_2: tmp_223 (49)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:41
:5  %tmp_223 = trunc i6 %p_3 to i5

ST_2: StgValue_79 (50)  [1/1] 1.49ns  loc: stream_deconv_fixed.cpp:43
:6  switch i5 %tmp_223, label %branch31 [
    i5 0, label %branch0.pre
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]

ST_2: StgValue_80 (53)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch30:1  br label %branch0

ST_2: StgValue_81 (56)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch29:1  br label %branch0

ST_2: StgValue_82 (59)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch28:1  br label %branch0

ST_2: StgValue_83 (62)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch27:1  br label %branch0

ST_2: StgValue_84 (65)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch26:1  br label %branch0

ST_2: StgValue_85 (68)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch25:1  br label %branch0

ST_2: StgValue_86 (71)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch24:1  br label %branch0

ST_2: StgValue_87 (74)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch23:1  br label %branch0

ST_2: StgValue_88 (77)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch22:1  br label %branch0

ST_2: StgValue_89 (80)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch21:1  br label %branch0

ST_2: StgValue_90 (83)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch20:1  br label %branch0

ST_2: StgValue_91 (86)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch19:1  br label %branch0

ST_2: StgValue_92 (89)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch18:1  br label %branch0

ST_2: StgValue_93 (92)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch17:1  br label %branch0

ST_2: StgValue_94 (95)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch16:1  br label %branch0

ST_2: StgValue_95 (98)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch15:1  br label %branch0

ST_2: StgValue_96 (101)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch14:1  br label %branch0

ST_2: StgValue_97 (104)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch13:1  br label %branch0

ST_2: StgValue_98 (107)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch12:1  br label %branch0

ST_2: StgValue_99 (110)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch11:1  br label %branch0

ST_2: StgValue_100 (113)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch10:1  br label %branch0

ST_2: StgValue_101 (116)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch9:1  br label %branch0

ST_2: StgValue_102 (119)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch8:1  br label %branch0

ST_2: StgValue_103 (122)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch7:1  br label %branch0

ST_2: StgValue_104 (125)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch6:1  br label %branch0

ST_2: StgValue_105 (128)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch5:1  br label %branch0

ST_2: StgValue_106 (131)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch4:1  br label %branch0

ST_2: StgValue_107 (134)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch3:1  br label %branch0

ST_2: StgValue_108 (137)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch2:1  br label %branch0

ST_2: StgValue_109 (140)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch1:1  br label %branch0

ST_2: StgValue_110 (143)  [1/1] 0.00ns
branch0.pre:1  br label %branch0

ST_2: StgValue_111 (146)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch31:1  br label %branch0


 <State 3>: 2.32ns
ST_3: empty_161 (44)  [1/1] 0.00ns
:0  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_113 (45)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:41
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str31) nounwind

ST_3: tmp (46)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:41
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str31)

ST_3: StgValue_115 (47)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:42
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: tmp_V_157 (48)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:43
:4  %tmp_V_157 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %stream_i_0_V_V)

ST_3: StgValue_117 (52)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch30:0  store i18 %tmp_V_157, i18* %tmp_V_125

ST_3: StgValue_118 (55)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch29:0  store i18 %tmp_V_157, i18* %tmp_V_126

ST_3: StgValue_119 (58)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch28:0  store i18 %tmp_V_157, i18* %tmp_V_127

ST_3: StgValue_120 (61)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch27:0  store i18 %tmp_V_157, i18* %tmp_V_128

ST_3: StgValue_121 (64)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch26:0  store i18 %tmp_V_157, i18* %tmp_V_129

ST_3: StgValue_122 (67)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch25:0  store i18 %tmp_V_157, i18* %tmp_V_130

ST_3: StgValue_123 (70)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch24:0  store i18 %tmp_V_157, i18* %tmp_V_131

ST_3: StgValue_124 (73)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch23:0  store i18 %tmp_V_157, i18* %tmp_V_132

ST_3: StgValue_125 (76)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch22:0  store i18 %tmp_V_157, i18* %tmp_V_133

ST_3: StgValue_126 (79)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch21:0  store i18 %tmp_V_157, i18* %tmp_V_134

ST_3: StgValue_127 (82)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch20:0  store i18 %tmp_V_157, i18* %tmp_V_135

ST_3: StgValue_128 (85)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch19:0  store i18 %tmp_V_157, i18* %tmp_V_136

ST_3: StgValue_129 (88)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch18:0  store i18 %tmp_V_157, i18* %tmp_V_137

ST_3: StgValue_130 (91)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch17:0  store i18 %tmp_V_157, i18* %tmp_V_138

ST_3: StgValue_131 (94)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch16:0  store i18 %tmp_V_157, i18* %tmp_V_139

ST_3: StgValue_132 (97)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch15:0  store i18 %tmp_V_157, i18* %tmp_V_140

ST_3: StgValue_133 (100)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch14:0  store i18 %tmp_V_157, i18* %tmp_V_141

ST_3: StgValue_134 (103)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch13:0  store i18 %tmp_V_157, i18* %tmp_V_142

ST_3: StgValue_135 (106)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch12:0  store i18 %tmp_V_157, i18* %tmp_V_143

ST_3: StgValue_136 (109)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch11:0  store i18 %tmp_V_157, i18* %tmp_V_144

ST_3: StgValue_137 (112)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch10:0  store i18 %tmp_V_157, i18* %tmp_V_145

ST_3: StgValue_138 (115)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch9:0  store i18 %tmp_V_157, i18* %tmp_V_146

ST_3: StgValue_139 (118)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch8:0  store i18 %tmp_V_157, i18* %tmp_V_147

ST_3: StgValue_140 (121)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch7:0  store i18 %tmp_V_157, i18* %tmp_V_148

ST_3: StgValue_141 (124)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch6:0  store i18 %tmp_V_157, i18* %tmp_V_149

ST_3: StgValue_142 (127)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch5:0  store i18 %tmp_V_157, i18* %tmp_V_150

ST_3: StgValue_143 (130)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch4:0  store i18 %tmp_V_157, i18* %tmp_V_151

ST_3: StgValue_144 (133)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch3:0  store i18 %tmp_V_157, i18* %tmp_V_152

ST_3: StgValue_145 (136)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch2:0  store i18 %tmp_V_157, i18* %tmp_V_153

ST_3: StgValue_146 (139)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch1:0  store i18 %tmp_V_157, i18* %tmp_V_154

ST_3: StgValue_147 (142)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch0.pre:0  store i18 %tmp_V_157, i18* %tmp_V

ST_3: StgValue_148 (145)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:43
branch31:0  store i18 %tmp_V_157, i18* %tmp_V_155

ST_3: empty_162 (148)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:44
branch0:0  %empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str31, i32 %tmp)

ST_3: StgValue_150 (149)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:41
branch0:1  br label %1


 <State 4>: 1.77ns
ST_4: StgValue_151 (151)  [1/1] 1.77ns  loc: stream_deconv_fixed.cpp:46
.preheader.preheader:0  br label %.preheader


 <State 5>: 1.78ns
ST_5: p_s (153)  [1/1] 0.00ns
.preheader:0  %p_s = phi i5 [ %rep_amt_V, %3 ], [ 0, %.preheader.preheader ]

ST_5: exitcond3 (154)  [1/1] 1.36ns  loc: stream_deconv_fixed.cpp:46
.preheader:1  %exitcond3 = icmp eq i5 %p_s, -16

ST_5: rep_amt_V (155)  [1/1] 1.78ns  loc: stream_deconv_fixed.cpp:46
.preheader:2  %rep_amt_V = add i5 %p_s, 1

ST_5: StgValue_155 (156)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:46
.preheader:3  br i1 %exitcond3, label %4, label %3


 <State 6>: 2.32ns
ST_6: tmp_V_load (158)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:0  %tmp_V_load = load i18* %tmp_V

ST_6: StgValue_157 (194)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:36  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_load)


 <State 7>: 2.32ns
ST_7: tmp_V_154_load (159)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:1  %tmp_V_154_load = load i18* %tmp_V_154

ST_7: StgValue_159 (195)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:37  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_154_load)


 <State 8>: 2.32ns
ST_8: tmp_V_153_load (160)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:2  %tmp_V_153_load = load i18* %tmp_V_153

ST_8: StgValue_161 (196)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:38  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_153_load)


 <State 9>: 2.32ns
ST_9: tmp_V_152_load (161)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:3  %tmp_V_152_load = load i18* %tmp_V_152

ST_9: StgValue_163 (197)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:39  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_152_load)


 <State 10>: 2.32ns
ST_10: tmp_V_151_load (162)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:4  %tmp_V_151_load = load i18* %tmp_V_151

ST_10: StgValue_165 (198)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:40  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_151_load)


 <State 11>: 2.32ns
ST_11: tmp_V_150_load (163)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:5  %tmp_V_150_load = load i18* %tmp_V_150

ST_11: StgValue_167 (199)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:41  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_150_load)


 <State 12>: 2.32ns
ST_12: tmp_V_149_load (164)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:6  %tmp_V_149_load = load i18* %tmp_V_149

ST_12: StgValue_169 (200)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:42  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_149_load)


 <State 13>: 2.32ns
ST_13: tmp_V_148_load (165)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:7  %tmp_V_148_load = load i18* %tmp_V_148

ST_13: StgValue_171 (201)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:43  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_148_load)


 <State 14>: 2.32ns
ST_14: tmp_V_147_load (166)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:8  %tmp_V_147_load = load i18* %tmp_V_147

ST_14: StgValue_173 (202)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:44  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_147_load)


 <State 15>: 2.32ns
ST_15: tmp_V_146_load (167)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:9  %tmp_V_146_load = load i18* %tmp_V_146

ST_15: StgValue_175 (203)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:45  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_146_load)


 <State 16>: 2.32ns
ST_16: tmp_V_145_load (168)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:10  %tmp_V_145_load = load i18* %tmp_V_145

ST_16: StgValue_177 (204)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:46  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_145_load)


 <State 17>: 2.32ns
ST_17: tmp_V_144_load (169)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:11  %tmp_V_144_load = load i18* %tmp_V_144

ST_17: StgValue_179 (205)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:47  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_144_load)


 <State 18>: 2.32ns
ST_18: tmp_V_143_load (170)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:12  %tmp_V_143_load = load i18* %tmp_V_143

ST_18: StgValue_181 (206)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:48  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_143_load)


 <State 19>: 2.32ns
ST_19: tmp_V_142_load (171)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:13  %tmp_V_142_load = load i18* %tmp_V_142

ST_19: StgValue_183 (207)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:49  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_142_load)


 <State 20>: 2.32ns
ST_20: tmp_V_141_load (172)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:14  %tmp_V_141_load = load i18* %tmp_V_141

ST_20: StgValue_185 (208)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:50  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_141_load)


 <State 21>: 2.32ns
ST_21: tmp_V_140_load (173)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:15  %tmp_V_140_load = load i18* %tmp_V_140

ST_21: StgValue_187 (209)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:51  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_140_load)


 <State 22>: 2.32ns
ST_22: tmp_V_139_load (174)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:16  %tmp_V_139_load = load i18* %tmp_V_139

ST_22: StgValue_189 (210)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:52  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_139_load)


 <State 23>: 2.32ns
ST_23: tmp_V_138_load (175)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:17  %tmp_V_138_load = load i18* %tmp_V_138

ST_23: StgValue_191 (211)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:53  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_138_load)


 <State 24>: 2.32ns
ST_24: tmp_V_137_load (176)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:18  %tmp_V_137_load = load i18* %tmp_V_137

ST_24: StgValue_193 (212)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:54  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_137_load)


 <State 25>: 2.32ns
ST_25: tmp_V_136_load (177)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:19  %tmp_V_136_load = load i18* %tmp_V_136

ST_25: StgValue_195 (213)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:55  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_136_load)


 <State 26>: 2.32ns
ST_26: tmp_V_135_load (178)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:20  %tmp_V_135_load = load i18* %tmp_V_135

ST_26: StgValue_197 (214)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:56  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_135_load)


 <State 27>: 2.32ns
ST_27: tmp_V_134_load (179)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:21  %tmp_V_134_load = load i18* %tmp_V_134

ST_27: StgValue_199 (215)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:57  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_134_load)


 <State 28>: 2.32ns
ST_28: tmp_V_133_load (180)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:22  %tmp_V_133_load = load i18* %tmp_V_133

ST_28: StgValue_201 (216)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:58  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_133_load)


 <State 29>: 2.32ns
ST_29: tmp_V_132_load (181)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:23  %tmp_V_132_load = load i18* %tmp_V_132

ST_29: StgValue_203 (217)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:59  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_132_load)


 <State 30>: 2.32ns
ST_30: tmp_V_131_load (182)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:24  %tmp_V_131_load = load i18* %tmp_V_131

ST_30: StgValue_205 (218)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:60  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_131_load)


 <State 31>: 2.32ns
ST_31: tmp_V_130_load (183)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:25  %tmp_V_130_load = load i18* %tmp_V_130

ST_31: StgValue_207 (219)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:61  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_130_load)


 <State 32>: 2.32ns
ST_32: tmp_V_129_load (184)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:26  %tmp_V_129_load = load i18* %tmp_V_129

ST_32: StgValue_209 (220)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:62  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_129_load)


 <State 33>: 2.32ns
ST_33: tmp_V_128_load (185)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:27  %tmp_V_128_load = load i18* %tmp_V_128

ST_33: StgValue_211 (221)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:63  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_128_load)


 <State 34>: 2.32ns
ST_34: tmp_V_127_load (186)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:28  %tmp_V_127_load = load i18* %tmp_V_127

ST_34: StgValue_213 (222)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:64  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_127_load)


 <State 35>: 2.32ns
ST_35: tmp_V_126_load (187)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:29  %tmp_V_126_load = load i18* %tmp_V_126

ST_35: StgValue_215 (223)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:65  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_126_load)


 <State 36>: 2.32ns
ST_36: tmp_V_125_load (188)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:30  %tmp_V_125_load = load i18* %tmp_V_125

ST_36: StgValue_217 (224)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:66  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_125_load)


 <State 37>: 2.32ns
ST_37: tmp_V_155_load (189)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:50
:31  %tmp_V_155_load = load i18* %tmp_V_155

ST_37: empty_163 (190)  [1/1] 0.00ns
:32  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_37: StgValue_220 (191)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:46
:33  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str32) nounwind

ST_37: tmp_s (192)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:46
:34  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str32)

ST_37: StgValue_222 (193)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:47
:35  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_37: StgValue_223 (225)  [1/1] 2.32ns  loc: stream_deconv_fixed.cpp:50
:67  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %stream_o_V_V, i18 %tmp_V_155_load)

ST_37: empty_164 (226)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:52
:68  %empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str32, i32 %tmp_s)

ST_37: StgValue_225 (227)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:46
:69  br label %.preheader


 <State 38>: 0.00ns
ST_38: StgValue_226 (229)  [1/1] 0.00ns  loc: stream_deconv_fixed.cpp:53
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_i_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_o_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_V          (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_154      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_153      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_152      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_151      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_150      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_149      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_148      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_147      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_146      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_145      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_144      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_143      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_142      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_141      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_140      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_139      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_138      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_137      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_136      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_135      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_134      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_133      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_132      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_131      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_130      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_129      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_128      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_127      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_126      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_125      (alloca           ) [ 001111111111111111111111111111111111110]
tmp_V_155      (alloca           ) [ 001111111111111111111111111111111111110]
empty          (specinterface    ) [ 000000000000000000000000000000000000000]
empty_160      (specinterface    ) [ 000000000000000000000000000000000000000]
StgValue_73    (br               ) [ 011100000000000000000000000000000000000]
p_3            (phi              ) [ 001000000000000000000000000000000000000]
exitcond       (icmp             ) [ 001100000000000000000000000000000000000]
oc_V           (add              ) [ 011100000000000000000000000000000000000]
StgValue_77    (br               ) [ 000000000000000000000000000000000000000]
tmp_223        (trunc            ) [ 001100000000000000000000000000000000000]
StgValue_79    (switch           ) [ 000000000000000000000000000000000000000]
StgValue_80    (br               ) [ 000000000000000000000000000000000000000]
StgValue_81    (br               ) [ 000000000000000000000000000000000000000]
StgValue_82    (br               ) [ 000000000000000000000000000000000000000]
StgValue_83    (br               ) [ 000000000000000000000000000000000000000]
StgValue_84    (br               ) [ 000000000000000000000000000000000000000]
StgValue_85    (br               ) [ 000000000000000000000000000000000000000]
StgValue_86    (br               ) [ 000000000000000000000000000000000000000]
StgValue_87    (br               ) [ 000000000000000000000000000000000000000]
StgValue_88    (br               ) [ 000000000000000000000000000000000000000]
StgValue_89    (br               ) [ 000000000000000000000000000000000000000]
StgValue_90    (br               ) [ 000000000000000000000000000000000000000]
StgValue_91    (br               ) [ 000000000000000000000000000000000000000]
StgValue_92    (br               ) [ 000000000000000000000000000000000000000]
StgValue_93    (br               ) [ 000000000000000000000000000000000000000]
StgValue_94    (br               ) [ 000000000000000000000000000000000000000]
StgValue_95    (br               ) [ 000000000000000000000000000000000000000]
StgValue_96    (br               ) [ 000000000000000000000000000000000000000]
StgValue_97    (br               ) [ 000000000000000000000000000000000000000]
StgValue_98    (br               ) [ 000000000000000000000000000000000000000]
StgValue_99    (br               ) [ 000000000000000000000000000000000000000]
StgValue_100   (br               ) [ 000000000000000000000000000000000000000]
StgValue_101   (br               ) [ 000000000000000000000000000000000000000]
StgValue_102   (br               ) [ 000000000000000000000000000000000000000]
StgValue_103   (br               ) [ 000000000000000000000000000000000000000]
StgValue_104   (br               ) [ 000000000000000000000000000000000000000]
StgValue_105   (br               ) [ 000000000000000000000000000000000000000]
StgValue_106   (br               ) [ 000000000000000000000000000000000000000]
StgValue_107   (br               ) [ 000000000000000000000000000000000000000]
StgValue_108   (br               ) [ 000000000000000000000000000000000000000]
StgValue_109   (br               ) [ 000000000000000000000000000000000000000]
StgValue_110   (br               ) [ 000000000000000000000000000000000000000]
StgValue_111   (br               ) [ 000000000000000000000000000000000000000]
empty_161      (speclooptripcount) [ 000000000000000000000000000000000000000]
StgValue_113   (specloopname     ) [ 000000000000000000000000000000000000000]
tmp            (specregionbegin  ) [ 000000000000000000000000000000000000000]
StgValue_115   (specpipeline     ) [ 000000000000000000000000000000000000000]
tmp_V_157      (read             ) [ 000000000000000000000000000000000000000]
StgValue_117   (store            ) [ 000000000000000000000000000000000000000]
StgValue_118   (store            ) [ 000000000000000000000000000000000000000]
StgValue_119   (store            ) [ 000000000000000000000000000000000000000]
StgValue_120   (store            ) [ 000000000000000000000000000000000000000]
StgValue_121   (store            ) [ 000000000000000000000000000000000000000]
StgValue_122   (store            ) [ 000000000000000000000000000000000000000]
StgValue_123   (store            ) [ 000000000000000000000000000000000000000]
StgValue_124   (store            ) [ 000000000000000000000000000000000000000]
StgValue_125   (store            ) [ 000000000000000000000000000000000000000]
StgValue_126   (store            ) [ 000000000000000000000000000000000000000]
StgValue_127   (store            ) [ 000000000000000000000000000000000000000]
StgValue_128   (store            ) [ 000000000000000000000000000000000000000]
StgValue_129   (store            ) [ 000000000000000000000000000000000000000]
StgValue_130   (store            ) [ 000000000000000000000000000000000000000]
StgValue_131   (store            ) [ 000000000000000000000000000000000000000]
StgValue_132   (store            ) [ 000000000000000000000000000000000000000]
StgValue_133   (store            ) [ 000000000000000000000000000000000000000]
StgValue_134   (store            ) [ 000000000000000000000000000000000000000]
StgValue_135   (store            ) [ 000000000000000000000000000000000000000]
StgValue_136   (store            ) [ 000000000000000000000000000000000000000]
StgValue_137   (store            ) [ 000000000000000000000000000000000000000]
StgValue_138   (store            ) [ 000000000000000000000000000000000000000]
StgValue_139   (store            ) [ 000000000000000000000000000000000000000]
StgValue_140   (store            ) [ 000000000000000000000000000000000000000]
StgValue_141   (store            ) [ 000000000000000000000000000000000000000]
StgValue_142   (store            ) [ 000000000000000000000000000000000000000]
StgValue_143   (store            ) [ 000000000000000000000000000000000000000]
StgValue_144   (store            ) [ 000000000000000000000000000000000000000]
StgValue_145   (store            ) [ 000000000000000000000000000000000000000]
StgValue_146   (store            ) [ 000000000000000000000000000000000000000]
StgValue_147   (store            ) [ 000000000000000000000000000000000000000]
StgValue_148   (store            ) [ 000000000000000000000000000000000000000]
empty_162      (specregionend    ) [ 000000000000000000000000000000000000000]
StgValue_150   (br               ) [ 011100000000000000000000000000000000000]
StgValue_151   (br               ) [ 000011111111111111111111111111111111110]
p_s            (phi              ) [ 000001000000000000000000000000000000000]
exitcond3      (icmp             ) [ 000001111111111111111111111111111111110]
rep_amt_V      (add              ) [ 000011111111111111111111111111111111110]
StgValue_155   (br               ) [ 000000000000000000000000000000000000000]
tmp_V_load     (load             ) [ 000000000000000000000000000000000000000]
StgValue_157   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_154_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_159   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_153_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_161   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_152_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_163   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_151_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_165   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_150_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_167   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_149_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_169   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_148_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_171   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_147_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_173   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_146_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_175   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_145_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_177   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_144_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_179   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_143_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_181   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_142_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_183   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_141_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_185   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_140_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_187   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_139_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_189   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_138_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_191   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_137_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_193   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_136_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_195   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_135_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_197   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_134_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_199   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_133_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_201   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_132_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_203   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_131_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_205   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_130_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_207   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_129_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_209   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_128_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_211   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_127_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_213   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_126_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_215   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_125_load (load             ) [ 000000000000000000000000000000000000000]
StgValue_217   (write            ) [ 000000000000000000000000000000000000000]
tmp_V_155_load (load             ) [ 000000000000000000000000000000000000000]
empty_163      (speclooptripcount) [ 000000000000000000000000000000000000000]
StgValue_220   (specloopname     ) [ 000000000000000000000000000000000000000]
tmp_s          (specregionbegin  ) [ 000000000000000000000000000000000000000]
StgValue_222   (specpipeline     ) [ 000000000000000000000000000000000000000]
StgValue_223   (write            ) [ 000000000000000000000000000000000000000]
empty_164      (specregionend    ) [ 000000000000000000000000000000000000000]
StgValue_225   (br               ) [ 000011111111111111111111111111111111110]
StgValue_226   (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_i_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_i_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_o_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_o_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i18P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i18P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_V_154_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_154/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_V_153_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_153/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_V_152_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_152/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_V_151_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_151/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_V_150_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_150/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_V_149_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_149/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_V_148_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_148/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_V_147_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_147/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_V_146_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_146/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_V_145_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_145/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_V_144_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_144/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_V_143_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_143/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_V_142_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_142/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_V_141_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_141/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_V_140_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_140/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_139_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_139/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_V_138_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_138/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_V_137_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_137/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_V_136_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_136/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_V_135_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_135/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_V_134_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_134/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_V_133_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_133/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_V_132_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_132/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_V_131_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_131/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_V_130_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_130/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_V_129_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_129/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_V_128_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_128/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_V_127_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_127/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_V_126_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_126/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_V_125_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_125/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_V_155_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_V_155/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_V_157_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="18" slack="0"/>
<pin id="240" dir="0" index="1" bw="18" slack="0"/>
<pin id="241" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_157/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="18" slack="0"/>
<pin id="247" dir="0" index="2" bw="18" slack="0"/>
<pin id="248" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_157/6 StgValue_159/7 StgValue_161/8 StgValue_163/9 StgValue_165/10 StgValue_167/11 StgValue_169/12 StgValue_171/13 StgValue_173/14 StgValue_175/15 StgValue_177/16 StgValue_179/17 StgValue_181/18 StgValue_183/19 StgValue_185/20 StgValue_187/21 StgValue_189/22 StgValue_191/23 StgValue_193/24 StgValue_195/25 StgValue_197/26 StgValue_199/27 StgValue_201/28 StgValue_203/29 StgValue_205/30 StgValue_207/31 StgValue_209/32 StgValue_211/33 StgValue_213/34 StgValue_215/35 StgValue_217/36 StgValue_223/37 "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_3_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="6" slack="1"/>
<pin id="253" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_3 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_3_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="p_s_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_s_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="exitcond_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="oc_V_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="oc_V/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_223_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_223/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="StgValue_117_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="18" slack="0"/>
<pin id="291" dir="0" index="1" bw="18" slack="2"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_118_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="18" slack="0"/>
<pin id="296" dir="0" index="1" bw="18" slack="2"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_118/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="StgValue_119_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="18" slack="0"/>
<pin id="301" dir="0" index="1" bw="18" slack="2"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_119/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_120_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="0"/>
<pin id="306" dir="0" index="1" bw="18" slack="2"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="StgValue_121_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="18" slack="0"/>
<pin id="311" dir="0" index="1" bw="18" slack="2"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_121/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="StgValue_122_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="18" slack="0"/>
<pin id="316" dir="0" index="1" bw="18" slack="2"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="StgValue_123_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="0"/>
<pin id="321" dir="0" index="1" bw="18" slack="2"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="StgValue_124_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="18" slack="0"/>
<pin id="326" dir="0" index="1" bw="18" slack="2"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="StgValue_125_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="18" slack="0"/>
<pin id="331" dir="0" index="1" bw="18" slack="2"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="StgValue_126_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="18" slack="0"/>
<pin id="336" dir="0" index="1" bw="18" slack="2"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="StgValue_127_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="0"/>
<pin id="341" dir="0" index="1" bw="18" slack="2"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_127/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="StgValue_128_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="18" slack="0"/>
<pin id="346" dir="0" index="1" bw="18" slack="2"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_128/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_129_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="18" slack="0"/>
<pin id="351" dir="0" index="1" bw="18" slack="2"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_129/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_130_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="18" slack="0"/>
<pin id="356" dir="0" index="1" bw="18" slack="2"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_130/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="StgValue_131_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="18" slack="0"/>
<pin id="361" dir="0" index="1" bw="18" slack="2"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_131/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="StgValue_132_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="18" slack="0"/>
<pin id="366" dir="0" index="1" bw="18" slack="2"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_132/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="StgValue_133_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="18" slack="0"/>
<pin id="371" dir="0" index="1" bw="18" slack="2"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="StgValue_134_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="18" slack="0"/>
<pin id="376" dir="0" index="1" bw="18" slack="2"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="StgValue_135_store_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="18" slack="0"/>
<pin id="381" dir="0" index="1" bw="18" slack="2"/>
<pin id="382" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_135/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="StgValue_136_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="18" slack="0"/>
<pin id="386" dir="0" index="1" bw="18" slack="2"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="StgValue_137_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="18" slack="0"/>
<pin id="391" dir="0" index="1" bw="18" slack="2"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_137/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="StgValue_138_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="18" slack="0"/>
<pin id="396" dir="0" index="1" bw="18" slack="2"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="StgValue_139_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="18" slack="0"/>
<pin id="401" dir="0" index="1" bw="18" slack="2"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="StgValue_140_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="18" slack="0"/>
<pin id="406" dir="0" index="1" bw="18" slack="2"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_140/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="StgValue_141_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="18" slack="0"/>
<pin id="411" dir="0" index="1" bw="18" slack="2"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_141/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="StgValue_142_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="18" slack="0"/>
<pin id="416" dir="0" index="1" bw="18" slack="2"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_142/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="StgValue_143_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="18" slack="0"/>
<pin id="421" dir="0" index="1" bw="18" slack="2"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_143/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="StgValue_144_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="18" slack="0"/>
<pin id="426" dir="0" index="1" bw="18" slack="2"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_144/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="StgValue_145_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="18" slack="0"/>
<pin id="431" dir="0" index="1" bw="18" slack="2"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_145/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="StgValue_146_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="18" slack="0"/>
<pin id="436" dir="0" index="1" bw="18" slack="2"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_146/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="StgValue_147_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="18" slack="0"/>
<pin id="441" dir="0" index="1" bw="18" slack="2"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_147/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="StgValue_148_store_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="18" slack="0"/>
<pin id="446" dir="0" index="1" bw="18" slack="2"/>
<pin id="447" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_148/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="exitcond3_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="5" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="rep_amt_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_amt_V/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_V_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="18" slack="4"/>
<pin id="463" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_load/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_V_154_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="18" slack="5"/>
<pin id="467" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_154_load/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_V_153_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="18" slack="6"/>
<pin id="471" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_153_load/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_V_152_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="18" slack="7"/>
<pin id="475" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_152_load/9 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_V_151_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="18" slack="8"/>
<pin id="479" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_151_load/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_V_150_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="18" slack="9"/>
<pin id="483" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_150_load/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_V_149_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="18" slack="10"/>
<pin id="487" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_149_load/12 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_V_148_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="18" slack="11"/>
<pin id="491" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_148_load/13 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_V_147_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="18" slack="12"/>
<pin id="495" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_147_load/14 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_V_146_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="18" slack="13"/>
<pin id="499" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_146_load/15 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_V_145_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="18" slack="14"/>
<pin id="503" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_145_load/16 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_V_144_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="18" slack="15"/>
<pin id="507" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_144_load/17 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_V_143_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="18" slack="16"/>
<pin id="511" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_143_load/18 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_V_142_load_load_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="18" slack="17"/>
<pin id="515" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_142_load/19 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_V_141_load_load_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="18"/>
<pin id="519" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_141_load/20 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_V_140_load_load_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="18" slack="19"/>
<pin id="523" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_140_load/21 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_V_139_load_load_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="18" slack="20"/>
<pin id="527" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_139_load/22 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_V_138_load_load_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="18" slack="21"/>
<pin id="531" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_138_load/23 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_V_137_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="18" slack="22"/>
<pin id="535" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_137_load/24 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_V_136_load_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="18" slack="23"/>
<pin id="539" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_136_load/25 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_V_135_load_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="18" slack="24"/>
<pin id="543" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_135_load/26 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_V_134_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="18" slack="25"/>
<pin id="547" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_134_load/27 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_V_133_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="18" slack="26"/>
<pin id="551" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_133_load/28 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_V_132_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="18" slack="27"/>
<pin id="555" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_132_load/29 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_V_131_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="28"/>
<pin id="559" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_131_load/30 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_V_130_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="18" slack="29"/>
<pin id="563" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_130_load/31 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_V_129_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="30"/>
<pin id="567" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_129_load/32 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_V_128_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="18" slack="31"/>
<pin id="571" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_128_load/33 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_V_127_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="18" slack="32"/>
<pin id="575" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_127_load/34 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_V_126_load_load_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="18" slack="33"/>
<pin id="579" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_126_load/35 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_V_125_load_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="18" slack="34"/>
<pin id="583" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_125_load/36 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_V_155_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="18" slack="35"/>
<pin id="587" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_155_load/37 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_V_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="18" slack="2"/>
<pin id="591" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_V_154_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="18" slack="2"/>
<pin id="597" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_154 "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_V_153_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="18" slack="2"/>
<pin id="603" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_153 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_V_152_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="18" slack="2"/>
<pin id="609" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_152 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_V_151_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="18" slack="2"/>
<pin id="615" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_151 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_V_150_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="18" slack="2"/>
<pin id="621" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_150 "/>
</bind>
</comp>

<comp id="625" class="1005" name="tmp_V_149_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="18" slack="2"/>
<pin id="627" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_149 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_V_148_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="18" slack="2"/>
<pin id="633" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_148 "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_V_147_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="18" slack="2"/>
<pin id="639" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_147 "/>
</bind>
</comp>

<comp id="643" class="1005" name="tmp_V_146_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="18" slack="2"/>
<pin id="645" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_146 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_V_145_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="18" slack="2"/>
<pin id="651" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_145 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_V_144_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="18" slack="2"/>
<pin id="657" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_144 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_V_143_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="18" slack="2"/>
<pin id="663" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_143 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_V_142_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="18" slack="2"/>
<pin id="669" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_142 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_V_141_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="18" slack="2"/>
<pin id="675" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_141 "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp_V_140_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="18" slack="2"/>
<pin id="681" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_140 "/>
</bind>
</comp>

<comp id="685" class="1005" name="tmp_V_139_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="18" slack="2"/>
<pin id="687" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_139 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_V_138_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="18" slack="2"/>
<pin id="693" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_138 "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_V_137_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="18" slack="2"/>
<pin id="699" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_137 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_V_136_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="18" slack="2"/>
<pin id="705" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_136 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_V_135_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="18" slack="2"/>
<pin id="711" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_135 "/>
</bind>
</comp>

<comp id="715" class="1005" name="tmp_V_134_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="18" slack="2"/>
<pin id="717" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_134 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_V_133_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="18" slack="2"/>
<pin id="723" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_133 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_V_132_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="2"/>
<pin id="729" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_132 "/>
</bind>
</comp>

<comp id="733" class="1005" name="tmp_V_131_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="18" slack="2"/>
<pin id="735" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_131 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_V_130_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="18" slack="2"/>
<pin id="741" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_130 "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp_V_129_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="18" slack="2"/>
<pin id="747" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_129 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_V_128_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="18" slack="2"/>
<pin id="753" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_128 "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_V_127_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="18" slack="2"/>
<pin id="759" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_127 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_V_126_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="18" slack="2"/>
<pin id="765" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_126 "/>
</bind>
</comp>

<comp id="769" class="1005" name="tmp_V_125_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="18" slack="2"/>
<pin id="771" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_125 "/>
</bind>
</comp>

<comp id="775" class="1005" name="tmp_V_155_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="18" slack="2"/>
<pin id="777" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_155 "/>
</bind>
</comp>

<comp id="781" class="1005" name="exitcond_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="785" class="1005" name="oc_V_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="6" slack="0"/>
<pin id="787" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc_V "/>
</bind>
</comp>

<comp id="790" class="1005" name="tmp_223_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="1"/>
<pin id="792" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_223 "/>
</bind>
</comp>

<comp id="794" class="1005" name="exitcond3_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="798" class="1005" name="rep_amt_V_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="5" slack="0"/>
<pin id="800" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="rep_amt_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="100" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="104" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="255" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="255" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="22" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="255" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="238" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="238" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="238" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="238" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="238" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="238" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="238" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="238" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="238" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="238" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="238" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="238" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="238" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="238" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="238" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="238" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="238" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="238" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="238" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="388"><net_src comp="238" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="238" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="238" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="238" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="238" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="238" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="238" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="238" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="238" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="238" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="438"><net_src comp="238" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="238" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="448"><net_src comp="238" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="266" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="266" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="516"><net_src comp="513" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="520"><net_src comp="517" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="524"><net_src comp="521" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="528"><net_src comp="525" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="536"><net_src comp="533" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="540"><net_src comp="537" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="544"><net_src comp="541" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="552"><net_src comp="549" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="576"><net_src comp="573" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="580"><net_src comp="577" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="584"><net_src comp="581" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="588"><net_src comp="585" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="592"><net_src comp="110" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="598"><net_src comp="114" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="604"><net_src comp="118" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="610"><net_src comp="122" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="616"><net_src comp="126" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="622"><net_src comp="130" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="628"><net_src comp="134" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="634"><net_src comp="138" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="640"><net_src comp="142" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="646"><net_src comp="146" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="652"><net_src comp="150" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="658"><net_src comp="154" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="664"><net_src comp="158" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="670"><net_src comp="162" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="676"><net_src comp="166" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="682"><net_src comp="170" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="688"><net_src comp="174" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="694"><net_src comp="178" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="700"><net_src comp="182" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="706"><net_src comp="186" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="712"><net_src comp="190" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="718"><net_src comp="194" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="724"><net_src comp="198" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="730"><net_src comp="202" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="736"><net_src comp="206" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="742"><net_src comp="210" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="748"><net_src comp="214" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="754"><net_src comp="218" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="760"><net_src comp="222" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="766"><net_src comp="226" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="772"><net_src comp="230" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="778"><net_src comp="234" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="784"><net_src comp="273" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="279" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="793"><net_src comp="285" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="449" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="455" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="266" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_i_0_V_V | {}
	Port: stream_o_V_V | {6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
 - Input state : 
	Port: _extend_stream_1 : stream_i_0_V_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		oc_V : 1
		StgValue_77 : 2
		tmp_223 : 1
		StgValue_79 : 2
	State 3
		empty_162 : 1
	State 4
	State 5
		exitcond3 : 1
		rep_amt_V : 1
		StgValue_155 : 2
	State 6
		StgValue_157 : 1
	State 7
		StgValue_159 : 1
	State 8
		StgValue_161 : 1
	State 9
		StgValue_163 : 1
	State 10
		StgValue_165 : 1
	State 11
		StgValue_167 : 1
	State 12
		StgValue_169 : 1
	State 13
		StgValue_171 : 1
	State 14
		StgValue_173 : 1
	State 15
		StgValue_175 : 1
	State 16
		StgValue_177 : 1
	State 17
		StgValue_179 : 1
	State 18
		StgValue_181 : 1
	State 19
		StgValue_183 : 1
	State 20
		StgValue_185 : 1
	State 21
		StgValue_187 : 1
	State 22
		StgValue_189 : 1
	State 23
		StgValue_191 : 1
	State 24
		StgValue_193 : 1
	State 25
		StgValue_195 : 1
	State 26
		StgValue_197 : 1
	State 27
		StgValue_199 : 1
	State 28
		StgValue_201 : 1
	State 29
		StgValue_203 : 1
	State 30
		StgValue_205 : 1
	State 31
		StgValue_207 : 1
	State 32
		StgValue_209 : 1
	State 33
		StgValue_211 : 1
	State 34
		StgValue_213 : 1
	State 35
		StgValue_215 : 1
	State 36
		StgValue_217 : 1
	State 37
		StgValue_223 : 1
		empty_164 : 1
	State 38


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |      oc_V_fu_279      |    0    |    15   |
|          |    rep_amt_V_fu_455   |    0    |    15   |
|----------|-----------------------|---------|---------|
|   icmp   |    exitcond_fu_273    |    0    |    11   |
|          |    exitcond3_fu_449   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   read   | tmp_V_157_read_fu_238 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_244   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |     tmp_223_fu_285    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    52   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|exitcond3_reg_794|    1   |
| exitcond_reg_781|    1   |
|   oc_V_reg_785  |    6   |
|   p_3_reg_251   |    6   |
|   p_s_reg_262   |    5   |
|rep_amt_V_reg_798|    5   |
| tmp_223_reg_790 |    5   |
|tmp_V_125_reg_769|   18   |
|tmp_V_126_reg_763|   18   |
|tmp_V_127_reg_757|   18   |
|tmp_V_128_reg_751|   18   |
|tmp_V_129_reg_745|   18   |
|tmp_V_130_reg_739|   18   |
|tmp_V_131_reg_733|   18   |
|tmp_V_132_reg_727|   18   |
|tmp_V_133_reg_721|   18   |
|tmp_V_134_reg_715|   18   |
|tmp_V_135_reg_709|   18   |
|tmp_V_136_reg_703|   18   |
|tmp_V_137_reg_697|   18   |
|tmp_V_138_reg_691|   18   |
|tmp_V_139_reg_685|   18   |
|tmp_V_140_reg_679|   18   |
|tmp_V_141_reg_673|   18   |
|tmp_V_142_reg_667|   18   |
|tmp_V_143_reg_661|   18   |
|tmp_V_144_reg_655|   18   |
|tmp_V_145_reg_649|   18   |
|tmp_V_146_reg_643|   18   |
|tmp_V_147_reg_637|   18   |
|tmp_V_148_reg_631|   18   |
|tmp_V_149_reg_625|   18   |
|tmp_V_150_reg_619|   18   |
|tmp_V_151_reg_613|   18   |
|tmp_V_152_reg_607|   18   |
|tmp_V_153_reg_601|   18   |
|tmp_V_154_reg_595|   18   |
|tmp_V_155_reg_775|   18   |
|  tmp_V_reg_589  |   18   |
+-----------------+--------+
|      Total      |   605  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_244 |  p2  |  32  |  18  |   576  ||   145   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   576  ||  2.735  ||   145   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   145  |
|  Register |    -   |   605  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   605  |   197  |
+-----------+--------+--------+--------+
