always @(posedge clk) begin
    case (sel)
        0: out <= data0;
        1: out <= data1;
        2: out <= data2;
        3: out <= data3;
        4: out <= data4;
        5: out <= data5;
        default: out <= 4'b0;
    endcase
end

endmodule