xpm_cdc.sv,systemverilog,xpm,D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Vivado/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_1_1,../../../ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_1_rfs.vhd,vhdl,fifo_generator_v13_1_1,../../../ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.vhd,
fifo_generator_v13_1_rfs.v,verilog,fifo_generator_v13_1_1,../../../ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v,
fifo_32x8bit_0.v,verilog,xil_defaultlib,../../../../lab10.srcs/sources_1/ip/fifo_32x8bit_0/sim/fifo_32x8bit_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
