ENOMEM	,	V_45
pwmchip_add	,	F_30
vt8500_pwm_enable	,	F_19
of_pwm_n_cells	,	V_50
pv	,	V_19
CTRL_INVERT	,	V_35
vt8500_pwm_disable	,	F_20
vt8500_pwm_set_polarity	,	F_21
vt8500_pwm_config	,	F_7
CTRL_AUTOLOAD	,	V_29
dev	,	V_10
val	,	V_22
"failed to enable clock\n"	,	L_2
REG_STATUS	,	V_8
unlikely	,	F_5
clk	,	V_23
hwpwm	,	V_25
clk_enable	,	F_9
npwm	,	V_51
do_div	,	F_12
of_node	,	V_42
GFP_KERNEL	,	V_44
"clock source not specified\n"	,	L_4
ENODEV	,	V_54
pwm	,	V_13
device_node	,	V_40
vt8500_chip	,	V_1
pwm_chip	,	V_11
"failed to add PWM chip\n"	,	L_6
REG_SCALAR	,	F_15
prescale	,	V_18
chip	,	V_9
devm_ioremap_resource	,	F_28
u8	,	T_1
c	,	V_16
err	,	V_21
of_pwm_xlate_with_flags	,	V_49
loops	,	V_5
pwm_polarity	,	V_32
PWM_POLARITY_INVERSED	,	V_34
vt8500_pwm_probe	,	F_22
EINVAL	,	V_24
REG_DUTY	,	F_17
r	,	V_39
clk_prepare	,	F_29
vt8500_pwm_remove	,	F_33
STATUS_DUTY_UPDATE	,	V_28
platform_device	,	V_36
dc	,	V_20
STATUS_PERIOD_UPDATE	,	V_27
vt8500_pwm_ops	,	V_47
CTRL_ENABLE	,	V_31
STATUS_CTRL_UPDATE	,	V_30
STATUS_SCALAR_UPDATE	,	V_26
pdev	,	V_37
u32	,	T_2
VT8500_NR_PWMS	,	V_52
bitmask	,	V_4
polarity	,	V_33
ret	,	V_43
vt8500	,	V_2
resource	,	V_38
PTR_ERR	,	F_26
clk_get_rate	,	F_11
period_cycles	,	V_17
ops	,	V_46
platform_get_resource	,	F_27
REG_PERIOD	,	F_16
pwm_busy_wait	,	F_1
platform_set_drvdata	,	F_32
devm_kzalloc	,	F_23
np	,	V_41
"Waiting for status bits 0x%x to clear timed out\n"	,	L_1
pwm_device	,	V_12
platform_get_drvdata	,	F_34
nr	,	V_3
period_ns	,	V_15
msecs_to_loops	,	F_2
"invalid devicetree node\n"	,	L_3
"failed to prepare clock\n"	,	L_5
to_vt8500_chip	,	F_8
dev_err	,	F_10
IORESOURCE_MEM	,	V_53
mask	,	V_6
readl	,	F_3
devm_clk_get	,	F_24
writel	,	F_14
REG_CTRL	,	F_18
dev_warn	,	F_6
clk_unprepare	,	F_31
pwmchip_remove	,	F_35
clk_disable	,	F_13
of_xlate	,	V_48
base	,	V_7
cpu_relax	,	F_4
duty_ns	,	V_14
IS_ERR	,	F_25
