// Seed: 113325392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wor id_2;
  inout wire id_1;
  assign module_1._id_13 = 0;
  localparam id_7 = 1;
  assign id_2 = id_2 ? -1'h0 : id_2;
endmodule
module module_1 #(
    parameter id_13 = 32'd71,
    parameter id_17 = 32'd81,
    parameter id_6  = 32'd75
) (
    output tri1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri _id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wire id_11,
    input wire id_12,
    input wand _id_13,
    output wor id_14,
    output tri1 id_15,
    output supply1 id_16,
    input wand _id_17
    , id_19
);
  tri1 [id_17 : id_13] id_20;
  logic id_21;
  module_0 modCall_1 (
      id_21,
      id_19,
      id_21,
      id_20,
      id_20,
      id_21
  );
  parameter id_22 = 1;
  wire [id_6 : ""] id_23;
  supply0 id_24 = 1;
  assign id_20 = -1 ? -1 : 1;
  final $clog2(6);
  ;
  wire id_25, id_26 = -1;
endmodule
