// Seed: 4239553524
module module_0 (
    output tri  id_0,
    input  wand id_1
);
  assign id_0 = id_1;
  module_2 modCall_1 (id_1);
  assign modCall_1.id_5 = 0;
  wire id_3;
endmodule
module module_1 (
    output wire  id_0
    , id_9,
    input  tri1  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  wire  id_5,
    input  uwire id_6,
    output tri1  id_7
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  logic id_10;
endmodule
module module_2 (
    input uwire id_0
    , id_2
);
  always begin : LABEL_0
    id_2 = -1;
  end
  wire id_3, id_4, id_5, id_6, id_7;
  assign id_7 = 1;
endmodule
