#Build: Synplify Pro (R) Q-2020.03M-SP1, Build 166R, Oct 19 2020
#install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
#OS: Windows 7 6.1
#Hostname: SVMM

# Tue Sep  7 12:44:25 2021

#Implementation: synthesis


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys HDL Compiler, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
@N:"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top\top.vhd":17:7:17:9|Top entity is set to top.
@W: CD642 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd":18:19:18:19|Ignoring use clause - library coreaxi_lib not found ...
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Process completed successfully.
# Tue Sep  7 12:44:26 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @

@N|Running in 64-bit mode
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_feedthrough.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rd_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_high.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_low.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_high.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_low.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v" (library COREAXI_LIB)
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5778:10:5778:27|Net RREADY_M0IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5779:10:5779:27|Net RREADY_M0IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5780:10:5780:27|Net RREADY_M0IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5781:10:5781:27|Net RREADY_M0IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5782:10:5782:27|Net RREADY_M0IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5783:10:5783:27|Net RREADY_M0IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5784:10:5784:27|Net RREADY_M0IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5785:10:5785:27|Net RREADY_M0IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5786:10:5786:27|Net RREADY_M0IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5787:10:5787:27|Net RREADY_M0IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5788:10:5788:28|Net RREADY_M0IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5789:10:5789:28|Net RREADY_M0IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5790:10:5790:28|Net RREADY_M0IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5791:10:5791:28|Net RREADY_M0IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5792:10:5792:28|Net RREADY_M0IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5793:10:5793:28|Net RREADY_M0IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5794:10:5794:28|Net RREADY_M0IS16_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5796:10:5796:27|Net RREADY_M1IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5797:10:5797:27|Net RREADY_M1IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5798:10:5798:27|Net RREADY_M1IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5799:10:5799:27|Net RREADY_M1IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5800:10:5800:27|Net RREADY_M1IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5801:10:5801:27|Net RREADY_M1IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5802:10:5802:27|Net RREADY_M1IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5803:10:5803:27|Net RREADY_M1IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5804:10:5804:27|Net RREADY_M1IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5805:10:5805:27|Net RREADY_M1IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5806:10:5806:28|Net RREADY_M1IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5807:10:5807:28|Net RREADY_M1IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5808:10:5808:28|Net RREADY_M1IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5809:10:5809:28|Net RREADY_M1IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5810:10:5810:28|Net RREADY_M1IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5811:10:5811:28|Net RREADY_M1IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5812:10:5812:28|Net RREADY_M1IS16_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5814:10:5814:27|Net RREADY_M2IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5815:10:5815:27|Net RREADY_M2IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5816:10:5816:27|Net RREADY_M2IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5817:10:5817:27|Net RREADY_M2IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5818:10:5818:27|Net RREADY_M2IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5819:10:5819:27|Net RREADY_M2IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5820:10:5820:27|Net RREADY_M2IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5821:10:5821:27|Net RREADY_M2IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5822:10:5822:27|Net RREADY_M2IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5823:10:5823:27|Net RREADY_M2IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5824:10:5824:28|Net RREADY_M2IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5825:10:5825:28|Net RREADY_M2IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5826:10:5826:28|Net RREADY_M2IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5827:10:5827:28|Net RREADY_M2IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5828:10:5828:28|Net RREADY_M2IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5829:10:5829:28|Net RREADY_M2IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5830:10:5830:28|Net RREADY_M2IS16_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5832:10:5832:27|Net RREADY_M3IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5833:10:5833:27|Net RREADY_M3IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5834:10:5834:27|Net RREADY_M3IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5835:10:5835:27|Net RREADY_M3IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5836:10:5836:27|Net RREADY_M3IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5837:10:5837:27|Net RREADY_M3IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5838:10:5838:27|Net RREADY_M3IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5839:10:5839:27|Net RREADY_M3IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5840:10:5840:27|Net RREADY_M3IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5841:10:5841:27|Net RREADY_M3IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5842:10:5842:28|Net RREADY_M3IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5843:10:5843:28|Net RREADY_M3IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5844:10:5844:28|Net RREADY_M3IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5845:10:5845:28|Net RREADY_M3IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5846:10:5846:28|Net RREADY_M3IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5847:10:5847:28|Net RREADY_M3IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5848:10:5848:28|Net RREADY_M3IS16_gated is not declared.
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v" (library COREAXI_LIB)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Process completed successfully.
# Tue Sep  7 12:44:27 2021

###########################################################]
###########################################################[
@N:"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top\top.vhd":17:7:17:9|Top entity is set to top.
Options changed - recompiling
@W: CD645 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd":17:8:17:18|Ignoring undefined library coreaxi_lib
@W: CD642 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd":18:19:18:19|Ignoring use clause - library coreaxi_lib not found ...
VHDL syntax check successful!
Options changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top\top.vhd":17:7:17:9|Synthesizing work.top.rtl.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd":24:7:24:12|Synthesizing work.top_sb.rtl.
Running optimization stage 1 on top_sb_COREAXI_0_COREAXI .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb_MSS\top_sb_MSS.vhd":17:7:17:16|Synthesizing work.top_sb_mss.rtl.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb_MSS\top_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_025.def_arch.
Post processing for work.mss_025.def_arch
Post processing for work.top_sb_mss.rtl
Running optimization stage 1 on top_sb_MSS .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd":8:7:8:22|Synthesizing work.top_sb_osc_0_osc.def_arch.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":39:7:39:12|Synthesizing work.xtlosc.def_arch.
Post processing for work.xtlosc.def_arch
Post processing for work.top_sb_osc_0_osc.def_arch
Running optimization stage 1 on top_sb_OSC_0_OSC .......
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\OSC_0\top_sb_OSC_0_OSC.vhd":11:10:11:27|Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":52:7:52:17|Synthesizing coresdr_axi_lib.coresdr_axi.trans.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1221:18:1221:31|OTHERS clause is not synthesized.
@N: CD364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1329:12:1329:20|Removing redundant assignment.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":251:10:251:21|Signal len_size_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":262:10:262:18|Signal awlen_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":263:10:263:19|Signal awsize_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":264:10:264:18|Signal arlen_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":265:10:265:19|Signal arsize_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":310:10:310:18|Signal w_req_reg is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd":25:7:25:13|Synthesizing coresdr_axi_lib.coresdr.rtl.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":26:7:26:14|Synthesizing coresdr_axi_lib.fastinit.rtl.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":25:7:25:15|Synthesizing coresdr_axi_lib.fastsdram.rtl.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":25:7:25:14|Synthesizing coresdr_axi_lib.openbank.rtl.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":360:20:360:33|OTHERS clause is not synthesized.
Post processing for coresdr_axi_lib.openbank.rtl
Running optimization stage 1 on openbank .......
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Pruning unused bits 1 to 0 of pcable_shift_14(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Optimizing register bit ras_shift(6) to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Pruning register bit 6 of ras_shift(6 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for coresdr_axi_lib.fastsdram.rtl
Running optimization stage 1 on fastsdram .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":773:4:773:5|Pruning unused register dqs_hold_sr_4(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing unused bit 0 of wshift_14(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bits 13 to 11 of psa(13 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bit 9 of psa(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bit 7 of psa(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bits 3 to 2 of psa(13 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for coresdr_axi_lib.fastinit.rtl
Running optimization stage 1 on fastinit .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":338:4:338:5|Pruning unused register dll_holdoff_en_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":338:4:338:5|Pruning unused register dll_holdoff_timer_5(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register em_shift_2(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register m_dr_shift_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Optimizing register bit em_req to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Optimizing register bit m_req_dll_reset to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register em_req. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register m_req_dll_reset. Make sure that there are no unused intermediate registers.
Post processing for coresdr_axi_lib.coresdr.rtl
Running optimization stage 1 on CORESDR .......
Post processing for coresdr_axi_lib.coresdr_axi.trans
Running optimization stage 1 on CORESDR_AXI .......
@A: CL282 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Feedback mux created for signal aburst_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Feedback mux created for signal R_VALID_reg. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":8:7:8:25|Synthesizing work.top_sb_fabosc_0_osc.def_arch.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.top_sb_fabosc_0_osc.def_arch
Running optimization stage 1 on top_sb_FABOSC_0_OSC .......
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":11:10:11:27|Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.coreresetp.rtl
Running optimization stage 1 on CoreResetP .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd":31:7:31:42|Synthesizing work.top_sb_coreahbltoaxi_0_coreahbltoaxi.translated.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd":33:7:33:32|Synthesizing work.coreahbltoaxi_reset_synchx.translated.
Post processing for work.coreahbltoaxi_reset_synchx.translated
Running optimization stage 1 on CoreAHBLtoAXI_reset_syncHX .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":33:7:33:35|Synthesizing work.coreahbltoaxi_rdchannelfifohx.translated.
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 32 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 33 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 34 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 35 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 36 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 37 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 38 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 39 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 40 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 41 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 42 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 43 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 44 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 45 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 46 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 47 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 48 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 49 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 50 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 51 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 52 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 53 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 54 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 55 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 56 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 57 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 58 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 59 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 60 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 61 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 62 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 63 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":33:7:33:30|Synthesizing work.coreahbltoaxi_rdch_ramhx.translated.
Post processing for work.coreahbltoaxi_rdch_ramhx.translated
Running optimization stage 1 on CoreAHBLtoAXI_rdch_ramHX .......
@N: CL134 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":84:10:84:13|Found RAM mem1, depth=16, width=32
Post processing for work.coreahbltoaxi_rdchannelfifohx.translated
Running optimization stage 1 on CoreAHBLtoAXI_RDCHANNELFIFOHX .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":33:7:33:38|Synthesizing work.coreahbltoaxi_axiaccesscontrolhx.translated.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":562:9:564:18|OTHERS clause is not synthesized.
@N: CD364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":642:30:642:38|Removing redundant assignment.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":756:12:756:26|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1258:27:1258:41|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1275:27:1275:41|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1295:24:1295:38|OTHERS clause is not synthesized.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1625:9:1625:23|OTHERS clause is not synthesized.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":333:10:333:31|Signal axi_burst_length_ahb32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":334:10:334:31|Signal axi_burst_length_ahb64 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":335:10:335:33|Signal axiwr_burst_length_ahb32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":336:10:336:33|Signal axiwr_burst_length_ahb64 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.coreahbltoaxi_axiaccesscontrolhx.translated
Running optimization stage 1 on CoreAHBLtoAXI_AXIAccessControlHX .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1169:6:1169:7|Pruning unused register burstcount_reg_r_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1154:6:1154:7|Pruning unused register axi_wr_data_lat_2(63 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1154:6:1154:7|Pruning unused register wvalid_clr_r_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1154:6:1154:7|Pruning unused register WREADY_reg_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":820:6:820:7|Pruning unused register HTRANS_sync_3(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":820:6:820:7|Pruning unused register HREADY_sync_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":820:6:820:7|Pruning unused register HSEL_sync_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":766:6:766:7|Pruning unused register wrstb_count_5(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":573:6:573:7|Pruning unused register burstcount_dec_r_3. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":786:6:786:7|Pruning unused bits 31 to 0 of axi_wr_data_d_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":34:7:34:29|Synthesizing work.synchronizer_axitoahbhx.translated.
@N: CD364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":86:12:86:25|Removing redundant assignment.
@N: CD364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":122:12:122:25|Removing redundant assignment.
Post processing for work.synchronizer_axitoahbhx.translated
Running optimization stage 1 on Synchronizer_AXItoAHBHX .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd":33:7:33:29|Synthesizing work.synchronizer_ahbtoaxihx.translated.
Post processing for work.synchronizer_ahbtoaxihx.translated
Running optimization stage 1 on Synchronizer_AHBtoAXIHX .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd":32:7:32:35|Synthesizing work.coreahbltoaxi_wrchannelfifohx.translated.
@N: CD364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd":294:12:294:17|Removing redundant assignment.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":34:7:34:30|Synthesizing work.coreahbltoaxi_wrch_ramhx.translated.
Post processing for work.coreahbltoaxi_wrch_ramhx.translated
Running optimization stage 1 on CoreAHBLtoAXI_wrch_ramHX .......
@N: CL134 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":87:10:87:13|Found RAM mem2, depth=16, width=32
@N: CL134 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":86:10:86:13|Found RAM mem1, depth=16, width=32
Post processing for work.coreahbltoaxi_wrchannelfifohx.translated
Running optimization stage 1 on CoreAHBLtoAXI_WRCHANNELFIFOHX .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":32:7:32:38|Synthesizing work.coreahbltoaxi_ahbaccesscontrolhx.translated.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":864:9:866:18|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":471:45:471:54|Signal rd_data_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":475:54:475:67|Signal set_idle_cyc_r in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":479:3:479:8|Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":152:10:152:20|Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":153:10:153:20|Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":154:10:154:20|Signal temp_xhdl24 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":155:10:155:20|Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.coreahbltoaxi_ahbaccesscontrolhx.translated
Running optimization stage 1 on CoreAHBLtoAXI_AHBAccessControlHX .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":998:6:998:7|Pruning unused register RD_DATA_d2_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":325:6:325:7|Pruning unused register set_idle_cyc_r_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":254:6:254:7|Pruning unused register valid_ahbcmd_r_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":254:6:254:7|Sharing sequential element latchahbcmd_r. Add a syn_preserve attribute to the element to prevent sharing.
Post processing for work.top_sb_coreahbltoaxi_0_coreahbltoaxi.translated
Running optimization stage 1 on top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":27:7:27:38|Synthesizing coreahblite_lib.top_sb_coreahblite_0_coreahblite.coreahblite_arch.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER .......
Post processing for coreahblite_lib.coreahblite_slavestage.trans
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:17|Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:13|Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:16|Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:31|Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":358:8:358:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":358:20:358:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":359:8:359:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":359:20:359:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":360:8:360:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":360:20:360:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":361:8:361:17|Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":361:20:361:32|Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":362:8:362:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":362:20:362:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":363:8:363:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":363:20:363:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":364:8:364:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":364:20:364:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":365:8:365:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":365:20:365:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":366:8:366:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":366:20:366:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":367:8:367:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":367:20:367:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":650:12:650:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Running optimization stage 1 on COREAHBLITE_ADDRDEC .......
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE .......
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:16|Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:31|Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":358:8:358:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":358:20:358:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":359:8:359:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":359:20:359:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":360:8:360:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":360:20:360:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":362:8:362:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":362:20:362:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":363:8:363:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":363:20:363:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":364:8:364:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":364:20:364:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":365:8:365:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":365:20:365:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":366:8:366:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":366:20:366:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":367:8:367:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":367:20:367:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":650:12:650:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Running optimization stage 1 on COREAHBLITE_ADDRDEC .......
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE .......
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Running optimization stage 1 on COREAHBLITE_MATRIX4X16 .......
Post processing for coreahblite_lib.top_sb_coreahblite_0_coreahblite.coreahblite_arch
Running optimization stage 1 on top_sb_CoreAHBLite_0_CoreAHBLite .......
@N: CD630 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd":8:7:8:23|Synthesizing work.top_sb_ccc_0_fccc.def_arch.
Post processing for work.top_sb_ccc_0_fccc.def_arch
Running optimization stage 1 on top_sb_CCC_0_FCCC .......
Post processing for work.top_sb.rtl
Running optimization stage 1 on top_sb .......
Post processing for work.top.rtl
Running optimization stage 1 on top .......
Running optimization stage 2 on top_sb_CCC_0_FCCC .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_1024_0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_1024_0 .......
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input port bits 16 to 11 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input port bits 9 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input port bits 16 to 11 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input port bits 9 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":89:8:89:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":90:8:90:20|Input HREADYOUT_S16 is unused.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_1_1_0_0 .......
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0 .......
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input SDATAREADY is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input SHRESP is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":89:8:89:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":90:8:90:20|Input HREADYOUT_S16 is unused.
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_0 .......
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0 .......
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":42:8:42:26|Input MPREVDATASLAVEREADY is unused.
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0 .......
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":56:8:56:16|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":66:8:66:16|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":76:8:76:16|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":80:8:80:16|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":81:8:81:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":82:8:82:15|Input HRESP_S0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":92:8:92:16|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":93:8:93:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":94:8:94:15|Input HRESP_S1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":104:8:104:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":105:8:105:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":106:8:106:15|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":116:8:116:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":117:8:117:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":118:8:118:15|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":128:8:128:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":129:8:129:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":130:8:130:15|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":140:8:140:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":141:8:141:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":142:8:142:15|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":152:8:152:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":153:8:153:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":154:8:154:15|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S7 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":176:8:176:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":177:8:177:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":178:8:178:15|Input HRESP_S8 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreAHBLite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":188:8:188:16|Input HRDATA_S9 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on top_sb_CoreAHBLite_0_CoreAHBLite_19_1_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1_1 .......
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":188:0:188:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":201:0:201:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":214:0:214:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":227:0:227:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":240:0:240:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":253:0:253:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":266:0:266:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":279:0:279:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":292:0:292:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":305:0:305:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":318:0:318:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":331:0:331:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":344:0:344:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":357:0:357:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":370:0:370:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":383:0:383:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":396:0:396:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
Running optimization stage 2 on CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0 .......
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":325:6:325:7|Sharing sequential element burst_count_valid_xhdl11. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":459:6:459:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
Running optimization stage 2 on CoreAHBLtoAXI_wrch_ramHX_32_32_64 .......
Running optimization stage 2 on CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32 .......
Running optimization stage 2 on Synchronizer_AHBtoAXIHX .......
Running optimization stage 2 on Synchronizer_AXItoAHBHX .......
Running optimization stage 2 on CoreAHBLtoAXI_AXIAccessControlHX_32_32_32_64_0_0 .......
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1680:6:1680:7|Trying to extract state machine for register axi_current_state.
Extracted state machine for register axi_current_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":588:6:588:7|Trying to extract state machine for register axi_wstrb.
Extracted state machine for register axi_wstrb
State machine has 26 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000110
   00001000
   00001100
   00001111
   00010000
   00011000
   00011110
   00100000
   00110000
   00111100
   01000000
   01100000
   01111000
   10000000
   11000000
   11100000
   11110000
   11111000
   11111100
   11111110
   11111111
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1634:6:1634:7|Pruning register bit 3 of swap_rd_data_byte(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on CoreAHBLtoAXI_rdch_ramHX_32_32_32 .......
Running optimization stage 2 on CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32 .......
Running optimization stage 2 on CoreAHBLtoAXI_reset_syncHX .......
Running optimization stage 2 on top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI_19_32_32_32_64_0_0 .......
Running optimization stage 2 on CoreResetP_work_top_rtl_0layer0 .......
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
Running optimization stage 2 on top_sb_FABOSC_0_OSC .......
Running optimization stage 2 on openbank_2_14 .......
Running optimization stage 2 on fastsdram_31_3_10_14_2_4 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning unused register psa(10). Make sure that there are no unused intermediate registers.
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":37:10:37:14|Input port bit 30 of raddr(30 downto 0) is unused 
Running optimization stage 2 on fastinit_31_3_10_13_2_4 .......
Running optimization stage 2 on CORESDR_work_top_rtl_0layer0 .......
Running optimization stage 2 on CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0 .......
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1277:6:1277:7|Trying to extract state machine for register axi_state.
Extracted state machine for register axi_state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":94:6:94:11|Input port bit 0 of awaddr(31 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":96:6:96:11|Input port bit 2 of awsize(2 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":129:6:129:11|Input port bit 0 of araddr(31 downto 0) is unused 
@W: CL247 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":131:6:131:11|Input port bit 2 of arsize(2 downto 0) is unused 
Running optimization stage 2 on top_sb_OSC_0_OSC .......
Running optimization stage 2 on top_sb_MSS .......
Running optimization stage 2 on top_sb_COREAXI_0_COREAXI .......
Running optimization stage 2 on top_sb .......
Running optimization stage 2 on top .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 160MB peak: 167MB)


Process completed successfully.
# Tue Sep  7 12:44:37 2021

###########################################################]
###########################################################[
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_feedthrough.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rd_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_high.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S_hgs_low.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_high.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S_hgs_low.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v" (library COREAXI_LIB)
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5778:10:5778:27|Net RREADY_M0IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5779:10:5779:27|Net RREADY_M0IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5780:10:5780:27|Net RREADY_M0IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5781:10:5781:27|Net RREADY_M0IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5782:10:5782:27|Net RREADY_M0IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5783:10:5783:27|Net RREADY_M0IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5784:10:5784:27|Net RREADY_M0IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5785:10:5785:27|Net RREADY_M0IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5786:10:5786:27|Net RREADY_M0IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5787:10:5787:27|Net RREADY_M0IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5788:10:5788:28|Net RREADY_M0IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5789:10:5789:28|Net RREADY_M0IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5790:10:5790:28|Net RREADY_M0IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5791:10:5791:28|Net RREADY_M0IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5792:10:5792:28|Net RREADY_M0IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5793:10:5793:28|Net RREADY_M0IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5794:10:5794:28|Net RREADY_M0IS16_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5796:10:5796:27|Net RREADY_M1IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5797:10:5797:27|Net RREADY_M1IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5798:10:5798:27|Net RREADY_M1IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5799:10:5799:27|Net RREADY_M1IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5800:10:5800:27|Net RREADY_M1IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5801:10:5801:27|Net RREADY_M1IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5802:10:5802:27|Net RREADY_M1IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5803:10:5803:27|Net RREADY_M1IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5804:10:5804:27|Net RREADY_M1IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5805:10:5805:27|Net RREADY_M1IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5806:10:5806:28|Net RREADY_M1IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5807:10:5807:28|Net RREADY_M1IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5808:10:5808:28|Net RREADY_M1IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5809:10:5809:28|Net RREADY_M1IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5810:10:5810:28|Net RREADY_M1IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5811:10:5811:28|Net RREADY_M1IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5812:10:5812:28|Net RREADY_M1IS16_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5814:10:5814:27|Net RREADY_M2IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5815:10:5815:27|Net RREADY_M2IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5816:10:5816:27|Net RREADY_M2IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5817:10:5817:27|Net RREADY_M2IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5818:10:5818:27|Net RREADY_M2IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5819:10:5819:27|Net RREADY_M2IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5820:10:5820:27|Net RREADY_M2IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5821:10:5821:27|Net RREADY_M2IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5822:10:5822:27|Net RREADY_M2IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5823:10:5823:27|Net RREADY_M2IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5824:10:5824:28|Net RREADY_M2IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5825:10:5825:28|Net RREADY_M2IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5826:10:5826:28|Net RREADY_M2IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5827:10:5827:28|Net RREADY_M2IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5828:10:5828:28|Net RREADY_M2IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5829:10:5829:28|Net RREADY_M2IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5830:10:5830:28|Net RREADY_M2IS16_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5832:10:5832:27|Net RREADY_M3IS0_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5833:10:5833:27|Net RREADY_M3IS1_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5834:10:5834:27|Net RREADY_M3IS2_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5835:10:5835:27|Net RREADY_M3IS3_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5836:10:5836:27|Net RREADY_M3IS4_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5837:10:5837:27|Net RREADY_M3IS5_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5838:10:5838:27|Net RREADY_M3IS6_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5839:10:5839:27|Net RREADY_M3IS7_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5840:10:5840:27|Net RREADY_M3IS8_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5841:10:5841:27|Net RREADY_M3IS9_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5842:10:5842:28|Net RREADY_M3IS10_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5843:10:5843:28|Net RREADY_M3IS11_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5844:10:5844:28|Net RREADY_M3IS12_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5845:10:5845:28|Net RREADY_M3IS13_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5846:10:5846:28|Net RREADY_M3IS14_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5847:10:5847:28|Net RREADY_M3IS15_gated is not declared.
@W: CG1337 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":5848:10:5848:28|Net RREADY_M3IS16_gated is not declared.
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v" (library COREAXI_LIB)
@I::"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v" (library COREAXI_LIB)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":29:7:29:30|Synthesizing module top_sb_COREAXI_0_COREAXI in library COREAXI_LIB.

	FAMILY=32'b00000000000000000000000000010011
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	AWIDTH1=32'b00000000000000000000000000011100
	AWIDTH2=32'b00000000000000000000000000100000
	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	SINGLE_MASTER=32'b00000000000000000000000000000001
	SINGLE_SLAVE=32'b00000000000000000000000000000000
	SINGLE_MASTER_SINGLE_SLAVE=32'b00000000000000000000000000000000
	COMB_REG=512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = top_sb_COREAXI_0_COREAXI_Z1_layer1
@W: CG1283 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":3834:5:3834:23|Ignoring localparam COMB_REG on the instance and using locally defined value
@W: CG1283 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":3834:5:3834:23|Ignoring localparam AXI_STRBWIDTH on the instance and using locally defined value
@W: CG1283 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":4017:5:4017:18|Ignoring localparam AXI_STRBWIDTH on the instance and using locally defined value
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":33:7:33:26|Synthesizing module axi_rdmatrix_16Sto1M in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	UID_WIDTH=2'b00
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
	RD_IDLE=5'b00000
	RD_S0_SEL=5'b00001
	RD_S1_SEL=5'b00010
	RD_S2_SEL=5'b00011
	RD_S3_SEL=5'b00100
	RD_S4_SEL=5'b00101
	RD_S5_SEL=5'b00110
	RD_S6_SEL=5'b00111
	RD_S7_SEL=5'b01000
	RD_S8_SEL=5'b01001
	RD_S9_SEL=5'b01010
	RD_S10_SEL=5'b01011
	RD_S11_SEL=5'b01100
	RD_S12_SEL=5'b01101
	RD_S13_SEL=5'b01110
	RD_S14_SEL=5'b01111
	RD_S15_SEL=5'b10000
	RD_S16_SEL=5'b10001
   Generated name = axi_rdmatrix_16Sto1M_Z2_layer1
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":549:38:549:48|Object curr_slv_rd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_rdmatrix_16Sto1M_Z2_layer1 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":569:3:569:8|Pruning unused register RID_IM_r[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":569:3:569:8|Pruning unused register RDATA_IM_r[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":569:3:569:8|Pruning unused register RLAST_IM_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":569:3:569:8|Pruning unused register RRESP_IM_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":569:3:569:8|Pruning unused register prev_slv_rd[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":569:3:569:8|Pruning unused register rd_inprog_r. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rd_channel.v":33:7:33:20|Synthesizing module axi_rd_channel in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	UID_WIDTH=2'b00
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_rd_channel_Z3_layer1
Running optimization stage 1 on axi_rd_channel_Z3_layer1 .......
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v":33:7:33:23|Synthesizing module axi_wresp_channel in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	UID_WIDTH=2'b00
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_wresp_channel_Z4_layer1
Running optimization stage 1 on axi_wresp_channel_Z4_layer1 .......
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v":600:3:600:8|Optimizing register bit BID_IM[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v":600:3:600:8|Optimizing register bit BID_IM[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wresp_channel.v":600:3:600:8|Pruning register bits 3 to 2 of BID_IM[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":33:7:33:18|Synthesizing module axi_matrix_m in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	UID_WIDTH=2'b00
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_matrix_m_Z5_layer1
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":867:41:867:50|Object RID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":868:41:868:52|Object RDATA_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":869:41:869:52|Object RLAST_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":870:41:870:53|Object RVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":871:41:871:52|Object RRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":873:41:873:49|Removing wire RREADY_IS, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":874:41:874:48|Removing wire RRESP_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_m.v":875:41:875:48|Removing wire RDATA_IC, as there is no assignment to it.
Running optimization stage 1 on axi_matrix_m_Z5_layer1 .......
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":38:7:38:27|Synthesizing module axi_interconnect_ntom in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	COMB_REG=512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_interconnect_ntom_Z6_layer1
@W: CG1283 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":12753:5:12753:19|Ignoring localparam AXI_STRBWIDTH on the instance and using locally defined value
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":33:7:33:20|Synthesizing module axi_wa_channel in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_wa_channel_Z7_layer1
@W: CG1283 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":515:4:515:14|Type of parameter AXI_STRBWIDTH on the instance UWA_ARBITER is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":28:7:28:20|Synthesizing module axi_WA_ARBITER in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	MASTERS=32'b00000000000000000000000000000100
	MASTER_0=5'b10001
	MASTER_1=5'b10010
	MASTER_2=5'b10100
	MASTER_3=5'b11000
	SLAVE_IDLE=4'b0000
	WRID=4'b0001
	M0WR=4'b0010
	M1WR=4'b0011
	M2WR=4'b0100
	M3WR=4'b0101
	M0WAIT=4'b0110
	M1WAIT=4'b0111
	M2WAIT=4'b1000
	M3WAIT=4'b1001
	M0LOCKED=4'b1010
	M1LOCKED=4'b1011
	M2LOCKED=4'b1100
	M3LOCKED=4'b1101
   Generated name = axi_WA_ARBITER_Z8_layer1
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":202:35:202:43|Object wrid_flag is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":207:35:207:50|Object AW_MASGNT_MI_int is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_WA_ARBITER_Z8_layer1 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":693:3:693:8|Pruning unused register prev_AW_MASGNT_MI[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":693:3:693:8|Pruning unused register gnt_change_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":628:3:628:8|Pruning unused register m3_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":615:3:615:8|Pruning unused register m2_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":602:3:602:8|Pruning unused register m1_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":589:3:589:8|Pruning unused register m0_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":234:3:234:8|Sharing sequential element genblk1.AW_MASGNT_MI. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":33:7:33:25|Synthesizing module axi_wrmatrix_4Mto1S in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
	COMB_REG=512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	SINGLE_MASTER=32'b00000000000000000000000000000001
   Generated name = axi_wrmatrix_4Mto1S_Z9_layer1
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":448:38:448:48|Object AWREADY_IM1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":449:38:449:48|Object AWREADY_IM2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":450:38:450:48|Object AWREADY_IM3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":440:38:440:51|Removing wire AWREADY_SI_int, as there is no assignment to it.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":441:38:441:46|Object wr_rdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":442:38:442:46|Object wr_wdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":444:38:444:48|Removing wire wr_wen_flag, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":445:38:445:48|Removing wire wr_ren_flag, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":452:38:452:46|Removing wire AW_REQ_MI, as there is no assignment to it.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":458:38:458:60|Object SLAVE_SELECT_WRITE_M0_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":460:38:460:48|Object mst0_wr_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":461:38:461:55|Object mst0_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":462:38:462:51|Object mst0_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":464:38:464:48|Object mst1_wr_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":465:38:465:55|Object mst1_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":466:38:466:51|Object mst1_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":468:38:468:48|Object mst2_wr_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":469:38:469:55|Object mst2_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":470:38:470:51|Object mst2_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":472:38:472:48|Object mst3_wr_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":473:38:473:55|Object mst3_outstd_wrcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":474:38:474:51|Object mst3_wr_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_wrmatrix_4Mto1S_Z9_layer1 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":857:6:857:11|Pruning unused register AWVALID_IS_int_r. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Optimizing register bit SLAVE_SELECT_WADDRCH_M_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":2026:3:2026:8|Pruning register bits 11 to 0 of SLAVE_SELECT_WADDRCH_M_r[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":426:39:426:45|Removing wire AWID_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":427:29:427:37|Removing wire AWADDR_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":428:39:428:46|Removing wire AWLEN_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":429:39:429:47|Removing wire AWSIZE_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":430:39:430:48|Removing wire AWBURST_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":431:39:431:47|Removing wire AWLOCK_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":432:39:432:48|Removing wire AWCACHE_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":433:39:433:47|Removing wire AWPROT_IC, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_channel.v":434:39:434:48|Removing wire AWVALID_IC, as there is no assignment to it.
Running optimization stage 1 on axi_wa_channel_Z7_layer1 .......
@W: CG1283 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":891:4:891:14|Type of parameter AXI_STRBWIDTH on the instance UWD_ARBITER is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":28:7:28:20|Synthesizing module axi_WD_ARBITER in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	MASTERS=32'b00000000000000000000000000000100
	MASTER_0=5'b10001
	MASTER_1=5'b10010
	MASTER_2=5'b10100
	MASTER_3=5'b11000
	SLAVE_IDLE=4'b0000
	WRID=4'b0001
	M0WR=4'b0010
	M1WR=4'b0011
	M2WR=4'b0100
	M3WR=4'b0101
	M0WAIT=4'b0110
	M1WAIT=4'b0111
	M2WAIT=4'b1000
	M3WAIT=4'b1001
	M0LOCKED=4'b1010
	M1LOCKED=4'b1011
	M2LOCKED=4'b1100
	M3LOCKED=4'b1101
   Generated name = axi_WD_ARBITER_Z10_layer1
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":119:35:119:53|Object m0_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":120:35:120:53|Object m1_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":121:35:121:53|Object m2_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":122:35:122:53|Object m3_lock_clear_write is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":139:35:139:43|Object wrid_flag is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":144:35:144:50|Object AW_MASGNT_MI_int is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_WD_ARBITER_Z10_layer1 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":402:3:402:8|Pruning unused register prev_AW_MASGNT_MI[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":402:3:402:8|Pruning unused register gnt_change_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":386:3:386:8|Pruning unused register m3_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":373:3:373:8|Pruning unused register m2_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":360:3:360:8|Pruning unused register m1_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":347:3:347:8|Pruning unused register m0_req_inprog. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":167:3:167:8|Sharing sequential element genblk1.W_MASGNT_MI. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":33:7:33:20|Synthesizing module axi_wd_channel in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	COMB_REG=512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_wd_channel_Z11_layer1
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":330:41:330:54|Object WREADY_IM1_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":331:41:331:54|Object WREADY_IM2_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":332:41:332:54|Object WREADY_IM3_int is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_wd_channel_Z11_layer1 .......
@W: CL168 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":891:4:891:14|Removing instance UWD_ARBITER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":921:3:921:8|Pruning unused register AW_REQ_MI0_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":921:3:921:8|Pruning unused register AW_REQ_MI1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":921:3:921:8|Pruning unused register AW_REQ_MI2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":921:3:921:8|Pruning unused register AW_REQ_MI3_r. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":465:3:465:8|All reachable assignments to genblk5.WREADY_IM3 assign 0, register removed by optimization.
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":465:3:465:8|All reachable assignments to genblk5.WREADY_IM2 assign 0, register removed by optimization.
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":465:3:465:8|All reachable assignments to genblk5.WREADY_IM1 assign 0, register removed by optimization.
@W: CL177 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":465:3:465:8|Sharing sequential element genblk5.MST_GNT_NUM_r. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_channel.v":33:7:33:20|Synthesizing module axi_ra_channel in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_ra_channel_Z12_layer1
@W: CG1283 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2030:2:2030:13|Type of parameter AXI_STRBWIDTH on the instance URA_ARBITER0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":28:7:28:20|Synthesizing module axi_RA_ARBITER in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	MASTERS=32'b00000000000000000000000000000100
	MASTER_0=5'b10001
	MASTER_1=5'b10010
	MASTER_2=5'b10100
	MASTER_3=5'b11000
	SLAVE_IDLE=4'b0000
	RDID=4'b0001
	M0RD=4'b0010
	M1RD=4'b0011
	M2RD=4'b0100
	M3RD=4'b0101
	M0RWAIT=4'b0110
	M1RWAIT=4'b0111
	M2RWAIT=4'b1000
	M3RWAIT=4'b1001
	M0LOCKED=4'b1010
	M1LOCKED=4'b1011
	M2LOCKED=4'b1100
	M3LOCKED=4'b1101
   Generated name = axi_RA_ARBITER_Z13_layer1
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":197:15:197:30|Object AR_MASGNT_MI_int is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_RA_ARBITER_Z13_layer1 .......
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":32:7:32:25|Synthesizing module axi_rdmatrix_4Mto1S in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
	COMB_REG=512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	SINGLE_MASTER=32'b00000000000000000000000000000001
   Generated name = axi_rdmatrix_4Mto1S_Z14_layer1
@N: CG179 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":593:26:593:34|Removing redundant assignment.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":425:38:425:63|Object SLAVE_SELECT_RADDRCH_M_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":432:38:432:46|Object wr_rdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":433:38:433:46|Object wr_wdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":436:38:436:48|Removing wire wr_wen_flag, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":437:38:437:48|Removing wire wr_ren_flag, as there is no assignment to it.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":445:38:445:52|Object ARREADY_IM1_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":446:38:446:52|Object ARREADY_IM2_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":447:38:447:52|Object ARREADY_IM3_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":449:38:449:46|Removing wire AR_REQ_MI, as there is no assignment to it.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":456:38:456:48|Object mst0_rd_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":457:38:457:55|Object mst0_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":458:38:458:51|Object mst0_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":460:38:460:48|Object mst1_rd_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":461:38:461:55|Object mst1_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":462:38:462:51|Object mst1_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":464:38:464:48|Object mst2_rd_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":465:38:465:55|Object mst2_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":466:38:466:51|Object mst2_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":468:38:468:48|Object mst3_rd_end is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":469:38:469:55|Object mst3_outstd_rdcntr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":470:38:470:51|Object mst3_rd_end_d1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_rdmatrix_4Mto1S_Z14_layer1 .......
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":556:3:556:8|All reachable assignments to ARREADY_IM3 assign 0, register removed by optimization.
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":556:3:556:8|All reachable assignments to ARREADY_IM2 assign 0, register removed by optimization.
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":556:3:556:8|All reachable assignments to ARREADY_IM1 assign 0, register removed by optimization.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Optimizing register bit SLAVE_SELECT_RADDRCH_M_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":2009:3:2009:8|Pruning register bits 11 to 0 of SLAVE_SELECT_RADDRCH_M_r[16:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on axi_ra_channel_Z12_layer1 .......
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":34:7:34:18|Synthesizing module axi_matrix_s in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_matrix_s_Z15_layer1
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":690:34:690:55|Removing wire SLAVE_SELECT_WADDRCH_M, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":696:34:696:55|Removing wire SLAVE_SELECT_RADDRCH_M, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":697:34:697:52|Removing wire SLAVE_SELECT_WDCH_M, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":698:34:698:55|Removing wire SLAVE_SELECT_WRESPCH_M, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":699:34:699:52|Removing wire SLAVE_SELECT_RDCH_M, as there is no assignment to it.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":700:34:700:43|Object AWREADY_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":701:34:701:43|Object ARREADY_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":702:34:702:42|Object WREADY_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":703:34:703:46|Object WREADY_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":704:38:704:47|Object BID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":705:38:705:50|Object BVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":706:38:706:49|Object BRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":708:38:708:45|Object BRESP_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":709:38:709:46|Object BVALID_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":710:38:710:43|Object BID_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":712:39:712:47|Removing wire BREADY_IS, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":722:29:722:42|Removing wire ARADDR_IS_int1, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":743:39:743:50|Removing wire AR_MASGNT_IC, as there is no assignment to it.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":812:14:812:36|Object pending_id_wrm0_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":813:14:813:36|Object pending_id_wrm1_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":814:14:814:36|Object pending_id_wrm2_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":815:14:815:36|Object pending_id_wrm3_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":846:14:846:33|Object outstnd_wrm0_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":847:14:847:33|Object outstnd_wrm1_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":848:14:848:33|Object outstnd_wrm2_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":849:14:849:33|Object outstnd_wrm3_waddr_r is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on axi_matrix_s_Z15_layer1 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":4586:3:4586:8|Pruning unused register genblk73.outstnd_wr3[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":4586:3:4586:8|Pruning unused register genblk73.outstnd_wr3_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":4389:3:4389:8|Pruning unused register genblk69.outstnd_wr2[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":4389:3:4389:8|Pruning unused register genblk69.outstnd_wr2_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":4191:3:4191:8|Pruning unused register genblk65.outstnd_wr1[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":4191:3:4191:8|Pruning unused register genblk65.outstnd_wr1_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":3270:3:3270:8|Pruning unused register genblk41.pending_id_wr3[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":3270:3:3270:8|Pruning unused register genblk41.pending_id_wr3_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":3073:3:3073:8|Pruning unused register genblk37.pending_id_wr2[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":3073:3:3073:8|Pruning unused register genblk37.pending_id_wr2_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":2875:3:2875:8|Pruning unused register genblk33.pending_id_wr1[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":2875:3:2875:8|Pruning unused register genblk33.pending_id_wr1_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":2447:3:2447:8|Pruning unused register pending_wrm0_waddr_r[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":2447:3:2447:8|Pruning unused register pending_wrm1_waddr_r[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":2447:3:2447:8|Pruning unused register pending_wrm2_waddr_r[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":2447:3:2447:8|Pruning unused register pending_wrm3_waddr_r[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":2104:3:2104:8|Pruning unused register genblk13.pending_wr3_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":1912:3:1912:8|Pruning unused register genblk9.pending_wr2_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":1721:3:1721:8|Pruning unused register genblk5.pending_wr1_waddr[15:0]. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2160:34:2160:43|Object AWREADY_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2161:34:2161:43|Object ARREADY_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2162:34:2162:42|Object WREADY_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2163:34:2163:46|Object WREADY_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2164:38:2164:47|Object BID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2165:38:2165:50|Object BVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2166:38:2166:49|Object BRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2167:38:2167:47|Object RID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2168:38:2168:49|Object RDATA_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2169:38:2169:49|Object RLAST_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2170:38:2170:50|Object RVALID_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2171:38:2171:49|Object RRESP_IM_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2174:38:2174:45|Object BRESP_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2175:38:2175:46|Object BVALID_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2176:38:2176:43|Object BID_IM is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2232:39:2232:50|Removing wire RREADY_M1IS0, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2233:39:2233:50|Removing wire RREADY_M1IS1, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2234:39:2234:50|Removing wire RREADY_M1IS2, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2235:39:2235:50|Removing wire RREADY_M1IS3, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2236:39:2236:50|Removing wire RREADY_M1IS4, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2237:39:2237:50|Removing wire RREADY_M1IS5, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2238:39:2238:50|Removing wire RREADY_M1IS6, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2239:39:2239:50|Removing wire RREADY_M1IS7, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2240:39:2240:50|Removing wire RREADY_M1IS8, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2241:39:2241:50|Removing wire RREADY_M1IS9, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2242:39:2242:51|Removing wire RREADY_M1IS10, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2243:39:2243:51|Removing wire RREADY_M1IS11, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2244:39:2244:51|Removing wire RREADY_M1IS12, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2245:39:2245:51|Removing wire RREADY_M1IS13, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2246:39:2246:51|Removing wire RREADY_M1IS14, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2247:39:2247:51|Removing wire RREADY_M1IS15, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2248:39:2248:51|Removing wire RREADY_M1IS16, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2250:39:2250:50|Removing wire RREADY_M2IS0, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2251:39:2251:50|Removing wire RREADY_M2IS1, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2252:39:2252:50|Removing wire RREADY_M2IS2, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2253:39:2253:50|Removing wire RREADY_M2IS3, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2254:39:2254:50|Removing wire RREADY_M2IS4, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2255:39:2255:50|Removing wire RREADY_M2IS5, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2256:39:2256:50|Removing wire RREADY_M2IS6, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2257:39:2257:50|Removing wire RREADY_M2IS7, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2258:39:2258:50|Removing wire RREADY_M2IS8, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2259:39:2259:50|Removing wire RREADY_M2IS9, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2260:39:2260:51|Removing wire RREADY_M2IS10, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2261:39:2261:51|Removing wire RREADY_M2IS11, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2262:39:2262:51|Removing wire RREADY_M2IS12, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2263:39:2263:51|Removing wire RREADY_M2IS13, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2264:39:2264:51|Removing wire RREADY_M2IS14, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2265:39:2265:51|Removing wire RREADY_M2IS15, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2266:39:2266:51|Removing wire RREADY_M2IS16, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2268:39:2268:50|Removing wire RREADY_M3IS0, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2269:39:2269:50|Removing wire RREADY_M3IS1, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2270:39:2270:50|Removing wire RREADY_M3IS2, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2271:39:2271:50|Removing wire RREADY_M3IS3, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2272:39:2272:50|Removing wire RREADY_M3IS4, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2273:39:2273:50|Removing wire RREADY_M3IS5, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2274:39:2274:50|Removing wire RREADY_M3IS6, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2275:39:2275:50|Removing wire RREADY_M3IS7, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2276:39:2276:50|Removing wire RREADY_M3IS8, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2277:39:2277:50|Removing wire RREADY_M3IS9, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2278:39:2278:51|Removing wire RREADY_M3IS10, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2279:39:2279:51|Removing wire RREADY_M3IS11, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2280:39:2280:51|Removing wire RREADY_M3IS12, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2281:39:2281:51|Removing wire RREADY_M3IS13, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2282:39:2282:51|Removing wire RREADY_M3IS14, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2283:39:2283:51|Removing wire RREADY_M3IS15, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2284:39:2284:51|Removing wire RREADY_M3IS16, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2305:39:2305:50|Removing wire BREADY_M1IS0, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2306:39:2306:50|Removing wire BREADY_M1IS1, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2307:39:2307:50|Removing wire BREADY_M1IS2, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2308:39:2308:50|Removing wire BREADY_M1IS3, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2309:39:2309:50|Removing wire BREADY_M1IS4, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2310:39:2310:50|Removing wire BREADY_M1IS5, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2311:39:2311:50|Removing wire BREADY_M1IS6, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2312:39:2312:50|Removing wire BREADY_M1IS7, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2313:39:2313:50|Removing wire BREADY_M1IS8, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2314:39:2314:50|Removing wire BREADY_M1IS9, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2315:39:2315:51|Removing wire BREADY_M1IS10, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2316:39:2316:51|Removing wire BREADY_M1IS11, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2317:39:2317:51|Removing wire BREADY_M1IS12, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2318:39:2318:51|Removing wire BREADY_M1IS13, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2319:39:2319:51|Removing wire BREADY_M1IS14, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2320:39:2320:51|Removing wire BREADY_M1IS15, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2321:39:2321:51|Removing wire BREADY_M1IS16, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2323:39:2323:50|Removing wire BREADY_M2IS0, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2324:39:2324:50|Removing wire BREADY_M2IS1, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2325:39:2325:50|Removing wire BREADY_M2IS2, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2326:39:2326:50|Removing wire BREADY_M2IS3, as there is no assignment to it.
@W: CG360 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":2327:39:2327:50|Removing wire BREADY_M2IS4, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on axi_interconnect_ntom_Z6_layer1 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWVALID_M0_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWADDR_M0_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWVALID_M1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWADDR_M1_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWVALID_M2_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWADDR_M2_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWVALID_M3_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register AWADDR_M3_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r4. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r5. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r6. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r7. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r8. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r9. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r10. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r11. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r12. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r13. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r14. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r15. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":13018:3:13018:8|Pruning unused register slave_out_en_r16. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":6336:3:6336:8|Pruning unused bits 31 to 28 of ARADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":6336:3:6336:8|Pruning unused bits 23 to 0 of ARADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":6323:3:6323:8|Pruning unused bits 31 to 28 of AWADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":6323:3:6323:8|Pruning unused bits 23 to 0 of AWADDR_IS16_gated_r[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":28:7:28:22|Synthesizing module axi_master_stage in library COREAXI_LIB.

	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	UID_WIDTH=2'b00
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
	COMB_REG=512'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = axi_master_stage_Z16_layer1
@N: CG179 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2453:23:2453:28|Removing redundant assignment.
@N: CG179 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2597:25:2597:33|Removing redundant assignment.
@N: CG179 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2617:25:2617:33|Removing redundant assignment.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":396:38:396:47|Object AWID_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":397:19:397:30|Object AWADDR_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":398:29:398:39|Object AWLEN_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":399:29:399:40|Object AWSIZE_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":400:29:400:41|Object AWBURST_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":401:29:401:40|Object AWLOCK_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":402:29:402:41|Object AWCACHE_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":403:29:403:40|Object AWPROT_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":406:38:406:47|Object ARID_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":407:19:407:30|Object ARADDR_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":408:29:408:39|Object ARLEN_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":409:29:409:40|Object ARSIZE_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":410:29:410:41|Object ARBURST_M_FF1 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on axi_master_stage_Z16_layer1 .......
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2640:3:2640:8|Pruning unused register wrtrans_inprog_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2630:3:2630:8|Pruning unused register rdtrans_inprog_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2610:2:2610:7|Pruning unused register wr_wen_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2590:3:2590:8|Pruning unused register rd_wen_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2543:3:2543:8|Pruning unused register wr_ren_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2532:3:2532:8|Pruning unused register rd_ren_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2477:3:2477:8|Pruning unused register BID_M_r[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2477:3:2477:8|Pruning unused register BVALID_M_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2477:3:2477:8|Pruning unused register BRESP_M_r[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2169:9:2169:14|Pruning unused register genblk8.RVALID_M_pulse_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2093:3:2093:8|Pruning unused register gatedWA_Rdy. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2065:3:2065:8|Pruning unused register AWREADY_M_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2065:3:2065:8|Pruning unused register ARREADY_M_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2065:3:2065:8|Pruning unused register WREADY_M_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2018:3:2018:8|Pruning unused register WVALID_MI_r1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2018:3:2018:8|Pruning unused register WVALID_MI_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1994:3:1994:8|Pruning unused register WREADY_IM_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1975:3:1975:8|Pruning unused register RVALID_IM_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1975:3:1975:8|Pruning unused register BVALID_IM_r1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1975:3:1975:8|Pruning unused register RVALID_M_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1975:3:1975:8|Pruning unused register RREADY_M_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1620:9:1620:14|Pruning unused register genblk4.RVALID_M_pulse. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1620:9:1620:14|Pruning unused register genblk4.RID_M_pulse[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1620:9:1620:14|Pruning unused register genblk4.RRESP_M_pulse[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1620:9:1620:14|Pruning unused register genblk4.RDATA_M_pulse[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1620:9:1620:14|Pruning unused register genblk4.RLAST_M_pulse. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1593:9:1593:14|Pruning unused register genblk4.BID_M_FF1[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1593:9:1593:14|Pruning unused register genblk4.BRESP_M_FF1[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1593:9:1593:14|Pruning unused register genblk4.RID_M_FF1[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1593:9:1593:14|Pruning unused register genblk4.RDATA_M_FF1[63:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1593:9:1593:14|Pruning unused register genblk4.RRESP_M_FF1[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1593:9:1593:14|Pruning unused register genblk4.RLAST_M_FF1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1593:9:1593:14|Pruning unused register genblk4.RVALID_M_FF1. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2208:9:2208:14|Pruning unused bits 5 to 4 of genblk8.RID_M_int[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1647:9:1647:14|Pruning unused bits 5 to 2 of genblk4.BID_M_pulse[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1549:9:1549:14|Pruning unused bits 5 to 2 of genblk4.BID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Pruning unused bits 31 to 28 of genblk4.prev_AWADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Pruning unused bits 23 to 0 of genblk4.prev_AWADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Pruning unused bits 31 to 28 of genblk4.prev_ARADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Pruning unused bits 23 to 0 of genblk4.prev_ARADDR[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2543:3:2543:8|All reachable assignments to wr_rdcntr[3:0] assign 0, register removed by optimization.
@W: CL207 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2532:3:2532:8|All reachable assignments to rd_rdcntr[3:0] assign 0, register removed by optimization.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Optimizing register bit genblk4.ARID_M_INPFF1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Optimizing register bit genblk4.ARID_M_INPFF1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Optimizing register bit genblk4.AWID_M_INPFF1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Optimizing register bit genblk4.AWID_M_INPFF1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1439:9:1439:14|Optimizing register bit genblk4.WID_M_INPFF1[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1439:9:1439:14|Optimizing register bit genblk4.WID_M_INPFF1[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2208:9:2208:14|Optimizing register bit genblk8.RID_M_int[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2208:9:2208:14|Optimizing register bit genblk8.RID_M_int[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2208:9:2208:14|Pruning register bits 3 to 2 of genblk8.RID_M_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Pruning register bits 3 to 2 of genblk4.ARID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Pruning register bits 3 to 2 of genblk4.AWID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":1439:9:1439:14|Pruning register bits 3 to 2 of genblk4.WID_M_INPFF1[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_slave_stage.v":23:7:23:21|Synthesizing module axi_slave_stage in library COREAXI_LIB.

	FAMILY=32'b00000000000000000000000000010011
	AXI_AWIDTH=32'b00000000000000000000000000011100
	AXI_DWIDTH=32'b00000000000000000000000001000000
	M0_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M0_SLAVE16ENABLE=32'b00000000000000000000000000000001
	M1_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M1_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M2_SLAVE16ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE0ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE1ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE2ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE3ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE4ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE5ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE6ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE7ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE8ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE9ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE10ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE11ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE12ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE13ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE14ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE15ENABLE=32'b00000000000000000000000000000000
	M3_SLAVE16ENABLE=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000100
	NUM_SLAVE_SLOT=32'b00000000000000000000000000010000
	NUM_MASTER_SLOT=32'b00000000000000000000000000000001
	MEMSPACE=32'b00000000000000000000000000000010
	HGS_CFG=32'b00000000000000000000000000000001
	ADDR_HGS_CFG=32'b00000000000000000000000000000001
	SC_0=32'b00000000000000000000000000000001
	SC_1=32'b00000000000000000000000000000001
	SC_2=32'b00000000000000000000000000000001
	SC_3=32'b00000000000000000000000000000001
	SC_4=32'b00000000000000000000000000000001
	SC_5=32'b00000000000000000000000000000001
	SC_6=32'b00000000000000000000000000000001
	SC_7=32'b00000000000000000000000000000001
	SC_8=32'b00000000000000000000000000000001
	SC_9=32'b00000000000000000000000000000001
	SC_10=32'b00000000000000000000000000000001
	SC_11=32'b00000000000000000000000000000001
	SC_12=32'b00000000000000000000000000000000
	SC_13=32'b00000000000000000000000000000000
	SC_14=32'b00000000000000000000000000000000
	SC_15=32'b00000000000000000000000000000000
	FEED_THROUGH=32'b00000000000000000000000000000000
	INP_REG_BUF=32'b00000000000000000000000000000001
	OUT_REG_BUF=32'b00000000000000000000000000000001
	WR_ACCEPTANCE=32'b00000000000000000000000000000100
	RD_ACCEPTANCE=32'b00000000000000000000000000000100
	BASE_ID_WIDTH=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	SINGLE_MASTER=32'b00000000000000000000000000000001
	SINGLE_SLAVE=32'b00000000000000000000000000000000
	SINGLE_MASTER_SINGLE_SLAVE=32'b00000000000000000000000000000000
	SLAVE_0=17'b00000000000000001
	SLAVE_1=17'b00000000000000010
	SLAVE_2=17'b00000000000000100
	SLAVE_3=17'b00000000000001000
	SLAVE_4=17'b00000000000010000
	SLAVE_5=17'b00000000000100000
	SLAVE_6=17'b00000000001000000
	SLAVE_7=17'b00000000010000000
	SLAVE_8=17'b00000000100000000
	SLAVE_9=17'b00000001000000000
	SLAVE_A=17'b00000010000000000
	SLAVE_B=17'b00000100000000000
	SLAVE_C=17'b00001000000000000
	SLAVE_D=17'b00010000000000000
	SLAVE_E=17'b00100000000000000
	SLAVE_F=17'b01000000000000000
	SLAVE_N=17'b10000000000000000
   Generated name = axi_slave_stage_Z17_layer1
Running optimization stage 1 on axi_slave_stage_Z17_layer1 .......
Running optimization stage 1 on top_sb_COREAXI_0_COREAXI_Z1_layer1 .......
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1144:33:1144:42|*Output AWREADY_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1151:33:1151:41|*Output WREADY_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1153:33:1153:38|*Output BID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1154:33:1154:40|*Output BRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1155:33:1155:41|*Output BVALID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1167:33:1167:42|*Output ARREADY_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1169:33:1169:38|*Output RID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1170:33:1170:40|*Output RDATA_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1171:33:1171:40|*Output RRESP_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1172:33:1172:40|*Output RLAST_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1173:33:1173:41|*Output RVALID_M1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1187:33:1187:42|*Output AWREADY_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1194:33:1194:41|*Output WREADY_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1196:33:1196:38|*Output BID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1197:33:1197:40|*Output BRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1198:33:1198:41|*Output BVALID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1210:33:1210:42|*Output ARREADY_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1212:33:1212:38|*Output RID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1213:33:1213:40|*Output RDATA_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1214:33:1214:40|*Output RRESP_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1215:33:1215:40|*Output RLAST_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1216:33:1216:41|*Output RVALID_M2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1230:33:1230:42|*Output AWREADY_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1237:33:1237:41|*Output WREADY_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1239:33:1239:38|*Output BID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1240:33:1240:40|*Output BRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1241:33:1241:41|*Output BVALID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1253:33:1253:42|*Output ARREADY_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1255:33:1255:38|*Output RID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1256:33:1256:40|*Output RDATA_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1257:33:1257:40|*Output RRESP_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1258:33:1258:40|*Output RLAST_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1259:33:1259:41|*Output RVALID_M3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1264:58:1264:64|*Output AWID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1265:23:1265:31|*Output AWADDR_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1266:33:1266:40|*Output AWLEN_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1267:33:1267:41|*Output AWSIZE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1268:33:1268:42|*Output AWBURST_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1269:33:1269:41|*Output AWLOCK_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1270:33:1270:42|*Output AWCACHE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1271:33:1271:41|*Output AWPROT_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1272:33:1272:42|*Output AWVALID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1275:58:1275:63|*Output WID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1276:33:1276:40|*Output WDATA_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1277:33:1277:40|*Output WSTRB_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1278:33:1278:40|*Output WLAST_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1279:33:1279:41|*Output WVALID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1285:33:1285:41|*Output BREADY_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1287:58:1287:64|*Output ARID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1288:23:1288:31|*Output ARADDR_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1289:33:1289:40|*Output ARLEN_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1290:33:1290:41|*Output ARSIZE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1291:33:1291:42|*Output ARBURST_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1292:33:1292:41|*Output ARLOCK_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1293:33:1293:42|*Output ARCACHE_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1294:33:1294:41|*Output ARPROT_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1295:33:1295:42|*Output ARVALID_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1303:33:1303:41|*Output RREADY_S0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1307:58:1307:64|*Output AWID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1308:23:1308:31|*Output AWADDR_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1309:33:1309:40|*Output AWLEN_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1310:33:1310:41|*Output AWSIZE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1311:33:1311:42|*Output AWBURST_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1312:33:1312:41|*Output AWLOCK_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1313:33:1313:42|*Output AWCACHE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1314:33:1314:41|*Output AWPROT_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1315:33:1315:42|*Output AWVALID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1318:58:1318:63|*Output WID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1319:33:1319:40|*Output WDATA_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1320:33:1320:40|*Output WSTRB_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1321:33:1321:40|*Output WLAST_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1322:33:1322:41|*Output WVALID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1328:33:1328:41|*Output BREADY_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1330:58:1330:64|*Output ARID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1331:23:1331:31|*Output ARADDR_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1332:33:1332:40|*Output ARLEN_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1333:33:1333:41|*Output ARSIZE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1334:33:1334:42|*Output ARBURST_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1335:33:1335:41|*Output ARLOCK_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1336:33:1336:42|*Output ARCACHE_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1337:33:1337:41|*Output ARPROT_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1338:33:1338:42|*Output ARVALID_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1346:33:1346:41|*Output RREADY_S1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1350:58:1350:64|*Output AWID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1351:23:1351:31|*Output AWADDR_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1352:33:1352:40|*Output AWLEN_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1353:33:1353:41|*Output AWSIZE_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1354:33:1354:42|*Output AWBURST_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1355:33:1355:41|*Output AWLOCK_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1356:33:1356:42|*Output AWCACHE_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1357:33:1357:41|*Output AWPROT_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1358:33:1358:42|*Output AWVALID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1361:58:1361:63|*Output WID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1362:33:1362:40|*Output WDATA_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1363:33:1363:40|*Output WSTRB_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1364:33:1364:40|*Output WLAST_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1365:33:1365:41|*Output WVALID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1371:33:1371:41|*Output BREADY_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1373:58:1373:64|*Output ARID_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":1374:23:1374:31|*Output ARADDR_S2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.

Only the first 100 messages of id 'CL318' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr -id CL318' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL318} -count unlimited' in the Tcl shell.
Running optimization stage 2 on axi_slave_stage_Z17_layer1 .......
Running optimization stage 2 on axi_master_stage_Z16_layer1 .......
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2138:3:2138:8|Pruning register bit 3 of WID_MI[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2138:3:2138:8|Register bit WID_MI[2] is always 0.
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":2138:3:2138:8|Pruning register bit 2 of WID_MI[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":334:42:334:47|Input port bits 5 to 2 of BID_IM[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_master_stage.v":350:40:350:45|Input port bits 5 to 4 of RID_IM[5:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on axi_matrix_s_Z15_layer1 .......
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":1007:32:1007:40|*Input BVALID_SI to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":712:39:712:47|*Input BREADY_IS to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":668:27:668:33|Input AWID_M1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":669:27:669:33|Input AWID_M2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_matrix_s.v":670:27:670:33|Input AWID_M3 is unused.
Running optimization stage 2 on axi_rdmatrix_4Mto1S_Z14_layer1 .......
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":621:9:621:14|Pruning register bits 3 to 2 of genblk1.MST_RDGNT_NUM[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":621:9:621:14|Register bit genblk1.MST_RDGNT_NUM[1] is always 0.
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":621:9:621:14|Pruning register bit 1 of genblk1.MST_RDGNT_NUM[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":294:23:294:31|Input port bits 31 to 28 of ARADDR_M0[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":294:23:294:31|Input port bits 23 to 0 of ARADDR_M0[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":297:23:297:31|Input port bits 31 to 28 of ARADDR_M1[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":297:23:297:31|Input port bits 23 to 0 of ARADDR_M1[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":300:23:300:31|Input port bits 31 to 28 of ARADDR_M2[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":300:23:300:31|Input port bits 23 to 0 of ARADDR_M2[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":303:23:303:31|Input port bits 31 to 28 of ARADDR_M3[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":303:23:303:31|Input port bits 23 to 0 of ARADDR_M3[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":329:40:329:47|Input ARID_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":330:23:330:32|Input ARADDR_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":331:33:331:41|Input ARLEN_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":332:33:332:42|Input ARSIZE_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":333:33:333:43|Input ARBURST_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":335:33:335:43|Input ARCACHE_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":336:33:336:42|Input ARPROT_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":337:33:337:43|Input ARVALID_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":342:40:342:47|Input ARID_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":343:23:343:32|Input ARADDR_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":344:33:344:41|Input ARLEN_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":345:33:345:42|Input ARSIZE_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":346:33:346:43|Input ARBURST_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":348:33:348:43|Input ARCACHE_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":349:33:349:42|Input ARPROT_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":350:33:350:43|Input ARVALID_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":355:40:355:47|Input ARID_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":356:23:356:32|Input ARADDR_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":357:33:357:41|Input ARLEN_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":358:33:358:42|Input ARSIZE_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":359:33:359:43|Input ARBURST_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":361:33:361:43|Input ARCACHE_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":362:33:362:42|Input ARPROT_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_4Mto1S.v":363:33:363:43|Input ARVALID_MI3 is unused.
Running optimization stage 2 on axi_RA_ARBITER_Z13_layer1 .......
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Trying to extract state machine for register rd_curr_state.
Extracted state machine for register rd_curr_state
State machine has 14 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":145:32:145:43|Input wr_lock_high is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":149:32:149:45|Input wr_normal_high is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":150:32:150:45|Input mst_rd_inprog0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":151:32:151:45|Input mst_rd_inprog1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":152:32:152:45|Input mst_rd_inprog2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":153:32:153:45|Input mst_rd_inprog3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":154:32:154:45|Input mst_wr_inprog0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":155:32:155:45|Input mst_wr_inprog1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":156:32:156:45|Input mst_wr_inprog2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":157:32:157:45|Input mst_wr_inprog3 is unused.
Running optimization stage 2 on axi_ra_channel_Z12_layer1 .......
Running optimization stage 2 on axi_wd_channel_Z11_layer1 .......
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":258:40:258:46|Input WID_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":259:33:259:41|Input WDATA_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":260:33:260:41|Input WSTRB_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":261:33:261:41|Input WLAST_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":262:33:262:42|Input WVALID_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":267:40:267:46|Input WID_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":268:33:268:41|Input WDATA_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":269:33:269:41|Input WSTRB_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":270:33:270:41|Input WLAST_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":271:33:271:42|Input WVALID_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":276:40:276:46|Input WID_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":277:33:277:41|Input WDATA_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":278:33:278:41|Input WSTRB_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":279:33:279:41|Input WLAST_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":280:33:280:42|Input WVALID_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":296:31:296:43|Input AWADDR_IS_int is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":298:31:298:40|Input AWVALID_IS is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":297:31:297:39|Input AWADDR_IS is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":309:15:309:23|Input m0_wr_end is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":310:15:310:23|Input m1_wr_end is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":311:15:311:23|Input m2_wr_end is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":312:15:312:23|Input m3_wr_end is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":313:35:313:45|Input pending_wr0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":314:35:314:45|Input pending_wr1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":315:35:315:45|Input pending_wr2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_channel.v":316:35:316:45|Input pending_wr3 is unused.
Running optimization stage 2 on axi_WD_ARBITER_Z10_layer1 .......
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wd_arbiter.v":191:3:191:8|Trying to extract state machine for register wr_curr_state.
Extracted state machine for register wr_curr_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
Running optimization stage 2 on axi_wrmatrix_4Mto1S_Z9_layer1 .......
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":629:9:629:14|Pruning register bits 3 to 2 of genblk1.MST_WRGNT_NUM[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":629:9:629:14|Register bit genblk1.MST_WRGNT_NUM[1] is always 0.
@W: CL260 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":629:9:629:14|Pruning register bit 1 of genblk1.MST_WRGNT_NUM[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@A: CL153 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":448:38:448:48|*Unassigned bits of AWREADY_IM1 are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":449:38:449:48|*Unassigned bits of AWREADY_IM2 are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":450:38:450:48|*Unassigned bits of AWREADY_IM3 are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":295:22:295:30|Input AWADDR_M0 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":298:22:298:30|Input AWADDR_M1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":301:22:301:30|Input AWADDR_M2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":304:22:304:30|Input AWADDR_M3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":310:15:310:23|Input BVALID_SI is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":311:15:311:23|Input BREADY_IS is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":335:40:335:47|Input AWID_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":336:23:336:32|Input AWADDR_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":337:33:337:41|Input AWLEN_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":338:33:338:42|Input AWSIZE_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":339:33:339:43|Input AWBURST_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":341:33:341:43|Input AWCACHE_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":342:33:342:42|Input AWPROT_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":343:33:343:43|Input AWVALID_MI1 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":348:40:348:47|Input AWID_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":349:23:349:32|Input AWADDR_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":350:33:350:41|Input AWLEN_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":351:33:351:42|Input AWSIZE_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":352:33:352:43|Input AWBURST_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":354:33:354:43|Input AWCACHE_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":355:33:355:42|Input AWPROT_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":356:33:356:43|Input AWVALID_MI2 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":361:40:361:47|Input AWID_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":362:23:362:32|Input AWADDR_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":363:33:363:41|Input AWLEN_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":364:33:364:42|Input AWSIZE_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":365:33:365:43|Input AWBURST_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":367:33:367:43|Input AWCACHE_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":368:33:368:42|Input AWPROT_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":369:33:369:43|Input AWVALID_MI3 is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":394:35:394:47|Input BVBR_M0_pulse is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":395:35:395:47|Input BVBR_M1_pulse is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":396:35:396:47|Input BVBR_M2_pulse is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wrmatrix_4Mto1S.v":397:35:397:47|Input BVBR_M3_pulse is unused.
Running optimization stage 2 on axi_WA_ARBITER_Z8_layer1 .......
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Trying to extract state machine for register wr_curr_state.
Extracted state machine for register wr_curr_state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   1010
   1011
   1100
   1101
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":164:31:164:42|Input slave_out_en is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":167:31:167:42|Input rd_lock_high is unused.
@N: CL159 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":169:31:169:44|Input rd_normal_high is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on axi_wa_channel_Z7_layer1 .......
Running optimization stage 2 on axi_interconnect_ntom_Z6_layer1 .......
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":6323:3:6323:8|Pruning register bits 25 to 24 of AWADDR_IS16_gated_r[27:24]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":6336:3:6336:8|Pruning register bits 25 to 24 of ARADDR_IS16_gated_r[27:24]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3778:39:3778:51|*Input pend_id_addr0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3779:39:3779:51|*Input pend_id_addr1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3780:39:3780:51|*Input pend_id_addr2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3781:39:3781:51|*Input pend_id_addr3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3782:39:3782:51|*Input pend_id_addr4[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3783:39:3783:51|*Input pend_id_addr5[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3784:39:3784:51|*Input pend_id_addr6[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3785:39:3785:51|*Input pend_id_addr7[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3786:39:3786:51|*Input pend_id_addr8[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3787:39:3787:51|*Input pend_id_addr9[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3788:39:3788:52|*Input pend_id_addr10[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3789:39:3789:52|*Input pend_id_addr11[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3790:39:3790:52|*Input pend_id_addr12[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3791:39:3791:52|*Input pend_id_addr13[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3792:39:3792:52|*Input pend_id_addr14[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3793:39:3793:52|*Input pend_id_addr15[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3795:39:3795:49|*Input pend_id_en0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3796:39:3796:49|*Input pend_id_en1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3797:39:3797:49|*Input pend_id_en2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3798:39:3798:49|*Input pend_id_en3 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3799:39:3799:49|*Input pend_id_en4 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3800:39:3800:49|*Input pend_id_en5 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3801:39:3801:49|*Input pend_id_en6 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3802:39:3802:49|*Input pend_id_en7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3803:39:3803:49|*Input pend_id_en8 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3804:39:3804:49|*Input pend_id_en9 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3805:39:3805:50|*Input pend_id_en10 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3806:39:3806:50|*Input pend_id_en11 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3807:39:3807:50|*Input pend_id_en12 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3808:39:3808:50|*Input pend_id_en13 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3809:39:3809:50|*Input pend_id_en14 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3810:39:3810:50|*Input pend_id_en15 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3813:39:3813:52|*Input outstnd_waddr0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3814:39:3814:52|*Input outstnd_waddr1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3815:39:3815:52|*Input outstnd_waddr2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3816:39:3816:52|*Input outstnd_waddr3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3817:39:3817:52|*Input outstnd_waddr4[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3818:39:3818:52|*Input outstnd_waddr5[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3819:39:3819:52|*Input outstnd_waddr6[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3820:39:3820:52|*Input outstnd_waddr7[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3821:39:3821:52|*Input outstnd_waddr8[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3822:39:3822:52|*Input outstnd_waddr9[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3823:39:3823:53|*Input outstnd_waddr10[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3824:39:3824:53|*Input outstnd_waddr11[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3825:39:3825:53|*Input outstnd_waddr12[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3826:39:3826:53|*Input outstnd_waddr13[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3827:39:3827:53|*Input outstnd_waddr14[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3828:39:3828:53|*Input outstnd_waddr15[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3830:39:3830:55|*Input outstnd_waddr_en0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3831:39:3831:55|*Input outstnd_waddr_en1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3832:39:3832:55|*Input outstnd_waddr_en2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3833:39:3833:55|*Input outstnd_waddr_en3 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3834:39:3834:55|*Input outstnd_waddr_en4 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3835:39:3835:55|*Input outstnd_waddr_en5 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3836:39:3836:55|*Input outstnd_waddr_en6 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3837:39:3837:55|*Input outstnd_waddr_en7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3838:39:3838:55|*Input outstnd_waddr_en8 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3839:39:3839:55|*Input outstnd_waddr_en9 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3840:39:3840:56|*Input outstnd_waddr_en10 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3841:39:3841:56|*Input outstnd_waddr_en11 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3842:39:3842:56|*Input outstnd_waddr_en12 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3843:39:3843:56|*Input outstnd_waddr_en13 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3844:39:3844:56|*Input outstnd_waddr_en14 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3845:39:3845:56|*Input outstnd_waddr_en15 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3605:39:3605:49|*Input BID_IM3_int[3] to expression [buf] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on axi_matrix_m_Z5_layer1 .......
Running optimization stage 2 on axi_wresp_channel_Z4_layer1 .......
Running optimization stage 2 on axi_rd_channel_Z3_layer1 .......
Running optimization stage 2 on axi_rdmatrix_16Sto1M_Z2_layer1 .......
@N: CL201 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\Actel\DirectCore\COREAXI\3.2.101\rtl\vlog\core\axi_rdmatrix_16Sto1M.v":611:3:611:8|Trying to extract state machine for register curr_state.
Extracted state machine for register curr_state
State machine has 6 reachable states with original encodings of:
   00000
   01101
   01110
   01111
   10000
   10001
Running optimization stage 2 on top_sb_COREAXI_0_COREAXI_Z1_layer1 .......
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2610:39:2610:46|*Input AWID_MI1[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2611:22:2611:31|*Input AWADDR_MI1[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2612:32:2612:40|*Input AWLEN_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2613:32:2613:41|*Input AWSIZE_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2614:32:2614:42|*Input AWBURST_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2615:32:2615:41|*Input AWLOCK_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2616:32:2616:42|*Input AWCACHE_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2617:32:2617:41|*Input AWPROT_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2618:32:2618:42|*Input AWVALID_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2620:39:2620:45|*Input WID_MI1[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2621:32:2621:40|*Input WDATA_MI1[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2622:32:2622:40|*Input WSTRB_MI1[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2623:32:2623:40|*Input WLAST_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2624:32:2624:41|*Input WVALID_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2010:33:2010:42|*Input BREADY_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2626:39:2626:46|*Input ARID_MI1[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2627:21:2627:30|*Input ARADDR_MI1[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2628:31:2628:39|*Input ARLEN_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2629:31:2629:40|*Input ARSIZE_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2630:31:2630:41|*Input ARBURST_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2631:31:2631:40|*Input ARLOCK_MI1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2632:31:2632:41|*Input ARCACHE_MI1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2633:31:2633:40|*Input ARPROT_MI1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2634:31:2634:41|*Input ARVALID_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2014:33:2014:42|*Input RREADY_MI1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2647:39:2647:46|*Input AWID_MI2[5:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2648:22:2648:31|*Input AWADDR_MI2[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2649:32:2649:40|*Input AWLEN_MI2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2650:32:2650:41|*Input AWSIZE_MI2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2651:32:2651:42|*Input AWBURST_MI2[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2652:32:2652:41|*Input AWLOCK_MI2[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2653:32:2653:42|*Input AWCACHE_MI2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\component\work\top_sb\COREAXI_0\rtl\vlog\core\coreaxi.v":2654:32:2654:41|*Input AWPROT_MI2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

Only the first 100 messages of id 'CL156' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_compiler.srr -id CL156' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL156} -count unlimited' in the Tcl shell.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 132MB peak: 136MB)


Process completed successfully.
# Tue Sep  7 12:44:43 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\synwork\layer0.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  7 12:44:44 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:18s realtime, 0h:00m:17s cputime

Process completed successfully.
# Tue Sep  7 12:44:44 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
File C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\syn_nfilter.exe changed - recompiling
File C:\Users\Andre\Desktop\github\HARSH\fpga_soc\synthesis\synwork\top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 148MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep  7 12:44:46 2021

###########################################################]
Premap Report

# Tue Sep  7 12:44:47 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

Reading constraint file: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\synthesis.fdc
@L: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top_scck.rpt 
See clock summary report "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 184MB peak: 184MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 188MB)

@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5713:4:5713:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5654:4:5654:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5595:4:5595:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5536:4:5536:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5477:4:5477:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5300:4:5300:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5241:4:5241:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5182:4:5182:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5123:4:5123:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5064:4:5064:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5005:4:5005:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4946:4:4946:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4887:4:4887:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5418:4:5418:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4828:4:4828:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance top_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance top_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_5 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_5 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_6 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_6 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_7 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_7 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_8 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_8 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_9 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_9 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3196:29:3196:45|Tristate driver ARADDR_IS12_10 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARADDR_IS12_10 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_0_1_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4543:4:4543:16|Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4618:4:4618:16|Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4693:4:4693:16|Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1721:3:1721:8|Removing sequential instance genblk5\.pending_wr1[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1912:3:1912:8|Removing sequential instance genblk9\.pending_wr2[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2104:3:2104:8|Removing sequential instance genblk13\.pending_wr3[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HSEL_d_xhdl12 (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HREADY_d_xhdl15 (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2895:3:2895:8|Removing sequential instance mst_rd_inprog (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2910:3:2910:8|Removing sequential instance mst_wr_inprog (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":1011:4:1011:5|Removing sequential instance w_valid_d (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr.vhd":272:8:272:9|Removing sequential instance D_REQ (in view: coresdr_axi_lib.CORESDR_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing sequential instance genblk1\.MST_RDGNT_NUM[0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":502:3:502:8|Removing sequential instance rd_wen_flag (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":524:3:524:8|Removing sequential instance rd_ren_flag (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":3880:3:3880:8|Removing sequential instance pending_id_wraddr_gnt[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":5039:3:5039:8|Removing sequential instance outstnd_wraddr_gnt[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4769:4:4769:15|Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16_1_1_0_1024_0_0_0_0(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2236:9:2236:14|Removing sequential instance genblk8\.BID_M[3:0] (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2179:9:2179:14|Removing sequential instance genblk8\.RRESP_M[1:0] (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance genblk1\.AWLOCK_S[1:0] (in view: COREAXI_LIB.axi_slave_stage_Z17_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":556:9:556:14|Removing sequential instance genblk1\.WLAST_S (in view: COREAXI_LIB.axi_slave_stage_Z17_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance genblk1\.ARLOCK_S[1:0] (in view: COREAXI_LIB.axi_slave_stage_Z17_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance INIT_DONE_int (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSEL_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HREADY_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2208:9:2208:14|Removing sequential instance genblk8\.RRESP_M_int[1:0] (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":922:8:922:9|Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":908:8:908:9|Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":922:8:922:9|Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0_1(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":908:8:908:9|Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance release_sdif3_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance release_sdif2_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Removing sequential instance release_sdif1_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Removing sequential instance release_sdif0_core (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Removing sequential instance ddr_settled (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance AWLOCK_IS[1:0] (in view: COREAXI_LIB.axi_wrmatrix_4Mto1S_Z9_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing sequential instance ARLOCK_IS[1:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wd_channel.v":465:3:465:8|Removing sequential instance genblk5\.WLAST_IS (in view: COREAXI_LIB.axi_wd_channel_Z11_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":770:8:770:9|Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_0(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance genblk1\.AWLOCK_IS_int[1:0] (in view: COREAXI_LIB.axi_wrmatrix_4Mto1S_Z9_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing sequential instance genblk1\.ARLOCK_IS_int[1:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":770:8:770:9|Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":593:3:593:8|Removing sequential instance RRESP_IM[1:0] (in view: COREAXI_LIB.axi_rdmatrix_16Sto1M_Z2_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP_work_top_rtl_0layer0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd":3751:0:3751:7|Removing instance FABOSC_0 (in view: work.top_sb(rtl)) of type view:work.top_sb_FABOSC_0_OSC(def_arch) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2138:3:2138:8|Removing sequential instance WLAST_MI (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN114 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\fabosc_0\top_sb_fabosc_0_osc.vhd":52:4:52:19|Removing instance I_RCOSC_25_50MHZ (in view: work.top_sb_FABOSC_0_OSC(def_arch)) of black box view:work.RCOSC_25_50MHZ(def_arch) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1439:9:1439:14|Removing sequential instance genblk4\.WLAST_M_INPFF1 (in view: COREAXI_LIB.axi_master_stage_Z16_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=31 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 227MB peak: 227MB)



Clock Summary
******************

          Start                                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                                        Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------
0 -       System                                       100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                             
0 -       top_sb_CCC_0_FCCC|GL2_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     3235 
=============================================================================================================================



Clock Load Summary
***********************

                                             Clock     Source                               Clock Pin                            Non-clock Pin     Non-clock Pin                  
Clock                                        Load      Pin                                  Seq Example                          Seq Example       Comb Example                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                       0         -                                    -                                    -                 -                              
                                                                                                                                                                                  
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     3235      top_sb_0.CCC_0.CCC_INST.GL2(CCC)     top_sb_0.MSS_SMC_0.R_VALID_reg.C     -                 top_sb_0.CCC_0.GL2_INST.I(BUFG)
==================================================================================================================================================================================

@W: MT530 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock which controls 3235 sequential elements including top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 228MB peak: 228MB)

Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine current_state[0:7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine axi_current_state[0:5] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX_32_32_32_64_0_0(translated))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine axi_wstrb[0:25] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX_32_32_32_64_0_0(translated))
original code -> new code
   00000000 -> 00000000000000000000000001
   00000001 -> 00000000000000000000000010
   00000010 -> 00000000000000000000000100
   00000011 -> 00000000000000000000001000
   00000100 -> 00000000000000000000010000
   00000110 -> 00000000000000000000100000
   00001000 -> 00000000000000000001000000
   00001100 -> 00000000000000000010000000
   00001111 -> 00000000000000000100000000
   00010000 -> 00000000000000001000000000
   00011000 -> 00000000000000010000000000
   00011110 -> 00000000000000100000000000
   00100000 -> 00000000000001000000000000
   00110000 -> 00000000000010000000000000
   00111100 -> 00000000000100000000000000
   01000000 -> 00000000001000000000000000
   01100000 -> 00000000010000000000000000
   01111000 -> 00000000100000000000000000
   10000000 -> 00000001000000000000000000
   11000000 -> 00000010000000000000000000
   11100000 -> 00000100000000000000000000
   11110000 -> 00001000000000000000000000
   11111000 -> 00010000000000000000000000
   11111100 -> 00100000000000000000000000
   11111110 -> 01000000000000000000000000
   11111111 -> 10000000000000000000000000
Encoding state machine curr_state[5:0] (in view: COREAXI_LIB.axi_rdmatrix_16Sto1M_Z2_layer1(verilog))
original code -> new code
   00000 -> 000001
   01101 -> 000010
   01110 -> 000100
   01111 -> 001000
   10000 -> 010000
   10001 -> 100000
Encoding state machine wr_curr_state[9:0] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   1010 -> 0001000000
   1011 -> 0010000000
   1100 -> 0100000000
   1101 -> 1000000000
Encoding state machine rd_curr_state[13:0] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
Encoding state machine axi_state[0:9] (in view: coresdr_axi_lib.CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0(trans))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 229MB peak: 229MB)


Finished constraint checker (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 235MB peak: 235MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 137MB peak: 235MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Tue Sep  7 12:44:53 2021

###########################################################]
Map & Optimize Report

# Tue Sep  7 12:44:54 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 129MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 129MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 189MB peak: 189MB)

@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3233:39:3233:56|Tristate driver ARVALID_IS15 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARVALID_IS15 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3232:39:3232:55|Tristate driver ARPROT_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3232:39:3232:55|Tristate driver ARPROT_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3232:39:3232:55|Tristate driver ARPROT_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARPROT_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_3 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3231:39:3231:56|Tristate driver ARCACHE_IS15_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARCACHE_IS15_4 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3230:39:3230:55|Tristate driver ARLOCK_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARLOCK_IS15_1 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_interconnect_ntom.v":3230:39:3230:55|Tristate driver ARLOCK_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) on net ARLOCK_IS15_2 (in view: COREAXI_LIB.axi_interconnect_ntom_Z6_layer1(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":553:8:553:9|Removing sequential instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sm1_areset_n_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":781:8:781:9|Removing sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":3992:3:3992:8|Removing sequential instance genblk61\.cnt0_outstndg[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2676:3:2676:8|Removing sequential instance genblk29\.cnt0_id[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2104:3:2104:8|Removing sequential instance genblk13\.cnt3[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1912:3:1912:8|Removing sequential instance genblk9\.cnt2[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1721:3:1721:8|Removing sequential instance genblk5\.cnt1[31:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":3992:3:3992:8|Removing sequential instance genblk61\.outstnd_wr0_waddr[15:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2676:3:2676:8|Removing sequential instance genblk29\.pending_id_wr0_waddr[15:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":3992:3:3992:8|Removing sequential instance genblk61\.outstnd_wr0[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2676:3:2676:8|Removing sequential instance genblk29\.pending_id_wr0[3:0] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":2026:3:2026:8|Removing sequential instance inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.SLAVE_SELECT_WADDRCH_M_r[16:12] (in view: COREAXI_LIB.axi_matrix_s_Z15_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2309:3:2309:8|Removing sequential instance genblk3\.master_stage0.genblk10\.AWID_msb_lat[7:0] (in view: COREAXI_LIB.top_sb_COREAXI_0_COREAXI_Z1_layer1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2447:3:2447:8|Removing sequential instance genblk3\.master_stage0.ID_cnt[31:0] (in view: COREAXI_LIB.top_sb_COREAXI_0_COREAXI_Z1_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_2 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_1 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_1. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":1810:6:1810:9|Found ROM SLAVE_SELECT_RADDRCH_M_cnst[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) with 16 words by 5 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_3(rtl)) with 1 words by 6 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_2(rtl)) with 1 words by 6 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_1(rtl)) with 1 words by 6 bits.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2_14_0(rtl)) with 1 words by 6 bits.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\synchronizer_ahbtoaxi.vhd":78:6:78:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_2[1:0] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_1[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":502:3:502:8|Removing sequential instance rd_wdcntr[3:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":524:3:524:8|Removing sequential instance rd_rdcntr[3:0] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":2009:3:2009:8|Removing sequential instance SLAVE_SELECT_RADDRCH_M_r[16:12] (in view: COREAXI_LIB.axi_rdmatrix_4Mto1S_Z14_layer1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 200MB)

Encoding state machine COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[5:0] (in view: work.top_sb(rtl))
original code -> new code
   00000 -> 000001
   01101 -> 000010
   01110 -> 000100
   01111 -> 001000
   10000 -> 010000
   10001 -> 100000
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[4] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[3] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_16sto1m.v":611:3:611:8|Register bit COREAXI_0.genblk2\.u_interconnect_ntom.inst_matrix_m0.inst_rd_channel.inst_rdmatrix_16Sto1M.curr_state[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO230 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Found up-down counter in view:work.top_sb(rtl) instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.cnt0[31:0]  
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.AWSIZE_S[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance COREAXI_0.genblk23\.slave_stage16.genblk1\.ARSIZE_S[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2654:3:2654:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.pending_wraddr_gnt[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":2654:3:2654:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.pending_wraddr_gnt[1] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWSIZE_IS[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWSIZE_IS_int[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.AWSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.ARLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.AWLOCK_M_INPFF1[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1647:9:1647:14|Register bit COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_pulse[1] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2236:9:2236:14|Sequential instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk8.BRESP_M[1] is reduced to a combinational gate by constant propagation.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk3.master_stage0.genblk4.ARLEN_M_INPFF1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine current_state[0:7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HTRANS_d_xhdl16[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HTRANS_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|RAM U_WRCH_RAM.mem2[63:32] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|RAM U_WRCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":358:57:359:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":348:44:348:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX_32_64_32(translated))
Encoding state machine axi_current_state[0:5] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX_32_32_32_64_0_0(translated))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine axi_wstrb[0:25] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX_32_32_32_64_0_0(translated))
original code -> new code
   00000000 -> 00000000000000000000000001
   00000001 -> 00000000000000000000000010
   00000010 -> 00000000000000000000000100
   00000011 -> 00000000000000000000001000
   00000100 -> 00000000000000000000010000
   00000110 -> 00000000000000000000100000
   00001000 -> 00000000000000000001000000
   00001100 -> 00000000000000000010000000
   00001111 -> 00000000000000000100000000
   00010000 -> 00000000000000001000000000
   00011000 -> 00000000000000010000000000
   00011110 -> 00000000000000100000000000
   00100000 -> 00000000000001000000000000
   00110000 -> 00000000000010000000000000
   00111100 -> 00000000000100000000000000
   01000000 -> 00000000001000000000000000
   01100000 -> 00000000010000000000000000
   01111000 -> 00000000100000000000000000
   10000000 -> 00000001000000000000000000
   11000000 -> 00000010000000000000000000
   11100000 -> 00000100000000000000000000
   11110000 -> 00001000000000000000000000
   11111000 -> 00010000000000000000000000
   11111100 -> 00100000000000000000000000
   11111110 -> 01000000000000000000000000
   11111111 -> 10000000000000000000000000
@N: FX403 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|Property "block_ram" or "no_rw_check" found for RAM U_RDCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|RAM U_RDCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":313:57:314:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":303:44:303:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX_32_64_32(translated))
Encoding state machine wr_curr_state[9:0] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   1010 -> 0001000000
   1011 -> 0010000000
   1100 -> 0100000000
   1101 -> 1000000000
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[7] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[8] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[9] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[3] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[4] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":258:3:258:8|Removing sequential instance wr_curr_state[5] (in view: COREAXI_LIB.axi_WA_ARBITER_Z8_layer1(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_wa_channel.genblk1.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine rd_curr_state[13:0] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog))
original code -> new code
   0000 -> 00000000000001
   0001 -> 00000000000010
   0010 -> 00000000000100
   0011 -> 00000000001000
   0100 -> 00000000010000
   0101 -> 00000000100000
   0110 -> 00000001000000
   0111 -> 00000010000000
   1000 -> 00000100000000
   1001 -> 00001000000000
   1010 -> 00010000000000
   1011 -> 00100000000000
   1100 -> 01000000000000
   1101 -> 10000000000000
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Sequential instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.rd_curr_state[9] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[11] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[12] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[13] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[3] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[4] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":258:3:258:8|Removing sequential instance rd_curr_state[5] (in view: COREAXI_LIB.axi_RA_ARBITER_Z13_layer1(verilog)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[3] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[2] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1.AR_MASGNT_MI[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine axi_state[0:9] (in view: coresdr_axi_lib.CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0(trans))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Register bit B_SIZE_reg[3] (in view view:coresdr_axi_lib.CORESDR_AXI_19_3_10_13_2_4_16_5_2_2_2_8_8_2_2_2_10000_390_0_0(trans)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[9] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[8] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[7] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[6] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[5] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[4] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[3] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[2] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[1] (in view view:coresdr_axi_lib.fastinit_31_3_10_13_2_4(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_shift[0] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_req because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.0\.un1_line_i_0 (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.1\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.2\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@N: MF179 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 16 by 16 bit equality operator ('==') cmd_p\.3\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl))
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[5] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank_2_14(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@W: MO160 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":95:4:95:5|Register bit line[13] (in view view:coresdr_axi_lib.openbank_2_14(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[4] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[3] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[2] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 
@W: MO171 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.ras_shift[1] is reduced to a combinational gate by constant propagation. 

Starting factoring (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 211MB peak: 271MB)

@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance U_AHBAccCntrl.HSIZE_undef_d[2] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI_19_32_32_32_64_0_0(translated)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1388:6:1388:7|Removing sequential instance U_AXIAccCntrl.latch_wr_resp[1] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI_19_32_32_32_64_0_0(translated)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.3.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.0.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.1.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":238:4:238:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.openbank_gen.2.openbank_r1_i.rc_shift[8] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.cke. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":432:4:432:5|Removing sequential instance bcount[3] (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr.vhd":256:8:256:9|Removing sequential instance SA[13] (in view: coresdr_axi_lib.CORESDR_work_top_rtl_0layer0(rtl)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.genblk1.ARLEN_IS_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.genblk20.inst_matrix_S16.inst_ra_channel.genblk1.inst_rdmatrix_4Mto1S.ARLEN_IS[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[1] because it is equivalent to instance top_sb_0.COREAXI_0.genblk23.slave_stage16.genblk1.ARLEN_S[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.ARADDR_IS[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":556:3:556:8|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.ARSIZE_IS[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.genblk1\.ARADDR_IS_int[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_rdmatrix_4mto1s.v":621:9:621:14|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.genblk1\.ARSIZE_IS_int[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[0] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance COREAXI_0.genblk3\.master_stage0.genblk4\.ARSIZE_M_INPFF1[2] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wa_arbiter.v":266:4:266:9|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.UWA_ARBITER.wr_owner_r[1] (in view: work.top_sb(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_ra_arbiter.v":222:7:222:12|Removing sequential instance COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_ra_channel.genblk1\.inst_rdmatrix_4Mto1S.URA_ARBITER0.genblk1\.AR_MASGNT_MI[1] (in view: work.top_sb(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:09s; Memory used current: 229MB peak: 271MB)

@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HSIZE_sync[2] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HSIZE_d_xhdl17[2] (in view: work.top(rtl)) because it does not drive other instances.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wresp_channel.v":600:3:600:8|Removing instance top_sb_0.COREAXI_0.genblk2.u_interconnect_ntom.inst_matrix_m0.inst_wresp_channel.BRESP_IM[0] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[3] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.wshift[7] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.rshift[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[10] (in view: coresdr_axi_lib.fastsdram_31_3_10_14_2_4(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":291:6:291:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":291:6:291:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wr_resp_reg[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":459:6:459:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state[3] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1388:6:1388:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.latch_wr_resp[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":2236:9:2236:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk8\.BRESP_M[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1549:9:1549:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_INPFF1[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1647:9:1647:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.BRESP_M_pulse[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Removing sequential instance top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) because it does not drive other instances.
@A: BN291 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Boundary register top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 233MB peak: 271MB)

@W: BN132 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6] (in view: work.top(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:12s; Memory used current: 233MB peak: 271MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 235MB peak: 271MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:16s; Memory used current: 235MB peak: 271MB)

@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[9] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[8] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[5] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[4] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[13] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_matrix_s.v":1527:3:1527:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.genblk1\.pending_wr0_waddr[12] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":588:6:588:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.axi_wstrb[25] (in view: work.top(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:19s; CPU Time elapsed 0h:00m:18s; Memory used current: 235MB peak: 271MB)


Finished technology mapping (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 283MB peak: 283MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:20s		   -15.04ns		3573 /      2629
   2		0h:00m:20s		   -14.93ns		3391 /      2629
@N: FX271 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\top_sb.vhd":2730:0:2730:14|Replicating instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.m58_N_6_i (in view: work.top(rtl)) with 40 loads 3 times to improve timing.
@N: FX271 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahblite\5.5.101\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Replicating instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel (in view: work.top(rtl)) with 74 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   3		0h:00m:22s		   -14.80ns		3398 /      2631
   4		0h:00m:22s		   -13.23ns		3399 /      2631
   5		0h:00m:22s		   -13.11ns		3400 /      2631
@N: FX271 :|Replicating instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.m58 (in view: work.top(rtl)) with 41 loads 2 times to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:23s		   -13.31ns		3403 /      2631
   7		0h:00m:23s		   -12.60ns		3406 /      2631
   8		0h:00m:23s		   -13.05ns		3407 /      2631
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":629:9:629:14|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.genblk1\.AWADDR_IS_int[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.AWADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_master_stage.v":1296:9:1296:14|Removing sequential instance top_sb_0.COREAXI_0.genblk3\.master_stage0.genblk4\.ARADDR_M_INPFF1[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.ARADDR_S[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_slave_stage.v":499:9:499:14|Removing sequential instance top_sb_0.COREAXI_0.genblk23\.slave_stage16.genblk1\.AWADDR_S[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreaxi\3.2.101\rtl\vlog\core\axi_wrmatrix_4mto1s.v":582:3:582:8|Removing sequential instance top_sb_0.COREAXI_0.genblk2\.u_interconnect_ntom.genblk20\.inst_matrix_S16.inst_wa_channel.genblk1\.inst_wrmatrix_4Mto1S.AWADDR_IS[30] (in view: work.top(rtl)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synlog\top_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: FP130 |Promoting Net top_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_823 
@N: FP130 |Promoting Net top_sb_0.COREAHBLTOAXI_0.reset_sync_1_arst_0 on CLKINT  I_824 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 287MB peak: 287MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:25s; Memory used current: 287MB peak: 287MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2603 clock pin(s) of sequential element(s)
0 instances converted, 2603 sequential instances remain driven by gated/generated clocks

======================================================================= Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance                Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_sb_0.CCC_0.CCC_INST     CCC                    2603       top_sb_0.MSS_SMC_0.R_VALID     No gated clock conversion method for cell cell:ACG4.SLE
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:26s; Memory used current: 247MB peak: 287MB)

Writing Analyst data base C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\synwork\top_m.srm
Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":506:6:506:9|Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
1) instance HREADYOUT_iv (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist)), output net HREADYOUT_iv_RNIG6UE (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist))
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un13_valid_ahbcmd_rd_undef
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/D
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1 (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/Y
    net        top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.HREADYOUT_iv_RNIG6UE
End of loops

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:27s; Memory used current: 276MB peak: 287MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\synthesis\top_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:28s; Memory used current: 279MB peak: 287MB)


Start final timing analysis (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:29s; Memory used current: 273MB peak: 287MB)

Warning: Found 1 combinational loops!
@W: BN137 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":506:6:506:9|Found combinational loop during mapping at net top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
1) instance HREADYOUT_iv (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist)), output net HREADYOUT_iv_RNIG6UE (in view: work.CoreAHBLtoAXI_AHBAccessControlHX_32_32_0_0(netlist))
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIG6UE
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un13_valid_ahbcmd_rd_undef
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/D
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1 (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1/Y
    net        top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1
    input  pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/B
    instance   top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv (cell CFG4)
    output pin top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv/Y
    net        top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.HREADYOUT_iv_RNIG6UE
End of loops
@W: MT246 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\osc_0\top_sb_osc_0_osc.vhd":36:4:36:11|Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\sidney&viviane\documents\andre\github\harsh-payload\fpga_soc\component\work\top_sb\ccc_0\top_sb_ccc_0_fccc.vhd":106:4:106:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net top_sb_0.CCC_0.GL2_net.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Sep  7 12:45:25 2021
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -9.768

                                             Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     100.0 MHz     50.6 MHz      10.000        19.768        -9.768     inferred     Inferred_clkgroup_0
System                                       100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                    System                                    |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
top_sb_CCC_0_FCCC|GL2_net_inferred_clock  top_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      -9.768  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_sb_CCC_0_FCCC|GL2_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                          Starting                                                                                                                             Arrival           
Instance                                                                  Reference                                    Type        Pin                      Net                                                Time        Slack 
                                                                          Clock                                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BRESP_HRESP0[1]        top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]     4.945       -9.768
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[29]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[29]     3.830       -9.194
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[30]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[30]     3.857       -9.157
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BRESP_HRESP0[0]        top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[0]     4.343       -9.088
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[31]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]     3.837       -8.503
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_RDATA_HRDATA01[28]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[28]     4.105       -8.369
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_025     F_BVALID                 top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HLOCK         3.969       -8.139
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_fast     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        masterRegAddrSel_fast                              0.108       -5.726
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29]              top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        regHADDR[29]                                       0.108       -5.269
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30]              top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        regHADDR[30]                                       0.108       -5.180
=================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                         Required           
Instance                                                     Reference                                    Type     Pin     Net                Time         Slack 
                                                             Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3]        top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       SUM_N_8_i          9.745        -9.768
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]        top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      D       SUM_1[4]           9.745        -9.726
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[0]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[1]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[2]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[3]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[4]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[5]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[6]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[7]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      m58_N_6_i_fast     9.662        -9.378
=================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.513
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.768

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_56_i                                                                                               Net         -                     -       1.110     -            12        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        D                     In      -         11.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.317     11.770 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         12.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.096 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.215 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.541 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.789 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.938 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         15.055 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.220 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.338 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.664 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.913 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.136 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.384 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.711 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        D                     In      -         18.525 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        Y                     Out     0.326     18.851 r     -         
SUM_N_4                                                                                              Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        B                     In      -         19.100 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        Y                     Out     0.165     19.264 r     -         
SUM_N_8_i                                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3]                                                SLE         D                     In      -         19.513 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.768 is 8.628(43.6%) logic and 11.140(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.471
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.726

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_56_i                                                                                               Net         -                     -       1.110     -            12        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        D                     In      -         11.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.317     11.770 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         12.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.096 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.215 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.541 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.789 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.938 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         15.055 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.220 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.338 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.664 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.913 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.136 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.384 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.711 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        C                     In      -         18.525 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        Y                     Out     0.226     18.751 f     -         
SUM_1_1[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        C                     In      -         18.999 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        Y                     Out     0.223     19.222 r     -         
SUM_1[4]                                                                                             Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]                                                SLE         D                     In      -         19.471 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.726 is 8.586(43.5%) logic and 11.140(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.691

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_58_i                                                                                               Net         -                     -       1.127     -            14        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        C                     In      -         11.470 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.223     11.693 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         11.941 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.019 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.137 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.463 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.712 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.860 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         14.977 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.142 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.261 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.587 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.835 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.058 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.307 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.633 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        D                     In      -         18.448 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m6_i                                  CFG4        Y                     Out     0.326     18.774 r     -         
SUM_N_4                                                                                              Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        B                     In      -         19.022 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_N_8_i                                 CFG4        Y                     Out     0.165     19.187 r     -         
SUM_N_8_i                                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3]                                                SLE         D                     In      -         19.435 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.691 is 8.534(43.3%) logic and 11.157(56.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.175
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.825

    - Propagation time:                      19.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.668

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIP56F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_56_i                                                                                               Net         -                     -       1.110     -            12        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        D                     In      -         11.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.317     11.770 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         12.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.096 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.215 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.541 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.789 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.938 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIL22VG_0                                       CFG4        B                     In      -         15.055 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNIL22VG_0                                       CFG4        Y                     Out     0.165     15.220 r     -         
valid_ahbcmd_undef                                                                                   Net         -                     -       0.896     -            6         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1_N_3L3                          CFG4        D                     In      -         16.115 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1_N_3L3                          CFG4        Y                     Out     0.326     16.441 f     -         
burst_count_load_xhdl37_1_iv_1_1                                                                     Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1                                CFG4        C                     In      -         16.690 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_load_xhdl37_1_iv_1                                CFG4        Y                     Out     0.210     16.899 f     -         
burst_count_load_xhdl37_1_iv_1_0                                                                     Net         -                     -       1.017     -            9         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m5                                    CFG4        D                     In      -         17.917 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_m5                                    CFG4        Y                     Out     0.288     18.204 f     -         
SUM_1_0[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        D                     In      -         18.453 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        Y                     Out     0.317     18.770 r     -         
SUM_1_1[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        C                     In      -         19.019 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        Y                     Out     0.226     19.244 f     -         
SUM_1[4]                                                                                             Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]                                                SLE         D                     In      -         19.493 f     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.668 is 8.548(43.5%) logic and 11.120(56.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      19.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.649

    Number of logic level(s):                14
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_BRESP_HRESP0[1]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] / D
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                   Pin                   Pin               Arrival      No. of    
Name                                                                                                 Type        Name                  Dir     Delay     Time         Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                 MSS_025     F_BRESP_HRESP0[1]     Out     4.945     4.945 f      -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]                                                       Net         -                     -       0.815     -            4         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        D                     In      -         5.760 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_rep1_RNIP56D1                       CFG4        Y                     Out     0.288     6.047 f      -         
masterRegAddrSel_rep1_RNIP56D1                                                                       Net         -                     -       0.745     -            3         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        D                     In      -         6.793 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNI9K173[28]                           CFG4        Y                     Out     0.288     7.080 f      -         
xhdl1221[10]                                                                                         Net         -                     -       0.977     -            9         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        B                     In      -         8.057 f      -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNI9BVG3[0]     CFG4        Y                     Out     0.164     8.221 f      -         
CoreAHBLite_0_AHBmslave10_HSELx                                                                      Net         -                     -       1.834     -            79        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        D                     In      -         10.055 f     -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.MASTERADDRINPROG_i_0_0_RNIQ66F4[0]     CFG4        Y                     Out     0.288     10.343 f     -         
N_58_i                                                                                               Net         -                     -       1.127     -            14        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        C                     In      -         11.470 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.g0_4                                                          CFG4        Y                     Out     0.223     11.693 r     -         
g0_4                                                                                                 Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        A                     In      -         11.941 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.077     12.019 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        D                     In      -         13.137 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_1                                                CFG4        Y                     Out     0.326     13.463 f     -         
HREADYOUT_iv_1                                                                                       Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        B                     In      -         13.712 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv                                                  CFG4        Y                     Out     0.148     13.860 r     -         
HREADYOUT_iv_RNIG6UE                                                                                 Net         -                     -       1.117     -            18        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        B                     In      -         14.977 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HREADYOUT_iv_RNI0KKCU                                         CFG4        Y                     Out     0.165     15.142 r     -         
un13_valid_ahbcmd_rd_undef                                                                           Net         -                     -       1.119     -            13        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        D                     In      -         16.261 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1_N_2L1                                     CFG4        Y                     Out     0.326     16.587 f     -         
un1_burst_num_r_1_1_N_2L1                                                                            Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        C                     In      -         16.835 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1_1[4]                                        CFG4        Y                     Out     0.223     17.058 r     -         
un1_burst_num_r_1_1[4]                                                                               Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        D                     In      -         17.307 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_1[4]                                          CFG4        Y                     Out     0.326     17.633 r     -         
un1_burst_num_r_1[4]                                                                                 Net         -                     -       0.815     -            4         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        C                     In      -         18.448 r     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1_1_0[4]                              CFG4        Y                     Out     0.226     18.673 f     -         
SUM_1_1[4]                                                                                           Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        C                     In      -         18.922 f     -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.un1_burst_num_r_2_1.SUM_1[4]                                  CFG4        Y                     Out     0.223     19.145 r     -         
SUM_1[4]                                                                                             Net         -                     -       0.248     -            1         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4]                                                SLE         D                     In      -         19.393 r     -         
================================================================================================================================================================================
Total path delay (propagation time + setup) of 19.649 is 8.492(43.2%) logic and 11.157(56.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                Arrival          
Instance                    Reference     Type       Pin        Net                                 Time        Slack
                            Clock                                                                                    
---------------------------------------------------------------------------------------------------------------------
top_sb_0.OSC_0.I_XTLOSC     System        XTLOSC     CLKOUT     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     0.000       8.883
=====================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                              Required          
Instance                    Reference     Type     Pin        Net                                 Time         Slack
                            Clock                                                                                   
--------------------------------------------------------------------------------------------------------------------
top_sb_0.CCC_0.CCC_INST     System        CCC      XTLOSC     OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     10.000       8.883
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          top_sb_0.OSC_0.I_XTLOSC / CLKOUT
    Ending point:                            top_sb_0.CCC_0.CCC_INST / XTLOSC
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin        Pin               Arrival     No. of    
Name                                Type       Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
top_sb_0.OSC_0.I_XTLOSC             XTLOSC     CLKOUT     Out     0.000     0.000 r     -         
OSC_0_XTLOSC_CCC_OUT_XTLOSC_CCC     Net        -          -       1.117     -           1         
top_sb_0.CCC_0.CCC_INST             CCC        XTLOSC     In      -         1.117 r     -         
==================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:29s; Memory used current: 274MB peak: 287MB)


Finished timing report (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:29s; Memory used current: 274MB peak: 287MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: m2s025vf400std
Cell usage:
CCC             1 use
CLKINT          3 uses
MSS_025         1 use
SYSRESET        1 use
XTLOSC          1 use
CFG1           13 uses
CFG2           547 uses
CFG3           686 uses
CFG4           1241 uses

Carry cells:
ARI1            337 uses - used for arithmetic functions


Sequential Cells: 
SLE            2584 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 76
I/O primitives: 74
BIBUF          41 uses
INBUF          3 uses
OUTBUF         26 uses
TRIBUFF        4 uses


Global Clock Buffers: 3

RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 6 of 34 (17%)

Total LUTs:    2824

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 216; LUTs = 216;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2584 + 216 + 0 + 0 = 2800;
Total number of LUTs after P&R:  2824 + 216 + 0 + 0 = 3040;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 84MB peak: 287MB)

Process took 0h:00m:31s realtime, 0h:00m:30s cputime
# Tue Sep  7 12:45:25 2021

###########################################################]
