// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="txBuildGrid_txBuildGrid,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.324000,HLS_SYN_LAT=2,HLS_SYN_TPT=1,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=699,HLS_SYN_LUT=1606,HLS_VERSION=2022_2}" *)

module txBuildGrid (
        ap_clk,
        ap_rst_n,
        pdschIn_TDATA,
        pdschIn_TVALID,
        pdschIn_TREADY,
        pdschIn_TKEEP,
        pdschIn_TSTRB,
        pdschIn_TLAST,
        ssbIn_TDATA,
        ssbIn_TVALID,
        ssbIn_TREADY,
        ssbIn_TKEEP,
        ssbIn_TSTRB,
        ssbIn_TLAST,
        gridOut_TDATA,
        gridOut_TVALID,
        gridOut_TREADY,
        gridOut_TKEEP,
        gridOut_TSTRB,
        gridOut_TLAST,
        s_axi_BUS_A_AWVALID,
        s_axi_BUS_A_AWREADY,
        s_axi_BUS_A_AWADDR,
        s_axi_BUS_A_WVALID,
        s_axi_BUS_A_WREADY,
        s_axi_BUS_A_WDATA,
        s_axi_BUS_A_WSTRB,
        s_axi_BUS_A_ARVALID,
        s_axi_BUS_A_ARREADY,
        s_axi_BUS_A_ARADDR,
        s_axi_BUS_A_RVALID,
        s_axi_BUS_A_RREADY,
        s_axi_BUS_A_RDATA,
        s_axi_BUS_A_RRESP,
        s_axi_BUS_A_BVALID,
        s_axi_BUS_A_BREADY,
        s_axi_BUS_A_BRESP
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_BUS_A_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_A_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_BUS_A_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter    ap_const_lv65_0 = 65'd0;





input   ap_clk;
input   ap_rst_n;
input  [71:0] pdschIn_TDATA;
input   pdschIn_TVALID;
output   pdschIn_TREADY;
input  [8:0] pdschIn_TKEEP;
input  [8:0] pdschIn_TSTRB;
input  [0:0] pdschIn_TLAST;
input  [63:0] ssbIn_TDATA;
input   ssbIn_TVALID;
output   ssbIn_TREADY;
input  [7:0] ssbIn_TKEEP;
input  [7:0] ssbIn_TSTRB;
input  [0:0] ssbIn_TLAST;
output  [71:0] gridOut_TDATA;
output   gridOut_TVALID;
input   gridOut_TREADY;
output  [8:0] gridOut_TKEEP;
output  [8:0] gridOut_TSTRB;
output  [0:0] gridOut_TLAST;
input   s_axi_BUS_A_AWVALID;
output   s_axi_BUS_A_AWREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_AWADDR;
input   s_axi_BUS_A_WVALID;
output   s_axi_BUS_A_WREADY;
input  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_WDATA;
input  [C_S_AXI_BUS_A_WSTRB_WIDTH - 1:0] s_axi_BUS_A_WSTRB;
input   s_axi_BUS_A_ARVALID;
output   s_axi_BUS_A_ARREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_ARADDR;
output   s_axi_BUS_A_RVALID;
input   s_axi_BUS_A_RREADY;
output  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_RDATA;
output  [1:0] s_axi_BUS_A_RRESP;
output   s_axi_BUS_A_BVALID;
input   s_axi_BUS_A_BREADY;
output  [1:0] s_axi_BUS_A_BRESP;

 reg    ap_rst_n_inv;
wire   [15:0] dmrsSym1;
wire   [15:0] dmrsSym2;
wire   [15:0] ssbSym1;
wire   [15:0] ssbSym2;
wire   [15:0] numSC;
wire   [15:0] numOFDM;
wire   [15:0] dmrsSpacing;
wire   [15:0] dmrsOffset;
wire   [15:0] ptrsOffset;
wire   [15:0] ssbFirstSC;
wire   [15:0] ssbLastSC;
wire   [0:0] configuredBlock;
reg   [1:0] remD_V;
reg   [1:0] usedD_V;
reg   [0:0] enable_V;
reg   [15:0] ofdmCount_V;
reg   [15:0] dmrsCount_V;
reg   [15:0] ptrsCount_V;
reg   [0:0] last_V;
reg   [15:0] scCount_V;
reg   [15:0] ptrsAlloc_V;
reg   [15:0] dmrsAlloc_V;
reg   [15:0] pdschIn_s_V_5;
reg   [15:0] pdschIn_s_V_3;
reg   [15:0] pdschIn_s_V_4;
reg   [15:0] pdschIn_s_V_2;
reg   [15:0] pdschIn_s_V_1;
reg   [15:0] pdschIn_s_V;
wire   [9:0] dmrs_V_0_address0;
reg    dmrs_V_0_ce0;
wire   [14:0] dmrs_V_0_q0;
wire   [9:0] dmrs_V_2_address0;
reg    dmrs_V_2_ce0;
wire   [14:0] dmrs_V_2_q0;
wire   [9:0] dmrs_V_1_address0;
reg    dmrs_V_1_ce0;
wire   [14:0] dmrs_V_1_q0;
wire   [9:0] dmrs_V_3_address0;
reg    dmrs_V_3_ce0;
wire   [14:0] dmrs_V_3_q0;
wire   [9:0] ptrs_V_0_address0;
reg    ptrs_V_0_ce0;
wire   [14:0] ptrs_V_0_q0;
wire   [9:0] ptrs_V_1_address0;
reg    ptrs_V_1_ce0;
wire   [14:0] ptrs_V_1_q0;
reg    pdschIn_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
wire   [0:0] and_ln111_fu_923_p2;
wire   [0:0] tmp_nbreadreq_fu_300_p6;
wire   [0:0] last_V_load_load_fu_949_p1;
reg    ssbIn_TDATA_blk_n;
wire   [0:0] or_ln205_fu_1263_p2;
wire   [0:0] and_ln236_fu_1287_p2;
wire   [0:0] and_ln236_1_fu_1305_p2;
wire   [0:0] triggerIn_s_V_fu_963_p3;
reg    gridOut_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter1;
reg   [0:0] configuredBlock_read_reg_1608;
reg   [0:0] enable_V_load_reg_1612;
reg   [0:0] and_ln283_reg_1752;
reg   [0:0] and_ln111_reg_1616;
reg   [0:0] tmp_reg_1624;
reg   [0:0] triggerIn_s_V_reg_1628;
reg   [0:0] last_V_load_reg_1620;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] configuredBlock_read_reg_1608_pp0_iter1_reg;
reg   [0:0] enable_V_load_reg_1612_pp0_iter1_reg;
reg   [0:0] and_ln283_reg_1752_pp0_iter1_reg;
reg   [0:0] and_ln111_reg_1616_pp0_iter1_reg;
reg   [0:0] tmp_reg_1624_pp0_iter1_reg;
reg   [0:0] triggerIn_s_V_reg_1628_pp0_iter1_reg;
reg   [0:0] last_V_load_reg_1620_pp0_iter1_reg;
reg   [0:0] icmp_ln290_reg_1756;
reg   [0:0] icmp_ln290_reg_1756_pp0_iter1_reg;
reg   [0:0] enable_V_flag_0_reg_449;
reg   [15:0] dmrsCount_V_loc_0_reg_481;
reg   [15:0] ptrsCount_V_loc_0_reg_496;
reg    ap_predicate_op88_read_state1;
reg    ap_predicate_op196_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_predicate_op279_write_state2;
reg    ap_predicate_op282_write_state2;
reg    ap_predicate_op285_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_predicate_op286_write_state3;
reg    ap_predicate_op288_write_state3;
reg    ap_predicate_op290_write_state3;
wire    regslice_both_gridOut_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [1:0] ap_phi_mux_empty_32_phi_fu_560_p8;
wire   [15:0] trunc_ln628_1_fu_1195_p1;
wire   [15:0] trunc_ln628_fu_1223_p1;
reg   [0:0] or_ln205_reg_1697;
reg   [0:0] and_ln236_reg_1701;
reg   [0:0] and_ln236_1_reg_1705;
wire   [0:0] icmp_ln1019_4_fu_1311_p2;
reg   [0:0] icmp_ln1019_4_reg_1709;
wire   [64:0] p_Result_2_fu_1327_p5;
wire   [0:0] icmp_ln1019_3_fu_1339_p2;
reg   [0:0] icmp_ln1019_3_reg_1728;
wire   [0:0] and_ln283_fu_1379_p2;
wire   [0:0] icmp_ln290_fu_1391_p2;
wire   [71:0] zext_ln258_2_fu_1583_p1;
wire   [71:0] zext_ln258_1_fu_1598_p1;
wire   [71:0] zext_ln258_fu_1603_p1;
reg    ap_block_pp0_stage0_subdone;
reg   [63:0] ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6;
wire   [63:0] trunc_ln237_fu_957_p1;
wire   [63:0] ap_phi_reg_pp0_iter0_pdschInT_data_11726_reg_436;
reg   [0:0] ap_phi_mux_enable_V_flag_0_phi_fu_452_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449;
wire   [0:0] icmp_ln1035_fu_999_p2;
wire   [0:0] icmp_ln1027_1_fu_1055_p2;
reg   [15:0] ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ofdmCount_V_loc_0_reg_467;
wire   [15:0] add_ln186_fu_1086_p2;
reg   [15:0] ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481;
reg   [15:0] ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496;
reg   [15:0] ap_phi_mux_empty_29_phi_fu_514_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_empty_29_reg_511;
wire   [15:0] add_ln840_1_fu_1067_p2;
reg   [15:0] ap_phi_mux_empty_30_phi_fu_530_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_empty_30_reg_527;
wire   [15:0] select_ln147_fu_1035_p3;
reg   [15:0] ap_phi_mux_empty_31_phi_fu_545_p8;
wire   [15:0] ap_phi_reg_pp0_iter0_empty_31_reg_542;
wire   [15:0] add_ln186_1_fu_1005_p2;
wire   [1:0] ap_phi_reg_pp0_iter0_empty_32_reg_557;
wire   [1:0] sub_ln186_fu_902_p2;
reg   [1:0] ap_phi_mux_empty_33_phi_fu_574_p8;
wire   [1:0] ap_phi_reg_pp0_iter0_empty_33_reg_571;
reg   [63:0] ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8;
wire   [63:0] ap_phi_reg_pp0_iter0_pdschInT_data_117251728_reg_585;
reg   [15:0] ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_1_reg_601;
reg   [15:0] ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6;
wire   [15:0] ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_1_reg_613;
reg   [1:0] ap_phi_mux_remD_V_new_0_phi_fu_628_p10;
wire   [1:0] ap_phi_reg_pp0_iter0_remD_V_new_0_reg_625;
wire   [0:0] icmp_ln1019_fu_1141_p2;
reg   [0:0] ap_phi_mux_enable_V_flag_1_phi_fu_648_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_enable_V_flag_1_reg_645;
reg   [0:0] ap_phi_mux_enable_V_new_1_phi_fu_659_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_enable_V_new_1_reg_656;
wire   [15:0] ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_3_reg_667;
reg   [15:0] ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667;
wire   [15:0] ap_phi_reg_pp0_iter0_pdschIn_s_V_7_loc_1_reg_683;
reg   [15:0] ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683;
wire   [15:0] ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_3_reg_698;
reg   [15:0] ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698;
wire   [15:0] ap_phi_reg_pp0_iter0_pdschIn_s_V_8_loc_1_reg_714;
reg   [15:0] ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714;
reg   [1:0] ap_phi_mux_usedD_V_new_0_phi_fu_733_p10;
reg   [1:0] ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729;
wire   [1:0] ap_phi_reg_pp0_iter0_usedD_V_new_0_reg_729;
reg   [0:0] ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10;
reg   [0:0] ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750;
wire   [0:0] ap_phi_reg_pp0_iter0_dmrsCount_V_flag_1_reg_750;
reg   [15:0] ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10;
wire   [15:0] add_ln840_2_fu_1558_p2;
reg   [15:0] ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770;
wire   [15:0] ap_phi_reg_pp0_iter0_dmrsCount_V_new_1_reg_770;
reg   [0:0] ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10;
reg   [0:0] ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790;
wire   [0:0] ap_phi_reg_pp0_iter0_ptrsCount_V_flag_1_reg_790;
reg   [15:0] ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10;
reg   [15:0] ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810;
wire   [15:0] ap_phi_reg_pp0_iter0_ptrsCount_V_new_1_reg_810;
wire   [15:0] add_ln840_3_fu_1485_p2;
reg   [64:0] ap_phi_mux_gridOutT_data_V_phi_fu_833_p10;
wire   [64:0] p_Result_s_fu_1545_p5;
reg   [64:0] ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830;
wire   [64:0] p_Result_1_fu_1504_p5;
wire   [64:0] ap_phi_reg_pp0_iter0_gridOutT_data_V_reg_830;
wire   [64:0] p_Result_3_fu_1472_p5;
wire   [64:0] p_Result_4_fu_1439_p5;
wire   [63:0] zext_ln541_1_fu_1317_p1;
wire   [63:0] zext_ln541_fu_1345_p1;
reg   [1:0] ap_sig_allocacmp_usedD_V_load;
reg   [15:0] ap_sig_allocacmp_dmrsCount_V_load;
reg   [15:0] ap_sig_allocacmp_ptrsCount_V_load;
wire   [0:0] and_ln303_fu_1409_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_2_fu_911_p3;
wire   [0:0] icmp_ln1027_fu_1023_p2;
wire   [15:0] add_ln840_fu_1029_p2;
wire   [0:0] icmp_ln1019_1_fu_1251_p2;
wire   [0:0] icmp_ln1019_2_fu_1257_p2;
wire   [0:0] icmp_ln1035_1_fu_1275_p2;
wire   [0:0] icmp_ln1027_2_fu_1281_p2;
wire   [0:0] icmp_ln1035_2_fu_1293_p2;
wire   [0:0] icmp_ln1027_3_fu_1299_p2;
wire   [16:0] zext_ln1495_fu_1353_p1;
wire   [16:0] ret_V_fu_1357_p2;
wire   [16:0] zext_ln1019_fu_1363_p1;
wire   [0:0] icmp_ln1019_5_fu_1367_p2;
wire   [0:0] icmp_ln1019_6_fu_1373_p2;
wire   [15:0] or_ln290_fu_1385_p2;
wire   [0:0] icmp_ln1031_fu_1397_p2;
wire   [0:0] xor_ln1031_fu_1403_p2;
wire   [63:0] tmp_10_fu_1427_p5;
wire  signed [15:0] sext_ln368_1_fu_1456_p1;
wire  signed [15:0] sext_ln186_3_fu_1452_p1;
wire   [63:0] tmp_6_fu_1460_p5;
wire   [63:0] tmp_s_fu_1492_p5;
wire  signed [15:0] sext_ln186_2_fu_1525_p1;
wire  signed [15:0] sext_ln186_1_fu_1521_p1;
wire  signed [15:0] sext_ln186_fu_1517_p1;
wire   [62:0] tmp_1_fu_1529_p5;
wire  signed [63:0] sext_ln368_fu_1541_p1;
wire   [64:0] grp_fu_875_p4;
wire   [64:0] p_Result_6_fu_1588_p4;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_pdschIn_V_data_V_U_apdone_blk;
wire   [71:0] pdschIn_TDATA_int_regslice;
wire    pdschIn_TVALID_int_regslice;
reg    pdschIn_TREADY_int_regslice;
wire    regslice_both_pdschIn_V_data_V_U_ack_in;
wire    regslice_both_pdschIn_V_keep_V_U_apdone_blk;
wire   [8:0] pdschIn_TKEEP_int_regslice;
wire    regslice_both_pdschIn_V_keep_V_U_vld_out;
wire    regslice_both_pdschIn_V_keep_V_U_ack_in;
wire    regslice_both_pdschIn_V_strb_V_U_apdone_blk;
wire   [8:0] pdschIn_TSTRB_int_regslice;
wire    regslice_both_pdschIn_V_strb_V_U_vld_out;
wire    regslice_both_pdschIn_V_strb_V_U_ack_in;
wire    regslice_both_pdschIn_V_last_V_U_apdone_blk;
wire   [0:0] pdschIn_TLAST_int_regslice;
wire    regslice_both_pdschIn_V_last_V_U_vld_out;
wire    regslice_both_pdschIn_V_last_V_U_ack_in;
wire    regslice_both_ssbIn_V_data_V_U_apdone_blk;
wire   [63:0] ssbIn_TDATA_int_regslice;
wire    ssbIn_TVALID_int_regslice;
reg    ssbIn_TREADY_int_regslice;
wire    regslice_both_ssbIn_V_data_V_U_ack_in;
wire    regslice_both_ssbIn_V_keep_V_U_apdone_blk;
wire   [7:0] ssbIn_TKEEP_int_regslice;
wire    regslice_both_ssbIn_V_keep_V_U_vld_out;
wire    regslice_both_ssbIn_V_keep_V_U_ack_in;
wire    regslice_both_ssbIn_V_strb_V_U_apdone_blk;
wire   [7:0] ssbIn_TSTRB_int_regslice;
wire    regslice_both_ssbIn_V_strb_V_U_vld_out;
wire    regslice_both_ssbIn_V_strb_V_U_ack_in;
wire    regslice_both_ssbIn_V_last_V_U_apdone_blk;
wire   [0:0] ssbIn_TLAST_int_regslice;
wire    regslice_both_ssbIn_V_last_V_U_vld_out;
wire    regslice_both_ssbIn_V_last_V_U_ack_in;
reg   [71:0] gridOut_TDATA_int_regslice;
reg    gridOut_TVALID_int_regslice;
wire    gridOut_TREADY_int_regslice;
wire    regslice_both_gridOut_V_data_V_U_vld_out;
wire    regslice_both_gridOut_V_keep_V_U_apdone_blk;
wire    regslice_both_gridOut_V_keep_V_U_ack_in_dummy;
wire    regslice_both_gridOut_V_keep_V_U_vld_out;
wire    regslice_both_gridOut_V_strb_V_U_apdone_blk;
wire    regslice_both_gridOut_V_strb_V_U_ack_in_dummy;
wire    regslice_both_gridOut_V_strb_V_U_vld_out;
wire    regslice_both_gridOut_V_last_V_U_apdone_blk;
reg   [0:0] gridOut_TLAST_int_regslice;
wire    regslice_both_gridOut_V_last_V_U_ack_in_dummy;
wire    regslice_both_gridOut_V_last_V_U_vld_out;
reg    ap_condition_155;
reg    ap_condition_366;
reg    ap_condition_560;
reg    ap_condition_598;
reg    ap_condition_589;
reg    ap_condition_577;
reg    ap_condition_918;
reg    ap_condition_676;
reg    ap_condition_374;
reg    ap_condition_381;
reg    ap_condition_861;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 remD_V = 2'd0;
#0 usedD_V = 2'd0;
#0 enable_V = 1'd0;
#0 ofdmCount_V = 16'd0;
#0 dmrsCount_V = 16'd0;
#0 ptrsCount_V = 16'd0;
#0 last_V = 1'd0;
#0 scCount_V = 16'd0;
#0 ptrsAlloc_V = 16'd0;
#0 dmrsAlloc_V = 16'd0;
#0 pdschIn_s_V_5 = 16'd0;
#0 pdschIn_s_V_3 = 16'd0;
#0 pdschIn_s_V_4 = 16'd0;
#0 pdschIn_s_V_2 = 16'd0;
#0 pdschIn_s_V_1 = 16'd0;
#0 pdschIn_s_V = 16'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 configuredBlock_read_reg_1608 = 1'd0;
#0 enable_V_load_reg_1612 = 1'd0;
#0 and_ln283_reg_1752 = 1'd0;
#0 and_ln111_reg_1616 = 1'd0;
#0 tmp_reg_1624 = 1'd0;
#0 triggerIn_s_V_reg_1628 = 1'd0;
#0 last_V_load_reg_1620 = 1'd0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 configuredBlock_read_reg_1608_pp0_iter1_reg = 1'd0;
#0 enable_V_load_reg_1612_pp0_iter1_reg = 1'd0;
#0 and_ln283_reg_1752_pp0_iter1_reg = 1'd0;
#0 and_ln111_reg_1616_pp0_iter1_reg = 1'd0;
#0 tmp_reg_1624_pp0_iter1_reg = 1'd0;
#0 triggerIn_s_V_reg_1628_pp0_iter1_reg = 1'd0;
#0 last_V_load_reg_1620_pp0_iter1_reg = 1'd0;
#0 icmp_ln290_reg_1756 = 1'd0;
#0 icmp_ln290_reg_1756_pp0_iter1_reg = 1'd0;
#0 enable_V_flag_0_reg_449 = 1'd0;
#0 dmrsCount_V_loc_0_reg_481 = 16'd0;
#0 ptrsCount_V_loc_0_reg_496 = 16'd0;
#0 or_ln205_reg_1697 = 1'd0;
#0 and_ln236_reg_1701 = 1'd0;
#0 and_ln236_1_reg_1705 = 1'd0;
#0 icmp_ln1019_4_reg_1709 = 1'd0;
#0 icmp_ln1019_3_reg_1728 = 1'd0;
#0 ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 = 16'd0;
#0 ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 = 16'd0;
#0 ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 = 16'd0;
#0 ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 = 16'd0;
#0 ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 = 2'd0;
#0 ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 = 1'd0;
#0 ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 = 16'd0;
#0 ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 = 1'd0;
#0 ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 = 16'd0;
#0 ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 = 65'd0;
end

txBuildGrid_dmrs_V_0_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 870 ),
    .AddressWidth( 10 ))
dmrs_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmrs_V_0_address0),
    .ce0(dmrs_V_0_ce0),
    .q0(dmrs_V_0_q0)
);

txBuildGrid_dmrs_V_2_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 870 ),
    .AddressWidth( 10 ))
dmrs_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmrs_V_2_address0),
    .ce0(dmrs_V_2_ce0),
    .q0(dmrs_V_2_q0)
);

txBuildGrid_dmrs_V_1_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 870 ),
    .AddressWidth( 10 ))
dmrs_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmrs_V_1_address0),
    .ce0(dmrs_V_1_ce0),
    .q0(dmrs_V_1_q0)
);

txBuildGrid_dmrs_V_3_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 870 ),
    .AddressWidth( 10 ))
dmrs_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dmrs_V_3_address0),
    .ce0(dmrs_V_3_ce0),
    .q0(dmrs_V_3_q0)
);

txBuildGrid_ptrs_V_0_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 905 ),
    .AddressWidth( 10 ))
ptrs_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ptrs_V_0_address0),
    .ce0(ptrs_V_0_ce0),
    .q0(ptrs_V_0_q0)
);

txBuildGrid_ptrs_V_1_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 905 ),
    .AddressWidth( 10 ))
ptrs_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(ptrs_V_1_address0),
    .ce0(ptrs_V_1_ce0),
    .q0(ptrs_V_1_q0)
);

txBuildGrid_BUS_A_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_A_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_A_DATA_WIDTH ))
BUS_A_s_axi_U(
    .AWVALID(s_axi_BUS_A_AWVALID),
    .AWREADY(s_axi_BUS_A_AWREADY),
    .AWADDR(s_axi_BUS_A_AWADDR),
    .WVALID(s_axi_BUS_A_WVALID),
    .WREADY(s_axi_BUS_A_WREADY),
    .WDATA(s_axi_BUS_A_WDATA),
    .WSTRB(s_axi_BUS_A_WSTRB),
    .ARVALID(s_axi_BUS_A_ARVALID),
    .ARREADY(s_axi_BUS_A_ARREADY),
    .ARADDR(s_axi_BUS_A_ARADDR),
    .RVALID(s_axi_BUS_A_RVALID),
    .RREADY(s_axi_BUS_A_RREADY),
    .RDATA(s_axi_BUS_A_RDATA),
    .RRESP(s_axi_BUS_A_RRESP),
    .BVALID(s_axi_BUS_A_BVALID),
    .BREADY(s_axi_BUS_A_BREADY),
    .BRESP(s_axi_BUS_A_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .dmrsSym1(dmrsSym1),
    .dmrsSym2(dmrsSym2),
    .ssbSym1(ssbSym1),
    .ssbSym2(ssbSym2),
    .numSC(numSC),
    .numOFDM(numOFDM),
    .dmrsSpacing(dmrsSpacing),
    .dmrsOffset(dmrsOffset),
    .ptrsOffset(ptrsOffset),
    .ssbFirstSC(ssbFirstSC),
    .ssbLastSC(ssbLastSC),
    .configuredBlock(configuredBlock)
);

txBuildGrid_regslice_both #(
    .DataWidth( 72 ))
regslice_both_pdschIn_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pdschIn_TDATA),
    .vld_in(pdschIn_TVALID),
    .ack_in(regslice_both_pdschIn_V_data_V_U_ack_in),
    .data_out(pdschIn_TDATA_int_regslice),
    .vld_out(pdschIn_TVALID_int_regslice),
    .ack_out(pdschIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_pdschIn_V_data_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 9 ))
regslice_both_pdschIn_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pdschIn_TKEEP),
    .vld_in(pdschIn_TVALID),
    .ack_in(regslice_both_pdschIn_V_keep_V_U_ack_in),
    .data_out(pdschIn_TKEEP_int_regslice),
    .vld_out(regslice_both_pdschIn_V_keep_V_U_vld_out),
    .ack_out(pdschIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_pdschIn_V_keep_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 9 ))
regslice_both_pdschIn_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pdschIn_TSTRB),
    .vld_in(pdschIn_TVALID),
    .ack_in(regslice_both_pdschIn_V_strb_V_U_ack_in),
    .data_out(pdschIn_TSTRB_int_regslice),
    .vld_out(regslice_both_pdschIn_V_strb_V_U_vld_out),
    .ack_out(pdschIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_pdschIn_V_strb_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 1 ))
regslice_both_pdschIn_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(pdschIn_TLAST),
    .vld_in(pdschIn_TVALID),
    .ack_in(regslice_both_pdschIn_V_last_V_U_ack_in),
    .data_out(pdschIn_TLAST_int_regslice),
    .vld_out(regslice_both_pdschIn_V_last_V_U_vld_out),
    .ack_out(pdschIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_pdschIn_V_last_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 64 ))
regslice_both_ssbIn_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ssbIn_TDATA),
    .vld_in(ssbIn_TVALID),
    .ack_in(regslice_both_ssbIn_V_data_V_U_ack_in),
    .data_out(ssbIn_TDATA_int_regslice),
    .vld_out(ssbIn_TVALID_int_regslice),
    .ack_out(ssbIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_ssbIn_V_data_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 8 ))
regslice_both_ssbIn_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ssbIn_TKEEP),
    .vld_in(ssbIn_TVALID),
    .ack_in(regslice_both_ssbIn_V_keep_V_U_ack_in),
    .data_out(ssbIn_TKEEP_int_regslice),
    .vld_out(regslice_both_ssbIn_V_keep_V_U_vld_out),
    .ack_out(ssbIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_ssbIn_V_keep_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 8 ))
regslice_both_ssbIn_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ssbIn_TSTRB),
    .vld_in(ssbIn_TVALID),
    .ack_in(regslice_both_ssbIn_V_strb_V_U_ack_in),
    .data_out(ssbIn_TSTRB_int_regslice),
    .vld_out(regslice_both_ssbIn_V_strb_V_U_vld_out),
    .ack_out(ssbIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_ssbIn_V_strb_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 1 ))
regslice_both_ssbIn_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ssbIn_TLAST),
    .vld_in(ssbIn_TVALID),
    .ack_in(regslice_both_ssbIn_V_last_V_U_ack_in),
    .data_out(ssbIn_TLAST_int_regslice),
    .vld_out(regslice_both_ssbIn_V_last_V_U_vld_out),
    .ack_out(ssbIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_ssbIn_V_last_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 72 ))
regslice_both_gridOut_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(gridOut_TDATA_int_regslice),
    .vld_in(gridOut_TVALID_int_regslice),
    .ack_in(gridOut_TREADY_int_regslice),
    .data_out(gridOut_TDATA),
    .vld_out(regslice_both_gridOut_V_data_V_U_vld_out),
    .ack_out(gridOut_TREADY),
    .apdone_blk(regslice_both_gridOut_V_data_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 9 ))
regslice_both_gridOut_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(9'd511),
    .vld_in(gridOut_TVALID_int_regslice),
    .ack_in(regslice_both_gridOut_V_keep_V_U_ack_in_dummy),
    .data_out(gridOut_TKEEP),
    .vld_out(regslice_both_gridOut_V_keep_V_U_vld_out),
    .ack_out(gridOut_TREADY),
    .apdone_blk(regslice_both_gridOut_V_keep_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 9 ))
regslice_both_gridOut_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(9'd0),
    .vld_in(gridOut_TVALID_int_regslice),
    .ack_in(regslice_both_gridOut_V_strb_V_U_ack_in_dummy),
    .data_out(gridOut_TSTRB),
    .vld_out(regslice_both_gridOut_V_strb_V_U_vld_out),
    .ack_out(gridOut_TREADY),
    .apdone_blk(regslice_both_gridOut_V_strb_V_U_apdone_blk)
);

txBuildGrid_regslice_both #(
    .DataWidth( 1 ))
regslice_both_gridOut_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(gridOut_TLAST_int_regslice),
    .vld_in(gridOut_TVALID_int_regslice),
    .ack_in(regslice_both_gridOut_V_last_V_U_ack_in_dummy),
    .data_out(gridOut_TLAST),
    .vld_out(regslice_both_gridOut_V_last_V_U_vld_out),
    .ack_out(gridOut_TREADY),
    .apdone_blk(regslice_both_gridOut_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln111_reg_1616 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (configuredBlock == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            and_ln111_reg_1616 <= and_ln111_fu_923_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln111_reg_1616_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            and_ln111_reg_1616_pp0_iter1_reg <= and_ln111_reg_1616;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln236_1_reg_1705 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((or_ln205_fu_1263_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (last_V == 1'd0) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1))))) begin
            and_ln236_1_reg_1705 <= and_ln236_1_fu_1305_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln236_reg_1701 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((or_ln205_fu_1263_p2 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            and_ln236_reg_1701 <= and_ln236_fu_1287_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln283_reg_1752 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            and_ln283_reg_1752 <= and_ln283_fu_1379_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        and_ln283_reg_1752_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            and_ln283_reg_1752_pp0_iter1_reg <= and_ln283_reg_1752;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_155)) begin
                ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 <= ap_phi_mux_enable_V_flag_0_phi_fu_452_p8;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750 <= ap_phi_reg_pp0_iter0_dmrsCount_V_flag_1_reg_750;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_155)) begin
                ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 <= 16'd0;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770 <= ap_phi_reg_pp0_iter0_dmrsCount_V_new_1_reg_770;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 <= 65'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_155)) begin
                ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 <= p_Result_2_fu_1327_p5;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830 <= ap_phi_reg_pp0_iter0_gridOutT_data_V_reg_830;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6;
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd0) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= pdschIn_s_V_5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= pdschIn_s_V_3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= trunc_ln628_fu_1223_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_3_reg_667;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6;
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd0) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= pdschIn_s_V_4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= pdschIn_s_V_2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[47:32]}};
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_3_reg_698;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= trunc_ln628_1_fu_1195_p1;
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd0) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= pdschIn_s_V_3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= pdschIn_s_V_1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[31:16]}};
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_7_loc_1_reg_683;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[47:32]}};
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd0) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= pdschIn_s_V_2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= pdschIn_s_V;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[63:48]}};
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
            ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714 <= ap_phi_reg_pp0_iter0_pdschIn_s_V_8_loc_1_reg_714;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 <= 1'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_155)) begin
                ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 <= ap_phi_mux_enable_V_flag_0_phi_fu_452_p8;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790 <= ap_phi_reg_pp0_iter0_ptrsCount_V_flag_1_reg_790;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_155)) begin
                ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 <= 16'd0;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810 <= ap_phi_reg_pp0_iter0_ptrsCount_V_new_1_reg_810;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 <= 2'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_155)) begin
                ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 <= 2'd0;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729 <= ap_phi_reg_pp0_iter0_usedD_V_new_0_reg_729;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        configuredBlock_read_reg_1608 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            configuredBlock_read_reg_1608 <= configuredBlock;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        configuredBlock_read_reg_1608_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            configuredBlock_read_reg_1608_pp0_iter1_reg <= configuredBlock_read_reg_1608;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        dmrsAlloc_V <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_577)) begin
                dmrsAlloc_V <= 16'd0;
            end else if ((1'b1 == ap_condition_589)) begin
                dmrsAlloc_V <= add_ln840_1_fu_1067_p2;
            end else if ((1'b1 == ap_condition_598)) begin
                dmrsAlloc_V <= 16'd0;
            end else if ((1'b1 == ap_condition_560)) begin
                dmrsAlloc_V <= 16'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        dmrsCount_V <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))))) begin
            dmrsCount_V <= ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        dmrsCount_V_loc_0_reg_481 <= 16'd0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))))) begin
            dmrsCount_V_loc_0_reg_481 <= ap_sig_allocacmp_dmrsCount_V_load;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))))) begin
            dmrsCount_V_loc_0_reg_481 <= 16'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
            dmrsCount_V_loc_0_reg_481 <= ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        enable_V <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 == 1'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            enable_V <= ap_phi_mux_enable_V_new_1_phi_fu_659_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        enable_V_flag_0_reg_449 <= 1'd0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))))) begin
            enable_V_flag_0_reg_449 <= 1'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))))) begin
            enable_V_flag_0_reg_449 <= 1'd1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
            enable_V_flag_0_reg_449 <= ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        enable_V_load_reg_1612 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (configuredBlock == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            enable_V_load_reg_1612 <= enable_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        enable_V_load_reg_1612_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            enable_V_load_reg_1612_pp0_iter1_reg <= enable_V_load_reg_1612;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1019_3_reg_1728 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((or_ln205_fu_1263_p2 == 1'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            icmp_ln1019_3_reg_1728 <= icmp_ln1019_3_fu_1339_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln1019_4_reg_1709 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((((((1'd0 == and_ln236_fu_1287_p2) & (or_ln205_fu_1263_p2 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln236_1_fu_1305_p2) & (or_ln205_fu_1263_p2 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln236_1_fu_1305_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln236_fu_1287_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln236_1_fu_1305_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (last_V == 1'd0) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln236_fu_1287_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            icmp_ln1019_4_reg_1709 <= icmp_ln1019_4_fu_1311_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln290_reg_1756 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((1'd0 == and_ln283_fu_1379_p2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln283_fu_1379_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln283_fu_1379_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            icmp_ln290_reg_1756 <= icmp_ln290_fu_1391_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        icmp_ln290_reg_1756_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            icmp_ln290_reg_1756_pp0_iter1_reg <= icmp_ln290_reg_1756;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        last_V <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            last_V <= and_ln303_fu_1409_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        last_V_load_reg_1620 <= 1'd0;
    end else begin
        if (((1'd0 == and_ln111_fu_923_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (configuredBlock == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            last_V_load_reg_1620 <= last_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        last_V_load_reg_1620_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            last_V_load_reg_1620_pp0_iter1_reg <= last_V_load_reg_1620;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ofdmCount_V <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_577)) begin
                ofdmCount_V <= add_ln186_fu_1086_p2;
            end else if ((1'b1 == ap_condition_560)) begin
                ofdmCount_V <= 16'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        or_ln205_reg_1697 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & ((((enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            or_ln205_reg_1697 <= or_ln205_fu_1263_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pdschIn_s_V <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            pdschIn_s_V <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[63:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pdschIn_s_V_1 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            pdschIn_s_V_1 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[31:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pdschIn_s_V_2 <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_381)) begin
                pdschIn_s_V_2 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[63:48]}};
            end else if ((1'b1 == ap_condition_374)) begin
                pdschIn_s_V_2 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[47:32]}};
            end else if ((1'b1 == ap_condition_676)) begin
                pdschIn_s_V_2 <= pdschIn_s_V;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pdschIn_s_V_3 <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_381)) begin
                pdschIn_s_V_3 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[31:16]}};
            end else if ((1'b1 == ap_condition_374)) begin
                pdschIn_s_V_3 <= trunc_ln628_1_fu_1195_p1;
            end else if ((1'b1 == ap_condition_676)) begin
                pdschIn_s_V_3 <= pdschIn_s_V_1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pdschIn_s_V_4 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            pdschIn_s_V_4 <= {{ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[47:32]}};
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            pdschIn_s_V_4 <= pdschIn_s_V;
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))))) begin
            pdschIn_s_V_4 <= pdschIn_s_V_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        pdschIn_s_V_5 <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            pdschIn_s_V_5 <= trunc_ln628_fu_1223_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            pdschIn_s_V_5 <= pdschIn_s_V_1;
        end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))))) begin
            pdschIn_s_V_5 <= pdschIn_s_V_3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ptrsAlloc_V <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_577)) begin
                ptrsAlloc_V <= 16'd0;
            end else if ((1'b1 == ap_condition_861)) begin
                ptrsAlloc_V <= select_ln147_fu_1035_p3;
            end else if ((1'b1 == ap_condition_560)) begin
                ptrsAlloc_V <= 16'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ptrsCount_V <= 16'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))))) begin
            ptrsCount_V <= ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ptrsCount_V_loc_0_reg_496 <= 16'd0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))))) begin
            ptrsCount_V_loc_0_reg_496 <= ap_sig_allocacmp_ptrsCount_V_load;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & (((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))))) begin
            ptrsCount_V_loc_0_reg_496 <= 16'd0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
            ptrsCount_V_loc_0_reg_496 <= ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        remD_V <= 2'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1) & ((((enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1))))) begin
            remD_V <= ap_phi_mux_remD_V_new_0_phi_fu_628_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        scCount_V <= 16'd0;
    end else begin
        if ((1'b1 == ap_condition_366)) begin
            if ((1'b1 == ap_condition_577)) begin
                scCount_V <= 16'd0;
            end else if ((1'b1 == ap_condition_861)) begin
                scCount_V <= add_ln186_1_fu_1005_p2;
            end else if ((1'b1 == ap_condition_560)) begin
                scCount_V <= 16'd0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_reg_1624 <= 1'd0;
    end else begin
        if (((1'd0 == and_ln111_fu_923_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (last_V_load_load_fu_949_p1 == 1'd1) & (configuredBlock == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            tmp_reg_1624 <= tmp_nbreadreq_fu_300_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        tmp_reg_1624_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            tmp_reg_1624_pp0_iter1_reg <= tmp_reg_1624;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        triggerIn_s_V_reg_1628 <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((1'd0 == and_ln111_fu_923_p2) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))))) begin
            triggerIn_s_V_reg_1628 <= pdschIn_TDATA_int_regslice[32'd64];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        triggerIn_s_V_reg_1628_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            triggerIn_s_V_reg_1628_pp0_iter1_reg <= triggerIn_s_V_reg_1628;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        usedD_V <= 2'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((((1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))))) begin
            usedD_V <= ap_phi_mux_usedD_V_new_0_phi_fu_733_p10;
        end
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = enable_V_flag_0_reg_449;
    end else if (((((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = 1'd1;
    end else begin
        ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 = ap_phi_reg_pp0_iter1_dmrsCount_V_flag_1_reg_750;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8 = ap_sig_allocacmp_dmrsCount_V_load;
    end else if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8 = 16'd0;
    end else begin
        ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8 = ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481;
    end
end

always @ (*) begin
    if ((((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10 = 16'd0;
    end else if (((((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10 = add_ln840_2_fu_1558_p2;
    end else begin
        ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10 = ap_phi_reg_pp0_iter1_dmrsCount_V_new_1_reg_770;
    end
end

always @ (*) begin
    if (((((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_29_phi_fu_514_p8 = add_ln840_1_fu_1067_p2;
    end else if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_29_phi_fu_514_p8 = 16'd0;
    end else begin
        ap_phi_mux_empty_29_phi_fu_514_p8 = ap_phi_reg_pp0_iter0_empty_29_reg_511;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_30_phi_fu_530_p8 = select_ln147_fu_1035_p3;
    end else if ((((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_30_phi_fu_530_p8 = 16'd0;
    end else begin
        ap_phi_mux_empty_30_phi_fu_530_p8 = ap_phi_reg_pp0_iter0_empty_30_reg_527;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_31_phi_fu_545_p8 = add_ln186_1_fu_1005_p2;
    end else if ((((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_31_phi_fu_545_p8 = 16'd0;
    end else begin
        ap_phi_mux_empty_31_phi_fu_545_p8 = ap_phi_reg_pp0_iter0_empty_31_reg_542;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_32_phi_fu_560_p8 = sub_ln186_fu_902_p2;
    end else if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_32_phi_fu_560_p8 = 2'd0;
    end else begin
        ap_phi_mux_empty_32_phi_fu_560_p8 = ap_phi_reg_pp0_iter0_empty_32_reg_557;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_33_phi_fu_574_p8 = ap_sig_allocacmp_usedD_V_load;
    end else if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_empty_33_phi_fu_574_p8 = 2'd0;
    end else begin
        ap_phi_mux_empty_33_phi_fu_574_p8 = ap_phi_reg_pp0_iter0_empty_33_reg_571;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_enable_V_flag_0_phi_fu_452_p8 = 1'd0;
    end else if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_enable_V_flag_0_phi_fu_452_p8 = 1'd1;
    end else begin
        ap_phi_mux_enable_V_flag_0_phi_fu_452_p8 = ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449;
    end
end

always @ (*) begin
    if (((((1'd0 == and_ln283_fu_1379_p2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln283_fu_1379_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln283_fu_1379_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 = ap_phi_mux_enable_V_flag_0_phi_fu_452_p8;
    end else if (((((enable_V == 1'd1) & (1'd1 == and_ln283_fu_1379_p2) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (1'd1 == and_ln283_fu_1379_p2) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (1'd1 == and_ln283_fu_1379_p2) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 = 1'd1;
    end else begin
        ap_phi_mux_enable_V_flag_1_phi_fu_648_p4 = ap_phi_reg_pp0_iter0_enable_V_flag_1_reg_645;
    end
end

always @ (*) begin
    if (((((1'd0 == and_ln283_fu_1379_p2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln283_fu_1379_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln283_fu_1379_p2) & (1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_enable_V_new_1_phi_fu_659_p4 = 1'd1;
    end else if (((((enable_V == 1'd1) & (1'd1 == and_ln283_fu_1379_p2) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (1'd1 == and_ln283_fu_1379_p2) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (1'd1 == and_ln283_fu_1379_p2) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_enable_V_new_1_phi_fu_659_p4 = 1'd0;
    end else begin
        ap_phi_mux_enable_V_new_1_phi_fu_659_p4 = ap_phi_reg_pp0_iter0_enable_V_new_1_reg_656;
    end
end

always @ (*) begin
    if ((((((((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 = p_Result_4_fu_1439_p5;
    end else if ((((((((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 = p_Result_3_fu_1472_p5;
    end else if (((((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 = p_Result_1_fu_1504_p5;
    end else if (((((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 = p_Result_s_fu_1545_p5;
    end else begin
        ap_phi_mux_gridOutT_data_V_phi_fu_833_p10 = ap_phi_reg_pp0_iter1_gridOutT_data_V_reg_830;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 = ofdmCount_V;
    end else if (((((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 = add_ln186_fu_1086_p2;
    end else if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 = 16'd0;
    end else begin
        ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 = ap_phi_reg_pp0_iter0_ofdmCount_V_loc_0_reg_467;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8 = ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6;
    end else if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8 = trunc_ln237_fu_957_p1;
    end else begin
        ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8 = ap_phi_reg_pp0_iter0_pdschInT_data_117251728_reg_585;
    end
end

always @ (*) begin
    if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6 = trunc_ln237_fu_957_p1;
    end else begin
        ap_phi_mux_pdschInT_data_11726_phi_fu_439_p6 = ap_phi_reg_pp0_iter0_pdschInT_data_11726_reg_436;
    end
end

always @ (*) begin
    if (((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 = pdschIn_s_V_1;
    end else if (((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 = pdschIn_s_V_3;
    end else if ((((~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & ~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | (~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & ~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | (~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & ~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 = pdschIn_s_V_5;
    end else begin
        ap_phi_mux_pdschIn_s_V_5_loc_1_phi_fu_604_p6 = ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_1_reg_601;
    end
end

always @ (*) begin
    if (((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 = pdschIn_s_V;
    end else if (((((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 = pdschIn_s_V_2;
    end else if ((((~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & ~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | (~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & ~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | (~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd2) & ~(ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 = pdschIn_s_V_4;
    end else begin
        ap_phi_mux_pdschIn_s_V_6_loc_1_phi_fu_616_p6 = ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_1_reg_613;
    end
end

always @ (*) begin
    if ((((((((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = 1'd1;
    end else if ((((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = enable_V_flag_0_reg_449;
    end else begin
        ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 = ap_phi_reg_pp0_iter1_ptrsCount_V_flag_1_reg_790;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8 = ap_sig_allocacmp_ptrsCount_V_load;
    end else if ((((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8 = 16'd0;
    end else begin
        ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8 = ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496;
    end
end

always @ (*) begin
    if ((((((((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10 = add_ln840_3_fu_1485_p2;
    end else if ((((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10 = 16'd0;
    end else begin
        ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10 = ap_phi_reg_pp0_iter1_ptrsCount_V_new_1_reg_810;
    end
end

always @ (*) begin
    if ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd3) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_remD_V_new_0_phi_fu_628_p10 = 2'd3;
    end else if ((((icmp_ln1019_fu_1141_p2 == 1'd0) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd0) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)) | ((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)))) begin
        ap_phi_mux_remD_V_new_0_phi_fu_628_p10 = 2'd2;
    end else begin
        ap_phi_mux_remD_V_new_0_phi_fu_628_p10 = ap_phi_reg_pp0_iter0_remD_V_new_0_reg_625;
    end
end

always @ (*) begin
    if ((((((((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_4_reg_1709 == 1'd1) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 = 2'd1;
    end else if ((((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_reg_1701) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_4_reg_1709 == 1'd0) & (or_ln205_reg_1697 == 1'd0) & (1'd0 == and_ln236_1_reg_1705) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd0) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 = 2'd2;
    end else if (((((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((icmp_ln1019_3_reg_1728 == 1'd1) & (or_ln205_reg_1697 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) begin
        ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 = 2'd0;
    end else begin
        ap_phi_mux_usedD_V_new_0_phi_fu_733_p10 = ap_phi_reg_pp0_iter1_usedD_V_new_0_reg_729;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((ap_phi_mux_dmrsCount_V_flag_1_phi_fu_753_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))))) begin
        ap_sig_allocacmp_dmrsCount_V_load = ap_phi_mux_dmrsCount_V_new_1_phi_fu_774_p10;
    end else begin
        ap_sig_allocacmp_dmrsCount_V_load = dmrsCount_V;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((ap_phi_mux_ptrsCount_V_flag_1_phi_fu_793_p10 == 1'd1) & (1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))))) begin
        ap_sig_allocacmp_ptrsCount_V_load = ap_phi_mux_ptrsCount_V_new_1_phi_fu_814_p10;
    end else begin
        ap_sig_allocacmp_ptrsCount_V_load = ptrsCount_V;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))))) begin
        ap_sig_allocacmp_usedD_V_load = ap_phi_mux_usedD_V_new_0_phi_fu_733_p10;
    end else begin
        ap_sig_allocacmp_usedD_V_load = usedD_V;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        dmrs_V_0_ce0 = 1'b1;
    end else begin
        dmrs_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        dmrs_V_1_ce0 = 1'b1;
    end else begin
        dmrs_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        dmrs_V_2_ce0 = 1'b1;
    end else begin
        dmrs_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        dmrs_V_3_ce0 = 1'b1;
    end else begin
        dmrs_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd0) & (enable_V_load_reg_1612_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (tmp_reg_1624_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1))) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd0) & (last_V_load_reg_1620_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd1) & (enable_V_load_reg_1612_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd1) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (tmp_reg_1624_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1))) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd1) & (last_V_load_reg_1620_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (tmp_reg_1624_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln283_reg_1752_pp0_iter1_reg)) | ((enable_V_load_reg_1612_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln283_reg_1752_pp0_iter1_reg))) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (last_V_load_reg_1620_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln283_reg_1752_pp0_iter1_reg)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd0) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd0) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd1) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd1) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & ((((1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1) & (1'd1 == and_ln283_reg_1752)) | ((enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1) & (1'd1 == and_ln283_reg_1752))) | ((1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1) & (1'd1 == and_ln283_reg_1752)))))) begin
        gridOut_TDATA_blk_n = gridOut_TREADY_int_regslice;
    end else begin
        gridOut_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_918)) begin
        if ((ap_predicate_op285_write_state2 == 1'b1)) begin
            gridOut_TDATA_int_regslice = zext_ln258_fu_1603_p1;
        end else if ((ap_predicate_op282_write_state2 == 1'b1)) begin
            gridOut_TDATA_int_regslice = zext_ln258_1_fu_1598_p1;
        end else if ((ap_predicate_op279_write_state2 == 1'b1)) begin
            gridOut_TDATA_int_regslice = zext_ln258_2_fu_1583_p1;
        end else begin
            gridOut_TDATA_int_regslice = 'bx;
        end
    end else begin
        gridOut_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_op285_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        gridOut_TLAST_int_regslice = 1'd1;
    end else if ((((ap_predicate_op282_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_predicate_op279_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        gridOut_TLAST_int_regslice = 1'd0;
    end else begin
        gridOut_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op285_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op282_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op279_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gridOut_TVALID_int_regslice = 1'b1;
    end else begin
        gridOut_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (((1'd0 == and_ln111_fu_923_p2) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))))) begin
        pdschIn_TDATA_blk_n = pdschIn_TVALID_int_regslice;
    end else begin
        pdschIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op88_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        pdschIn_TREADY_int_regslice = 1'b1;
    end else begin
        pdschIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        ptrs_V_0_ce0 = 1'b1;
    end else begin
        ptrs_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        ptrs_V_1_ce0 = 1'b1;
    end else begin
        ptrs_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & ((((or_ln205_fu_1263_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (last_V == 1'd0) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1))))) begin
        ssbIn_TDATA_blk_n = ssbIn_TVALID_int_regslice;
    end else begin
        ssbIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op196_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        ssbIn_TREADY_int_regslice = 1'b1;
    end else begin
        ssbIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln186_1_fu_1005_p2 = (scCount_V + 16'd2);

assign add_ln186_fu_1086_p2 = (ofdmCount_V + 16'd1);

assign add_ln840_1_fu_1067_p2 = (dmrsAlloc_V + 16'd1);

assign add_ln840_2_fu_1558_p2 = (dmrsCount_V_loc_0_reg_481 + 16'd1);

assign add_ln840_3_fu_1485_p2 = (ptrsCount_V_loc_0_reg_496 + 16'd1);

assign add_ln840_fu_1029_p2 = (ptrsAlloc_V + 16'd1);

assign and_ln111_fu_923_p2 = (tmp_2_fu_911_p3 & enable_V);

assign and_ln236_1_fu_1305_p2 = (icmp_ln1035_2_fu_1293_p2 & icmp_ln1027_3_fu_1299_p2);

assign and_ln236_fu_1287_p2 = (icmp_ln1035_1_fu_1275_p2 & icmp_ln1027_2_fu_1281_p2);

assign and_ln283_fu_1379_p2 = (icmp_ln1019_6_fu_1373_p2 & icmp_ln1019_5_fu_1367_p2);

assign and_ln303_fu_1409_p2 = (xor_ln1031_fu_1403_p2 & icmp_ln1019_6_fu_1373_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_gridOut_V_data_V_U_apdone_blk == 1'b1) | ((ap_predicate_op290_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op288_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op286_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op285_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op279_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)))) | ((1'b1 == 1'b1) & (((ap_predicate_op196_read_state1 == 1'b1) & (ssbIn_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op88_read_state1 == 1'b1) & (pdschIn_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_gridOut_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op290_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op288_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op286_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op285_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op279_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)))) | ((1'b1 == 1'b1) & (((ap_predicate_op196_read_state1 == 1'b1) & (ssbIn_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op88_read_state1 == 1'b1) & (pdschIn_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_gridOut_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op290_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op288_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op286_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op285_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op279_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)))) | ((1'b1 == 1'b1) & (((ap_predicate_op196_read_state1 == 1'b1) & (ssbIn_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op88_read_state1 == 1'b1) & (pdschIn_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (((ap_predicate_op196_read_state1 == 1'b1) & (ssbIn_TVALID_int_regslice == 1'b0)) | ((ap_predicate_op88_read_state1 == 1'b1) & (pdschIn_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = (((ap_predicate_op285_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op279_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op285_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op282_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op279_write_state2 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op290_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op288_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op286_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_gridOut_V_data_V_U_apdone_blk == 1'b1) | ((ap_predicate_op290_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op288_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op286_write_state3 == 1'b1) & (gridOut_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_155 = ((((or_ln205_fu_1263_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (last_V == 1'd0) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_366 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1));
end

always @ (*) begin
    ap_condition_374 = ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd1) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_381 = ((((ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd0) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_560 = (((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_577 = ((((icmp_ln1035_fu_999_p2 == 1'd1) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1035_fu_999_p2 == 1'd1) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_589 = ((((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd1) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_598 = ((((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1027_1_fu_1055_p2 == 1'd0) & (icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_676 = ((((icmp_ln1019_fu_1141_p2 == 1'd1) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1))) | ((icmp_ln1019_fu_1141_p2 == 1'd1) & (1'd0 == and_ln111_fu_923_p2) & (ap_phi_mux_empty_32_phi_fu_560_p8 == 2'd2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (last_V == 1'd0) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_861 = ((((icmp_ln1035_fu_999_p2 == 1'd0) & (triggerIn_s_V_fu_963_p3 == 1'd0) & (enable_V == 1'd1) & (configuredBlock == 1'd1)) | ((icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (last_V_load_load_fu_949_p1 == 1'd1) & (tmp_nbreadreq_fu_300_p6 == 1'd0) & (configuredBlock == 1'd1))) | ((icmp_ln1035_fu_999_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln111_fu_923_p2) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_condition_918 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_dmrsCount_V_flag_1_reg_750 = 'bx;

assign ap_phi_reg_pp0_iter0_dmrsCount_V_loc_0_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter0_dmrsCount_V_new_1_reg_770 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_29_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_30_reg_527 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_31_reg_542 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_32_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_33_reg_571 = 'bx;

assign ap_phi_reg_pp0_iter0_enable_V_flag_0_reg_449 = 'bx;

assign ap_phi_reg_pp0_iter0_enable_V_flag_1_reg_645 = 'bx;

assign ap_phi_reg_pp0_iter0_enable_V_new_1_reg_656 = 'bx;

assign ap_phi_reg_pp0_iter0_gridOutT_data_V_reg_830 = 'bx;

assign ap_phi_reg_pp0_iter0_ofdmCount_V_loc_0_reg_467 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschInT_data_117251728_reg_585 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschInT_data_11726_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_1_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschIn_s_V_5_loc_3_reg_667 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_1_reg_613 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschIn_s_V_6_loc_3_reg_698 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschIn_s_V_7_loc_1_reg_683 = 'bx;

assign ap_phi_reg_pp0_iter0_pdschIn_s_V_8_loc_1_reg_714 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrsCount_V_flag_1_reg_790 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrsCount_V_loc_0_reg_496 = 'bx;

assign ap_phi_reg_pp0_iter0_ptrsCount_V_new_1_reg_810 = 'bx;

assign ap_phi_reg_pp0_iter0_remD_V_new_0_reg_625 = 'bx;

assign ap_phi_reg_pp0_iter0_usedD_V_new_0_reg_729 = 'bx;

always @ (*) begin
    ap_predicate_op196_read_state1 = ((((or_ln205_fu_1263_p2 == 1'd0) & (enable_V == 1'd1) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1))) | ((1'd0 == and_ln111_fu_923_p2) & (triggerIn_s_V_fu_963_p3 == 1'd1) & (or_ln205_fu_1263_p2 == 1'd0) & (last_V == 1'd0) & (1'd1 == and_ln236_1_fu_1305_p2) & (1'd1 == and_ln236_fu_1287_p2) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_predicate_op279_write_state2 = ((((1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd0) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd0) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op282_write_state2 = ((((1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd1) & (enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd1) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1))) | ((1'd0 == and_ln111_reg_1616) & (1'd0 == and_ln283_reg_1752) & (icmp_ln290_reg_1756 == 1'd1) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1)));
end

always @ (*) begin
    ap_predicate_op285_write_state2 = ((((1'd0 == and_ln111_reg_1616) & (triggerIn_s_V_reg_1628 == 1'd1) & (tmp_reg_1624 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1) & (1'd1 == and_ln283_reg_1752)) | ((enable_V_load_reg_1612 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1) & (1'd1 == and_ln283_reg_1752))) | ((1'd0 == and_ln111_reg_1616) & (last_V_load_reg_1620 == 1'd0) & (triggerIn_s_V_reg_1628 == 1'd1) & (configuredBlock_read_reg_1608 == 1'd1) & (1'd1 == and_ln283_reg_1752)));
end

always @ (*) begin
    ap_predicate_op286_write_state3 = ((((1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd0) & (enable_V_load_reg_1612_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (tmp_reg_1624_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1))) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd0) & (last_V_load_reg_1620_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op288_write_state3 = ((((1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd1) & (enable_V_load_reg_1612_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd1) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (tmp_reg_1624_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1))) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (1'd0 == and_ln283_reg_1752_pp0_iter1_reg) & (icmp_ln290_reg_1756_pp0_iter1_reg == 1'd1) & (last_V_load_reg_1620_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1)));
end

always @ (*) begin
    ap_predicate_op290_write_state3 = ((((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (tmp_reg_1624_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln283_reg_1752_pp0_iter1_reg)) | ((enable_V_load_reg_1612_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln283_reg_1752_pp0_iter1_reg))) | ((1'd0 == and_ln111_reg_1616_pp0_iter1_reg) & (last_V_load_reg_1620_pp0_iter1_reg == 1'd0) & (triggerIn_s_V_reg_1628_pp0_iter1_reg == 1'd1) & (configuredBlock_read_reg_1608_pp0_iter1_reg == 1'd1) & (1'd1 == and_ln283_reg_1752_pp0_iter1_reg)));
end

always @ (*) begin
    ap_predicate_op88_read_state1 = (((1'd0 == and_ln111_fu_923_p2) & (last_V == 1'd0) & (configuredBlock == 1'd1)) | ((1'd0 == and_ln111_fu_923_p2) & (tmp_nbreadreq_fu_300_p6 == 1'd1) & (configuredBlock == 1'd1)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign dmrs_V_0_address0 = zext_ln541_fu_1345_p1;

assign dmrs_V_1_address0 = zext_ln541_fu_1345_p1;

assign dmrs_V_2_address0 = zext_ln541_fu_1345_p1;

assign dmrs_V_3_address0 = zext_ln541_fu_1345_p1;

assign gridOut_TVALID = regslice_both_gridOut_V_data_V_U_vld_out;

assign grp_fu_875_p4 = {|(1'd0), ap_phi_mux_gridOutT_data_V_phi_fu_833_p10[64 - 1:0]};

assign icmp_ln1019_1_fu_1251_p2 = ((ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 == dmrsSym1) ? 1'b1 : 1'b0);

assign icmp_ln1019_2_fu_1257_p2 = ((ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 == dmrsSym2) ? 1'b1 : 1'b0);

assign icmp_ln1019_3_fu_1339_p2 = ((ap_phi_mux_empty_29_phi_fu_514_p8 == dmrsOffset) ? 1'b1 : 1'b0);

assign icmp_ln1019_4_fu_1311_p2 = ((ap_phi_mux_empty_30_phi_fu_530_p8 == ptrsOffset) ? 1'b1 : 1'b0);

assign icmp_ln1019_5_fu_1367_p2 = ((ret_V_fu_1357_p2 == zext_ln1019_fu_1363_p1) ? 1'b1 : 1'b0);

assign icmp_ln1019_6_fu_1373_p2 = ((ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 == numOFDM) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_1141_p2 = ((ap_phi_mux_empty_33_phi_fu_574_p8 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1027_1_fu_1055_p2 = ((dmrsAlloc_V < dmrsSpacing) ? 1'b1 : 1'b0);

assign icmp_ln1027_2_fu_1281_p2 = ((ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 < ssbSym2) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_1299_p2 = ((ap_phi_mux_empty_31_phi_fu_545_p8 < ssbLastSC) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_1023_p2 = ((ptrsAlloc_V < 16'd11) ? 1'b1 : 1'b0);

assign icmp_ln1031_fu_1397_p2 = ((ap_phi_mux_empty_31_phi_fu_545_p8 < numSC) ? 1'b1 : 1'b0);

assign icmp_ln1035_1_fu_1275_p2 = ((ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 > ssbSym1) ? 1'b1 : 1'b0);

assign icmp_ln1035_2_fu_1293_p2 = ((ap_phi_mux_empty_31_phi_fu_545_p8 > ssbFirstSC) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_999_p2 = ((scCount_V > numSC) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_1391_p2 = ((or_ln290_fu_1385_p2 == 16'd0) ? 1'b1 : 1'b0);

assign last_V_load_load_fu_949_p1 = last_V;

assign or_ln205_fu_1263_p2 = (icmp_ln1019_2_fu_1257_p2 | icmp_ln1019_1_fu_1251_p2);

assign or_ln290_fu_1385_p2 = (ap_phi_mux_ofdmCount_V_loc_0_phi_fu_470_p8 | ap_phi_mux_empty_31_phi_fu_545_p8);

assign p_Result_1_fu_1504_p5 = {{ap_const_lv65_0[64:64]}, {tmp_s_fu_1492_p5}};

assign p_Result_2_fu_1327_p5 = {{ap_const_lv65_0[64:64]}, {ssbIn_TDATA_int_regslice}};

assign p_Result_3_fu_1472_p5 = {{ap_const_lv65_0[64:64]}, {tmp_6_fu_1460_p5}};

assign p_Result_4_fu_1439_p5 = {{ap_const_lv65_0[64:64]}, {tmp_10_fu_1427_p5}};

assign p_Result_6_fu_1588_p4 = {|(1'd1), ap_phi_mux_gridOutT_data_V_phi_fu_833_p10[64 - 1:0]};

assign p_Result_s_fu_1545_p5 = {{ap_const_lv65_0[64:64]}, {sext_ln368_fu_1541_p1}};

assign pdschIn_TREADY = regslice_both_pdschIn_V_data_V_U_ack_in;

assign ptrs_V_0_address0 = zext_ln541_1_fu_1317_p1;

assign ptrs_V_1_address0 = zext_ln541_1_fu_1317_p1;

assign ret_V_fu_1357_p2 = (zext_ln1495_fu_1353_p1 + 17'd2);

assign select_ln147_fu_1035_p3 = ((icmp_ln1027_fu_1023_p2[0:0] == 1'b1) ? add_ln840_fu_1029_p2 : 16'd0);

assign sext_ln186_1_fu_1521_p1 = $signed(dmrs_V_2_q0);

assign sext_ln186_2_fu_1525_p1 = $signed(dmrs_V_1_q0);

assign sext_ln186_3_fu_1452_p1 = $signed(ptrs_V_0_q0);

assign sext_ln186_fu_1517_p1 = $signed(dmrs_V_0_q0);

assign sext_ln368_1_fu_1456_p1 = $signed(ptrs_V_1_q0);

assign sext_ln368_fu_1541_p1 = $signed(tmp_1_fu_1529_p5);

assign ssbIn_TREADY = regslice_both_ssbIn_V_data_V_U_ack_in;

assign sub_ln186_fu_902_p2 = (remD_V - ap_sig_allocacmp_usedD_V_load);

assign tmp_10_fu_1427_p5 = {{{{ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714}, {ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698}}, {ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683}}, {ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667}};

assign tmp_1_fu_1529_p5 = {{{{dmrs_V_3_q0}, {sext_ln186_2_fu_1525_p1}}, {sext_ln186_1_fu_1521_p1}}, {sext_ln186_fu_1517_p1}};

assign tmp_2_fu_911_p3 = sub_ln186_fu_902_p2[32'd1];

assign tmp_6_fu_1460_p5 = {{{{ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698}, {sext_ln368_1_fu_1456_p1}}, {ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667}}, {sext_ln186_3_fu_1452_p1}};

assign tmp_nbreadreq_fu_300_p6 = pdschIn_TVALID_int_regslice;

assign tmp_s_fu_1492_p5 = {{{{ap_phi_reg_pp0_iter1_pdschIn_s_V_8_loc_1_reg_714}, {ap_phi_reg_pp0_iter1_pdschIn_s_V_6_loc_3_reg_698}}, {ap_phi_reg_pp0_iter1_pdschIn_s_V_7_loc_1_reg_683}}, {ap_phi_reg_pp0_iter1_pdschIn_s_V_5_loc_3_reg_667}};

assign triggerIn_s_V_fu_963_p3 = pdschIn_TDATA_int_regslice[32'd64];

assign trunc_ln237_fu_957_p1 = pdschIn_TDATA_int_regslice[63:0];

assign trunc_ln628_1_fu_1195_p1 = ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[15:0];

assign trunc_ln628_fu_1223_p1 = ap_phi_mux_pdschInT_data_117251728_phi_fu_588_p8[15:0];

assign xor_ln1031_fu_1403_p2 = (icmp_ln1031_fu_1397_p2 ^ 1'd1);

assign zext_ln1019_fu_1363_p1 = ap_phi_mux_empty_31_phi_fu_545_p8;

assign zext_ln1495_fu_1353_p1 = numSC;

assign zext_ln258_1_fu_1598_p1 = p_Result_6_fu_1588_p4;

assign zext_ln258_2_fu_1583_p1 = grp_fu_875_p4;

assign zext_ln258_fu_1603_p1 = grp_fu_875_p4;

assign zext_ln541_1_fu_1317_p1 = ap_phi_mux_ptrsCount_V_loc_0_phi_fu_499_p8;

assign zext_ln541_fu_1345_p1 = ap_phi_mux_dmrsCount_V_loc_0_phi_fu_484_p8;


reg find_kernel_block = 0;
// synthesis translate_off
`include "txBuildGrid_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //txBuildGrid

