#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 13 14:54:44 2022
# Process ID: 71581
# Current directory: /home-temp/aluno/Downloads/vivado/15/15.runs/synth_1
# Command line: vivado -log bin2bcd_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bin2bcd_test.tcl
# Log file: /home-temp/aluno/Downloads/vivado/15/15.runs/synth_1/bin2bcd_test.vds
# Journal file: /home-temp/aluno/Downloads/vivado/15/15.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source bin2bcd_test.tcl -notrace
Command: synth_design -top bin2bcd_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 71595 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.578 ; gain = 62.992 ; free physical = 934 ; free virtual = 5847
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bin2bcd_test' [/home-temp/aluno/Downloads/bin2bcd_test.vhd:32]
INFO: [Synth 8-638] synthesizing module 'debounce_fsmd_arch' [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/debounce_all.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'debounce_fsmd_arch' (1#1) [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/debounce_all.vhd:87]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/bin2bcd.vhd:17]
WARNING: [Synth 8-3936] Found unconnected internal register 'bcd3_tmp_reg' and it is trimmed from '4' to '3' bits. [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/bin2bcd.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (2#1) [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap06_fsmd/bin2bcd.vhd:17]
INFO: [Synth 8-638] synthesizing module 'disp_hex_mux' [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'disp_hex_mux' (3#1) [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd_test' (4#1) [/home-temp/aluno/Downloads/bin2bcd_test.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.109 ; gain = 104.523 ; free physical = 947 ; free virtual = 5862
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.109 ; gain = 104.523 ; free physical = 948 ; free virtual = 5862
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap00_constraint/Nexys4_DDR_chu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bin2bcd_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bin2bcd_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1592.359 ; gain = 0.000 ; free physical = 679 ; free virtual = 5596
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 764 ; free virtual = 5682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 764 ; free virtual = 5682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 766 ; free virtual = 5684
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "db_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element q_reg_reg was removed.  [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 757 ; free virtual = 5676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 8     
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce_fsmd_arch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     22 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module disp_hex_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "debounce0/db_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element disp_hex_mux0/q_reg_reg was removed.  [/home-temp/aluno/Downloads/vivado/fpga_mcs_vhdl_src/chapter_listing/chap04_seq/disp_hex_mux.vhd:28]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 740 ; free virtual = 5659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 618 ; free virtual = 5537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 610 ; free virtual = 5529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5530
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5530
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    22|
|4     |LUT2   |    17|
|5     |LUT3   |    22|
|6     |LUT4   |    12|
|7     |LUT5   |    42|
|8     |LUT6   |    44|
|9     |FDCE   |    77|
|10    |IBUF   |    16|
|11    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-------------------+------+
|      |Instance        |Module             |Cells |
+------+----------------+-------------------+------+
|1     |top             |                   |   277|
|2     |  bin2bcd0      |bin2bcd            |   130|
|3     |  debounce0     |debounce_fsmd_arch |    82|
|4     |  disp_hex_mux0 |disp_hex_mux       |    35|
+------+----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.359 ; gain = 444.773 ; free physical = 611 ; free virtual = 5530
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1592.359 ; gain = 104.523 ; free physical = 665 ; free virtual = 5584
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1592.367 ; gain = 444.773 ; free physical = 665 ; free virtual = 5584
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1592.367 ; gain = 458.160 ; free physical = 659 ; free virtual = 5578
INFO: [Common 17-1381] The checkpoint '/home-temp/aluno/Downloads/vivado/15/15.runs/synth_1/bin2bcd_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bin2bcd_test_utilization_synth.rpt -pb bin2bcd_test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1616.371 ; gain = 0.000 ; free physical = 659 ; free virtual = 5577
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 14:55:30 2022...
