===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2018 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2788 ( 18.3%)    0.2788 ( 23.2%)  FIR Parser
    1.0075 ( 66.2%)    0.6879 ( 57.2%)  'firrtl.circuit' Pipeline
    0.1306 (  8.6%)    0.0719 (  6.0%)    'firrtl.module' Pipeline
    0.1152 (  7.6%)    0.0633 (  5.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0153 (  1.0%)    0.0086 (  0.7%)      LowerCHIRRTL
    0.0123 (  0.8%)    0.0123 (  1.0%)    InferWidths
    0.0505 (  3.3%)    0.0505 (  4.2%)    InferResets
    0.0018 (  0.1%)    0.0018 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1272 (  8.4%)    0.1272 ( 10.6%)    LowerFIRRTLTypes
    0.5463 ( 35.9%)    0.2853 ( 23.7%)    'firrtl.module' Pipeline
    0.0967 (  6.4%)    0.0488 (  4.1%)      ExpandWhens
    0.4496 ( 29.6%)    0.2365 ( 19.7%)      Canonicalizer
    0.0195 (  1.3%)    0.0195 (  1.6%)    Inliner
    0.0245 (  1.6%)    0.0245 (  2.0%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0963 (  6.3%)    0.0963 (  8.0%)    'firrtl.module' Pipeline
    0.0963 (  6.3%)    0.0963 (  8.0%)      Canonicalizer
    0.0798 (  5.2%)    0.0798 (  6.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0853 (  5.6%)    0.0853 (  7.1%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWCleanup
    0.0255 (  1.7%)    0.0255 (  2.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0581 (  3.8%)    0.0581 (  4.8%)    Canonicalizer
    0.0008 (  0.1%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0050 (  0.3%)    0.0050 (  0.4%)  HWLegalizeNames
    0.0147 (  1.0%)    0.0147 (  1.2%)  'hw.module' Pipeline
    0.0147 (  1.0%)    0.0147 (  1.2%)    PrettifyVerilog
    0.0493 (  3.2%)    0.0493 (  4.1%)  ExportVerilog emission
    0.0009 (  0.1%)    0.0009 (  0.1%)  Rest
    1.5215 (100.0%)    1.2018 (100.0%)  Total

{
  totalTime: 1.211,
  maxMemory: 68759552
}
