{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703098486894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703098486900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 19:54:46 2023 " "Processing started: Wed Dec 20 19:54:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703098486900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098486900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098486900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703098487480 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703098487480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/top.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/sumador.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGBANK " "Found entity 1: REGBANK" {  } { { "REGBANK.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/REGBANK.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/RAM.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/PC.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/mux_2to1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Gen " "Found entity 1: Imm_Gen" {  } { { "Imm_Gen.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/Imm_Gen.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.sv 1 1 " "Found 1 design units, including 1 entities, in source file core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.sv(32) " "Verilog HDL information at control.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "control.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/control.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1703098495508 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "control control.sv(25) " "Verilog Module Declaration warning at control.sv(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"control\"" {  } { { "control.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/control.sv" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/control.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arom.sv 1 1 " "Found 1 design units, including 1 entities, in source file arom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aROM " "Found entity 1: aROM" {  } { { "aROM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/aROM.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ALUcontrol.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ALU.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/mux_3to1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703098495547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098495547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703098495605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aROM aROM:aROM_inst " "Elaborating entity \"aROM\" for hierarchy \"aROM:aROM_inst\"" {  } { { "top.sv" "aROM_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495632 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90 0 1023 aROM.sv(38) " "Verilog HDL warning at aROM.sv(38): number of words (90) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "aROM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/aROM.sv" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1703098495641 "|top|aROM:aROM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 aROM.sv(33) " "Net \"mem.data_a\" at aROM.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "aROM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/aROM.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703098495642 "|top|aROM:aROM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 aROM.sv(33) " "Net \"mem.waddr_a\" at aROM.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "aROM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/aROM.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703098495642 "|top|aROM:aROM_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 aROM.sv(33) " "Net \"mem.we_a\" at aROM.sv(33) has no driver or initial value, using a default initial value '0'" {  } { { "aROM.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/aROM.sv" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1703098495642 "|top|aROM:aROM_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_inst\"" {  } { { "top.sv" "RAM_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/top.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_inst " "Elaborating entity \"core\" for hierarchy \"core:core_inst\"" {  } { { "top.sv" "core_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 core:core_inst\|mux_2to1:mux_2to1_inst3 " "Elaborating entity \"mux_2to1\" for hierarchy \"core:core_inst\|mux_2to1:mux_2to1_inst3\"" {  } { { "core.sv" "mux_2to1_inst3" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC core:core_inst\|PC:PC_inst " "Elaborating entity \"PC\" for hierarchy \"core:core_inst\|PC:PC_inst\"" {  } { { "core.sv" "PC_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador core:core_inst\|sumador:sumador_inst1 " "Elaborating entity \"sumador\" for hierarchy \"core:core_inst\|sumador:sumador_inst1\"" {  } { { "core.sv" "sumador_inst1" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id core:core_inst\|if_id:if_id_inst " "Elaborating entity \"if_id\" for hierarchy \"core:core_inst\|if_id:if_id_inst\"" {  } { { "core.sv" "if_id_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGBANK core:core_inst\|REGBANK:REGBANK_inst " "Elaborating entity \"REGBANK\" for hierarchy \"core:core_inst\|REGBANK:REGBANK_inst\"" {  } { { "core.sv" "REGBANK_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control core:core_inst\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"core:core_inst\|control:control_inst\"" {  } { { "core.sv" "control_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495753 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 control.sv(114) " "Verilog HDL assignment warning at control.sv(114): truncated value with size 2 to match size of target (1)" {  } { { "control.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/control.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703098495753 "|top|core:core_inst|control:control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_Gen core:core_inst\|Imm_Gen:Imm_Gen_inst " "Elaborating entity \"Imm_Gen\" for hierarchy \"core:core_inst\|Imm_Gen:Imm_Gen_inst\"" {  } { { "core.sv" "Imm_Gen_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex core:core_inst\|id_ex:id_ex_inst " "Elaborating entity \"id_ex\" for hierarchy \"core:core_inst\|id_ex:id_ex_inst\"" {  } { { "core.sv" "id_ex_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol core:core_inst\|ALUcontrol:ALUcontrol_inst " "Elaborating entity \"ALUcontrol\" for hierarchy \"core:core_inst\|ALUcontrol:ALUcontrol_inst\"" {  } { { "core.sv" "ALUcontrol_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU core:core_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"core:core_inst\|ALU:ALU_inst\"" {  } { { "core.sv" "ALU_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.sv(57) " "Verilog HDL assignment warning at ALU.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "ALU.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/ALU.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703098495795 "|top|core:core_inst|ALU:ALU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem core:core_inst\|ex_mem:ex_mem_inst " "Elaborating entity \"ex_mem\" for hierarchy \"core:core_inst\|ex_mem:ex_mem_inst\"" {  } { { "core.sv" "ex_mem_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb core:core_inst\|mem_wb:mem_wb_inst " "Elaborating entity \"mem_wb\" for hierarchy \"core:core_inst\|mem_wb:mem_wb_inst\"" {  } { { "core.sv" "mem_wb_inst" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/core.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098495810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703098496221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/output_files/procesador.map.smsg " "Generated suppressed messages file C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/output_files/procesador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098496341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703098496503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703098496503 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "top.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/top.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703098496642 "|top|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "top.sv" "" { Text "C:/Users/itsep/OneDrive/Documentos/GitHub/Microprocesador-ISDIGI/top.sv" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1703098496642 "|top|RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1703098496642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703098496643 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703098496643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703098496643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703098496655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 19:54:56 2023 " "Processing ended: Wed Dec 20 19:54:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703098496655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703098496655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703098496655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703098496655 ""}
