// Seed: 1846138527
module module_0 (
    output supply0 id_0,
    input  supply1 id_1,
    input  supply1 id_2,
    output supply1 id_3
);
  assign id_0 = -1;
  assign id_0 = id_1;
  assign module_1.type_16 = 0;
  assign id_3 = -1;
  localparam id_5 = -1;
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    output tri   id_2,
    input  tri0  id_3,
    id_7,
    input  tri0  id_4,
    input  tri0  id_5
);
  id_8(
      id_0 - 1
  );
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2
  );
  always id_1 <= id_7;
  wire id_9, id_10;
  tri id_11 = id_4;
  wire id_12, id_13;
  wire id_14, id_15;
endmodule : SymbolIdentifier
