# MyLogic EDA Tool - Documentation Index

## üìö H·ªá Th·ªëng T√†i Li·ªáu Ho√†n Ch·ªânh

T√†i li·ªáu ƒë∆∞·ª£c t·ªï ch·ª©c theo logic t·ª´ t·ªïng quan ƒë·∫øn chi ti·∫øt c·ª• th·ªÉ.

---

## üéØ 1. B·∫ÆT ƒê·∫¶U (Getting Started)

### 1.1. T√†i Li·ªáu Ch√≠nh
- **[QUICKSTART.md](QUICKSTART.md)** ‚≠ê
  - H∆∞·ªõng d·∫´n nhanh cho ng∆∞·ªùi m·ªõi
  - C√†i ƒë·∫∑t v√† ch·∫°y d·ª± √°n
  - V√≠ d·ª• th·ª±c t·∫ø
  - Checklist b·∫Øt ƒë·∫ßu

### 1.2. H∆∞·ªõng D·∫´n Synthesis
- **[SYNTHESIS_GUIDE.md](SYNTHESIS_GUIDE.md)**
  - Chi ti·∫øt v·ªÅ synthesis flow (5 b∆∞·ªõc)
  - Optimization levels (basic/standard/aggressive)
  - C√°ch ch·∫°y synthesis
  - Troubleshooting

### 1.3. T√†i Li·ªáu ƒê·∫ßy ƒê·ªß
- **[COMPLETE_DOCUMENTATION.md](COMPLETE_DOCUMENTATION.md)**
  - T·ªïng quan to√†n b·ªô project
  - C·∫•u tr√∫c th∆∞ m·ª•c chi ti·∫øt
  - Logic flow ƒë·∫ßy ƒë·ªß
  - Professional standards

---

## üìñ 2. L√ù THUY·∫æT C∆† B·∫¢N (Theoretical Foundation)

### 2.1. Gi·ªõi Thi·ªáu T·ªïng Quan
- **[00_overview/01_introduction.md](00_overview/01_introduction.md)**
  - Gi·ªõi thi·ªáu v·ªÅ EDA Tools
  - M·ª•c ƒë√≠ch c·ªßa MyLogic
  - Ki·∫øn tr√∫c h·ªá th·ªëng
  - Use cases

### 2.2. N·ªÅn T·∫£ng L√Ω Thuy·∫øt
- **[00_overview/02_theoretical_foundation.md](00_overview/02_theoretical_foundation.md)**
  - Boolean Algebra & Logic Design
  - Synthesis Algorithms (Strash, DCE, CSE)
  - Optimization Techniques
  - VLSI CAD Concepts

### 2.3. C·∫•u Tr√∫c D·ª± √Ån
- **[00_overview/project_structure_guide.md](00_overview/project_structure_guide.md)**
  - T·ªï ch·ª©c th∆∞ m·ª•c
  - Module relationships
  - Design patterns
  - Best practices

---

## üîß 3. C√ÅC THU·∫¨T TO√ÅN (Algorithms)

### 3.1. T·ªïng Quan
- **[algorithms/README.md](algorithms/README.md)**
  - Overview t·∫•t c·∫£ algorithms
  - Ph√¢n lo·∫°i theo ch·ª©c nƒÉng
  - Complexity analysis

### 3.2. L√Ω Thuy·∫øt Chuy√™n S√¢u
- **[00_overview/03_mathematical_foundations.md](00_overview/03_mathematical_foundations.md)** ‚≠ê
  - Boolean Algebra & Graph Theory
  - BDD Theory & SAT Algorithms
  - Optimization Theory & Complexity Classes
  - Data Structures for EDA
  - Numerical Methods

- **[algorithms/SYNTHESIS_THEORY.md](algorithms/SYNTHESIS_THEORY.md)** ‚≠ê
  - Structural Hashing Theory
  - AIG (And-Inverter Graph)
  - Multi-Level Logic Optimization
  - Technology-Independent Optimization
  - Equivalence Checking
  - Formal Verification

- **[algorithms/VLSI_CAD_THEORY.md](algorithms/VLSI_CAD_THEORY.md)** ‚≠ê
  - BDD Algorithms Chi Ti·∫øt
  - SAT Solving (DPLL, CDCL)
  - Placement Algorithms (Force-Directed, SA)
  - Routing Algorithms (Lee, A*, PathFinder)
  - Static Timing Analysis
  - Power Analysis

### 3.3. Optimization Algorithms
- **[../core/optimization/README.md](../core/optimization/README.md)** ‚≠ê
  - Dead Code Elimination (DCE) - L√Ω thuy·∫øt ƒë·∫ßy ƒë·ªß
  - Common Subexpression Elimination (CSE) - Formal definition
  - Constant Propagation (ConstProp) - Data flow analysis
  - Logic Balancing (Balance) - Level optimization
  - Complexity Analysis & Correctness Proofs

### 3.4. Synthesis Algorithms
- **[../core/synthesis/README.md](../core/synthesis/README.md)**
  - Structural Hashing (Strash)
  - Complete Synthesis Flow
  - ABC Integration

### 3.5. Implementation Details
- **Core Optimization:** `../core/optimization/` - DCE, CSE, ConstProp, Balance
- **Core Synthesis:** `../core/synthesis/` - Strash, Synthesis Flow
- **VLSI CAD:** `../core/vlsi_cad/` - BDD, SAT, Placement, Routing, Timing

### 3.6. VLSI CAD Algorithms
- **[vlsi_cad/README.md](vlsi_cad/README.md)**
  - Binary Decision Diagrams (BDD)
  - SAT Solver
  - Placement & Routing
  - Timing Analysis

### 3.7. Mathematical Foundations
- **[00_overview/03_mathematical_foundations.md](00_overview/03_mathematical_foundations.md)** ‚≠ê‚≠ê‚≠ê
  - **Boolean Algebra:** Functions, Normal Forms, Laws
  - **Graph Theory:** DAG, Hypergraph, Algorithms
  - **BDD Theory:** Shannon Expansion, ROBDD Properties
  - **SAT:** DPLL, CDCL, Complexity
  - **Graph Algorithms:** MST, Dijkstra, Max Flow
  - **Optimization:** Simulated Annealing, Force-Directed
  - **Timing:** Static Timing Analysis, Critical Path
  - **Technology Mapping:** Covering Problem, LUT Mapping
  - **Complexity Theory:** P, NP, NP-Complete, Approximations
  - **Data Structures:** Union-Find, Hash Tables, Spatial Structures

---

## üß™ 4. M√î PH·ªéNG (Simulation)

### 4.1. T·ªïng Quan Simulation
- **[simulation/simulation_overview.md](simulation/simulation_overview.md)**
  - Scalar vs Vector simulation
  - Arithmetic simulation
  - Logic simulation
  - Timing simulation

### 4.2. Implementation Details
- **[../core/simulation/README.md](../core/simulation/README.md)**
  - Architecture
  - APIs
  - Examples

---

## üîå 5. PARSERS & FRONTENDS

### 5.1. Verilog Parser
- **[../frontends/README.md](../frontends/README.md)**
  - Parser overview
  - Modular structure
  - Refactoring history

### 5.2. Parser Architecture
- **[../frontends/verilog/docs/INDEX.md](../frontends/verilog/docs/INDEX.md)**
  - Core components
  - Operations modules
  - Expression parsing

### 5.3. Design & Reuse
- **[../frontends/verilog/docs/ARCHITECTURE.md](../frontends/verilog/docs/ARCHITECTURE.md)**
  - Design patterns
  - Code reuse strategy
  - Extensibility

---

## üî¨ 6. TECHNOLOGY MAPPING & TECHLIBS

### 6.1. Technology Mapping
- **[../core/technology_mapping/README.md](../core/technology_mapping/README.md)**
  - LUT-based mapping
  - Cell library mapping
  - Area optimization

### 6.2. Technology Libraries
- **[../techlibs/INDEX.md](../techlibs/INDEX.md)**
  - ASIC libraries
  - FPGA vendor libraries (Yosys integration)
  - Library organization

---

## üß™ 7. TESTING & VALIDATION

### 7.1. Testing Strategy
- **[testing/README.md](testing/README.md)**
  - Unit tests
  - Integration tests
  - Test coverage
  - CI/CD

### 7.2. Examples & Benchmarks
- **[../examples/](../examples/)**
  - full_adder.v
  - comprehensive_combinational.v
  - priority_encoder.v
  - arithmetic_operations.v

---

## üõ†Ô∏è 8. TOOLS & UTILITIES

### 8.1. Visualization Tools
- **[../tools/visualizers/README.md](../tools/visualizers/README.md)**
  - SVG generation
  - Netlist visualization
  - Demo tools

### 8.2. Analysis Tools
- **[../tools/analyzers/README.md](../tools/analyzers/README.md)**
  - Cell type analysis
  - Format comparison
  - Structure analysis

### 8.3. Converters
- **[../tools/converters/README.md](../tools/converters/README.md)**
  - Format conversion
  - Yosys compatibility

---

## üìä 9. REPORTS & BENCHMARKS

### 9.1. Benchmark Results
- **[report/](report/)** (if exists)
  - Performance metrics
  - Comparison with other tools
  - Optimization statistics

---

## ü§ù 10. CONTRIBUTING & DEVELOPMENT

### 10.1. How to Contribute
- **[../tools/CONTRIBUTING.md](../tools/CONTRIBUTING.md)**
  - Code style
  - Pull request process
  - Development workflow

### 10.2. Changelog
- **[../tools/CHANGELOG.md](../tools/CHANGELOG.md)**
  - Version history
  - Feature additions
  - Bug fixes

---

## üìã C·∫§U TR√öC LOGIC C·ª¶A T√ÄI LI·ªÜU

```
QUICKSTART ‚Üí B·∫Øt ƒë·∫ßu nhanh
    ‚Üì
SYNTHESIS_GUIDE ‚Üí Hi·ªÉu v·ªÅ synthesis
    ‚Üì
COMPLETE_DOCUMENTATION ‚Üí To√†n b·ªô chi ti·∫øt
    ‚Üì
L√Ω thuy·∫øt (00_overview/) ‚Üí N·ªÅn t·∫£ng
    ‚Üì
Algorithms ‚Üí Hi·ªÉu thu·∫≠t to√°n
    ‚Üì
Implementation (core/) ‚Üí Code th·ª±c t·∫ø
    ‚Üì
Testing ‚Üí Ki·ªÉm tra
```

---

## üéØ L·ªò TR√åNH H·ªåC T·∫¨P KHUY·∫æN NGH·ªä

### Ng∆∞·ªùi M·ªõi B·∫Øt ƒê·∫ßu (Beginner)
1. ‚úÖ QUICKSTART.md - Ch·∫°y th·ª≠ ngay
2. ‚úÖ 00_overview/01_introduction.md - Hi·ªÉu t·ªïng quan
3. ‚úÖ SYNTHESIS_GUIDE.md - H·ªçc synthesis
4. ‚úÖ Examples - Th·ª≠ c√°c v√≠ d·ª•

### Trung C·∫•p (Intermediate)
1. ‚úÖ 00_overview/02_theoretical_foundation.md
2. ‚úÖ 00_overview/03_mathematical_foundations.md ‚≠ê
3. ‚úÖ algorithms/README.md
4. ‚úÖ core/optimization/README.md
5. ‚úÖ frontends/README.md

### N√¢ng Cao (Advanced)
1. ‚úÖ COMPLETE_DOCUMENTATION.md
2. ‚úÖ algorithms/SYNTHESIS_THEORY.md ‚≠ê‚≠ê
3. ‚úÖ algorithms/VLSI_CAD_THEORY.md ‚≠ê‚≠ê
4. ‚úÖ vlsi_cad/README.md
5. ‚úÖ core/simulation/README.md
6. ‚úÖ Source code trong core/

### Nghi√™n C·ª©u (Research)
1. ‚úÖ 00_overview/03_mathematical_foundations.md ‚≠ê‚≠ê‚≠ê - To√°n h·ªçc n·ªÅn t·∫£ng
2. ‚úÖ algorithms/SYNTHESIS_THEORY.md ‚≠ê‚≠ê‚≠ê - Synthesis algorithms formal
3. ‚úÖ algorithms/VLSI_CAD_THEORY.md ‚≠ê‚≠ê‚≠ê - VLSI CAD algorithms formal
4. ‚úÖ core/optimization/README.md - Optimization theory v·ªõi proofs
5. ‚úÖ benchmarks/ - K·∫øt qu·∫£ benchmark
6. ‚úÖ Source code - Ph√¢n t√≠ch implementation
7. ‚úÖ tools/ - Extend & customize

---

## üîç T√åM KI·∫æM NHANH

### T√¥i mu·ªën...

**...ch·∫°y d·ª± √°n ngay:**
‚Üí [QUICKSTART.md](QUICKSTART.md)

**...hi·ªÉu synthesis flow:**
‚Üí [SYNTHESIS_GUIDE.md](SYNTHESIS_GUIDE.md)

**...hi·ªÉu l√Ω thuy·∫øt EDA:**
‚Üí [00_overview/02_theoretical_foundation.md](00_overview/02_theoretical_foundation.md)

**...n·ªÅn t·∫£ng to√°n h·ªçc:**
‚Üí [00_overview/03_mathematical_foundations.md](00_overview/03_mathematical_foundations.md) ‚≠ê

**...l√Ω thuy·∫øt synthesis chi ti·∫øt:**
‚Üí [algorithms/SYNTHESIS_THEORY.md](algorithms/SYNTHESIS_THEORY.md) ‚≠ê

**...l√Ω thuy·∫øt VLSI CAD chi ti·∫øt:**
‚Üí [algorithms/VLSI_CAD_THEORY.md](algorithms/VLSI_CAD_THEORY.md) ‚≠ê

**...xem code optimization:**
‚Üí [../core/optimization/](../core/optimization/)

**...xem parser implementation:**
‚Üí [../frontends/verilog/](../frontends/verilog/)

**...t√≠ch h·ª£p Yosys:**
‚Üí [../integrations/yosys/](../integrations/yosys/)

**...customize tools:**
‚Üí [../tools/](../tools/)

**...contribute code:**
‚Üí [../tools/CONTRIBUTING.md](../tools/CONTRIBUTING.md)

---

## üìû H·ªñ TR·ª¢

N·∫øu g·∫∑p v·∫•n ƒë·ªÅ:
1. Ki·ªÉm tra [QUICKSTART.md](QUICKSTART.md) - Troubleshooting section
2. Xem [SYNTHESIS_GUIDE.md](SYNTHESIS_GUIDE.md) - Common issues
3. ƒê·ªçc source code READMEs
4. T·∫°o issue tr√™n GitHub

---

**C·∫≠p nh·∫≠t**: 2025-10-30  
**Version**: 2.0.0  
**T√°c gi·∫£**: MyLogic Development Team

