{
    "Function": "da8xx_cfgchip_register_div4p5",
    "astEdges": [
        [
            13,
            14
        ],
        [
            9,
            10
        ],
        [
            0,
            15
        ],
        [
            0,
            1
        ],
        [
            0,
            3
        ],
        [
            0,
            2
        ],
        [
            5,
            6
        ],
        [
            5,
            7
        ],
        [
            12,
            13
        ],
        [
            3,
            4
        ],
        [
            3,
            5
        ],
        [
            3,
            12
        ],
        [
            7,
            9
        ],
        [
            7,
            11
        ],
        [
            7,
            8
        ]
    ],
    "candidateNodeList": [
        6,
        8,
        10,
        11,
        14
    ],
    "cfgEdges": [
        [
            13,
            12
        ],
        [
            9,
            7
        ],
        [
            0,
            9
        ],
        [
            5,
            13
        ],
        [
            12,
            15
        ],
        [
            7,
            5
        ]
    ],
    "ddgEdges": [
        [
            13,
            15
        ],
        [
            13,
            15
        ],
        [
            13,
            12
        ],
        [
            0,
            13
        ],
        [
            0,
            5
        ],
        [
            0,
            7
        ],
        [
            5,
            13
        ],
        [
            5,
            15
        ],
        [
            12,
            15
        ],
        [
            7,
            15
        ],
        [
            7,
            15
        ],
        [
            7,
            15
        ],
        [
            7,
            5
        ],
        [
            7,
            5
        ],
        [
            7,
            5
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            4
        ],
        [
            4,
            6
        ],
        [
            6,
            8
        ],
        [
            8,
            10
        ],
        [
            10,
            11
        ],
        [
            11,
            14
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "LOCAL",
        "5": "<operator>.assignment",
        "6": "gate",
        "7": "da8xx_cfgchip_gate_clk_register",
        "8": "dev",
        "9": "<operator>.addressOf",
        "10": "da8xx_div4p5ena_info",
        "11": "regmap",
        "12": "RETURN",
        "13": "PTR_ERR_OR_ZERO",
        "14": "gate",
        "15": "METHOD_RETURN"
    }
}