// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module apply_rotary_pos_emb (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_q_0_V_address0,
        input_q_0_V_ce0,
        input_q_0_V_q0,
        input_q_0_V_address1,
        input_q_0_V_ce1,
        input_q_0_V_q1,
        input_k_0_V_address0,
        input_k_0_V_ce0,
        input_k_0_V_q0,
        input_k_0_V_address1,
        input_k_0_V_ce1,
        input_k_0_V_q1,
        output_q_0_V_address0,
        output_q_0_V_ce0,
        output_q_0_V_we0,
        output_q_0_V_d0,
        output_k_0_V_address0,
        output_k_0_V_ce0,
        output_k_0_V_we0,
        output_k_0_V_d0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] input_q_0_V_address0;
output   input_q_0_V_ce0;
input  [37:0] input_q_0_V_q0;
output  [10:0] input_q_0_V_address1;
output   input_q_0_V_ce1;
input  [37:0] input_q_0_V_q1;
output  [10:0] input_k_0_V_address0;
output   input_k_0_V_ce0;
input  [37:0] input_k_0_V_q0;
output  [10:0] input_k_0_V_address1;
output   input_k_0_V_ce1;
input  [37:0] input_k_0_V_q1;
output  [10:0] output_q_0_V_address0;
output   output_q_0_V_ce0;
output   output_q_0_V_we0;
output  [37:0] output_q_0_V_d0;
output  [10:0] output_k_0_V_address0;
output   output_k_0_V_ce0;
output   output_k_0_V_we0;
output  [37:0] output_k_0_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] input_q_0_V_address0;
reg input_q_0_V_ce0;
reg input_q_0_V_ce1;
reg[10:0] input_k_0_V_address0;
reg input_k_0_V_ce0;
reg input_k_0_V_ce1;
reg output_q_0_V_ce0;
reg output_q_0_V_we0;
reg output_k_0_V_ce0;
reg output_k_0_V_we0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] cos_tab_V_5_address0;
reg    cos_tab_V_5_ce0;
wire   [20:0] cos_tab_V_5_q0;
wire   [6:0] sin_tab_V_5_address0;
reg    sin_tab_V_5_ce0;
wire   [20:0] sin_tab_V_5_q0;
reg   [37:0] reg_298;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state8;
reg   [37:0] reg_302;
wire   [4:0] i_fu_312_p2;
reg   [4:0] i_reg_560;
wire    ap_CS_fsm_state2;
wire   [11:0] sub_ln1265_fu_338_p2;
reg   [11:0] sub_ln1265_reg_565;
wire   [0:0] icmp_ln168_fu_306_p2;
wire   [5:0] add_ln170_fu_354_p2;
reg   [5:0] add_ln170_reg_574;
wire    ap_CS_fsm_state3;
wire  signed [63:0] sext_ln203_fu_369_p1;
reg  signed [63:0] sext_ln203_reg_579;
wire   [0:0] icmp_ln170_fu_348_p2;
wire  signed [63:0] sext_ln1265_fu_390_p1;
reg  signed [63:0] sext_ln1265_reg_595;
wire   [4:0] i_2_fu_416_p2;
reg   [4:0] i_2_reg_614;
wire    ap_CS_fsm_state6;
wire   [11:0] sub_ln1116_fu_442_p2;
reg   [11:0] sub_ln1116_reg_619;
wire   [0:0] icmp_ln180_fu_410_p2;
wire   [6:0] add_ln182_fu_454_p2;
reg   [6:0] add_ln182_reg_627;
wire    ap_CS_fsm_state7;
wire  signed [63:0] sext_ln1116_fu_475_p1;
reg  signed [63:0] sext_ln1116_reg_632;
wire   [0:0] icmp_ln182_fu_448_p2;
reg   [20:0] cos_tab_V_5_load_reg_668;
reg   [20:0] sin_tab_V_5_load_reg_673;
wire   [37:0] rotated_q_0_V_q0;
reg   [37:0] rotated_q_0_V_load_reg_678;
wire   [37:0] rotated_k_0_V_q0;
reg   [37:0] rotated_k_0_V_load_reg_683;
wire   [57:0] mul_ln1118_fu_490_p2;
reg   [57:0] mul_ln1118_reg_688;
wire    ap_CS_fsm_state9;
wire   [57:0] mul_ln1118_1_fu_502_p2;
reg   [57:0] mul_ln1118_1_reg_693;
wire   [57:0] mul_ln1118_2_fu_512_p2;
reg   [57:0] mul_ln1118_2_reg_698;
wire   [57:0] mul_ln1118_3_fu_521_p2;
reg   [57:0] mul_ln1118_3_reg_703;
reg   [10:0] rotated_q_0_V_address0;
reg    rotated_q_0_V_ce0;
reg    rotated_q_0_V_we0;
reg   [37:0] rotated_q_0_V_d0;
reg   [10:0] rotated_k_0_V_address0;
reg    rotated_k_0_V_ce0;
reg    rotated_k_0_V_we0;
reg   [37:0] rotated_k_0_V_d0;
reg   [4:0] i_0_reg_254;
reg   [5:0] k_0_0_reg_265;
wire    ap_CS_fsm_state5;
reg   [4:0] i14_0_reg_276;
reg   [6:0] k16_0_0_reg_287;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln183_fu_460_p1;
wire   [37:0] sub_ln703_fu_396_p2;
wire   [37:0] sub_ln703_38_fu_403_p2;
wire   [9:0] tmp_64_fu_326_p3;
wire   [11:0] tmp_63_fu_318_p3;
wire   [11:0] zext_ln1265_fu_334_p1;
wire   [11:0] zext_ln203_fu_360_p1;
wire   [11:0] add_ln203_fu_364_p2;
wire   [6:0] zext_ln170_fu_344_p1;
wire   [6:0] add_ln171_fu_375_p2;
wire   [11:0] zext_ln1265_3_fu_381_p1;
wire   [11:0] add_ln1265_fu_385_p2;
wire   [9:0] tmp_66_fu_430_p3;
wire   [11:0] tmp_65_fu_422_p3;
wire   [11:0] zext_ln1116_fu_438_p1;
wire   [11:0] zext_ln1116_1_fu_466_p1;
wire   [11:0] add_ln1116_fu_470_p2;
wire  signed [37:0] mul_ln1118_fu_490_p0;
wire  signed [20:0] mul_ln1118_fu_490_p1;
wire  signed [57:0] sext_ln1118_3_fu_487_p1;
wire  signed [37:0] mul_ln1118_1_fu_502_p0;
wire  signed [20:0] mul_ln1118_1_fu_502_p1;
wire  signed [57:0] sext_ln1118_5_fu_499_p1;
wire  signed [37:0] mul_ln1118_2_fu_512_p0;
wire  signed [20:0] mul_ln1118_2_fu_512_p1;
wire  signed [37:0] mul_ln1118_3_fu_521_p0;
wire  signed [20:0] mul_ln1118_3_fu_521_p1;
wire   [57:0] add_ln1192_fu_527_p2;
wire   [57:0] add_ln1192_1_fu_542_p2;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
end

apply_rotary_pos_fYi #(
    .DataWidth( 21 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
cos_tab_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_tab_V_5_address0),
    .ce0(cos_tab_V_5_ce0),
    .q0(cos_tab_V_5_q0)
);

apply_rotary_pos_g8j #(
    .DataWidth( 21 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
sin_tab_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_tab_V_5_address0),
    .ce0(sin_tab_V_5_ce0),
    .q0(sin_tab_V_5_q0)
);

apply_rotary_pos_hbi #(
    .DataWidth( 38 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
rotated_q_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rotated_q_0_V_address0),
    .ce0(rotated_q_0_V_ce0),
    .we0(rotated_q_0_V_we0),
    .d0(rotated_q_0_V_d0),
    .q0(rotated_q_0_V_q0)
);

apply_rotary_pos_hbi #(
    .DataWidth( 38 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
rotated_k_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rotated_k_0_V_address0),
    .ce0(rotated_k_0_V_ce0),
    .we0(rotated_k_0_V_we0),
    .d0(rotated_k_0_V_d0),
    .q0(rotated_k_0_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln168_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i14_0_reg_276 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln182_fu_448_p2 == 1'd1))) begin
        i14_0_reg_276 <= i_2_reg_614;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_254 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln170_fu_348_p2 == 1'd1))) begin
        i_0_reg_254 <= i_reg_560;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        k16_0_0_reg_287 <= add_ln182_reg_627;
    end else if (((icmp_ln180_fu_410_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        k16_0_0_reg_287 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        k_0_0_reg_265 <= add_ln170_reg_574;
    end else if (((icmp_ln168_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_0_0_reg_265 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln170_reg_574 <= add_ln170_fu_354_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln182_reg_627 <= add_ln182_fu_454_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        cos_tab_V_5_load_reg_668 <= cos_tab_V_5_q0;
        rotated_k_0_V_load_reg_683 <= rotated_k_0_V_q0;
        rotated_q_0_V_load_reg_678 <= rotated_q_0_V_q0;
        sin_tab_V_5_load_reg_673 <= sin_tab_V_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        i_2_reg_614 <= i_2_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_560 <= i_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mul_ln1118_1_reg_693 <= mul_ln1118_1_fu_502_p2;
        mul_ln1118_2_reg_698 <= mul_ln1118_2_fu_512_p2;
        mul_ln1118_3_reg_703 <= mul_ln1118_3_fu_521_p2;
        mul_ln1118_reg_688 <= mul_ln1118_fu_490_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4))) begin
        reg_298 <= input_q_0_V_q0;
        reg_302 <= input_k_0_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln182_fu_448_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        sext_ln1116_reg_632 <= sext_ln1116_fu_475_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln170_fu_348_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        sext_ln1265_reg_595 <= sext_ln1265_fu_390_p1;
        sext_ln203_reg_579 <= sext_ln203_fu_369_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln180_fu_410_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        sub_ln1116_reg_619[11 : 5] <= sub_ln1116_fu_442_p2[11 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln168_fu_306_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_ln1265_reg_565[11 : 5] <= sub_ln1265_fu_338_p2[11 : 5];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln180_fu_410_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln180_fu_410_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        cos_tab_V_5_ce0 = 1'b1;
    end else begin
        cos_tab_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_k_0_V_address0 = sext_ln1116_fu_475_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_k_0_V_address0 = sext_ln1265_fu_390_p1;
    end else begin
        input_k_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        input_k_0_V_ce0 = 1'b1;
    end else begin
        input_k_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_k_0_V_ce1 = 1'b1;
    end else begin
        input_k_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_q_0_V_address0 = sext_ln1116_fu_475_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_q_0_V_address0 = sext_ln1265_fu_390_p1;
    end else begin
        input_q_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state3))) begin
        input_q_0_V_ce0 = 1'b1;
    end else begin
        input_q_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_q_0_V_ce1 = 1'b1;
    end else begin
        input_q_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        output_k_0_V_ce0 = 1'b1;
    end else begin
        output_k_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        output_k_0_V_we0 = 1'b1;
    end else begin
        output_k_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        output_q_0_V_ce0 = 1'b1;
    end else begin
        output_q_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        output_q_0_V_we0 = 1'b1;
    end else begin
        output_q_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rotated_k_0_V_address0 = sext_ln1116_fu_475_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        rotated_k_0_V_address0 = sext_ln203_reg_579;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rotated_k_0_V_address0 = sext_ln1265_reg_595;
    end else begin
        rotated_k_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state7))) begin
        rotated_k_0_V_ce0 = 1'b1;
    end else begin
        rotated_k_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rotated_k_0_V_d0 = sub_ln703_38_fu_403_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rotated_k_0_V_d0 = input_k_0_V_q1;
    end else begin
        rotated_k_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        rotated_k_0_V_we0 = 1'b1;
    end else begin
        rotated_k_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rotated_q_0_V_address0 = sext_ln1116_fu_475_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        rotated_q_0_V_address0 = sext_ln203_reg_579;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rotated_q_0_V_address0 = sext_ln1265_reg_595;
    end else begin
        rotated_q_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state7))) begin
        rotated_q_0_V_ce0 = 1'b1;
    end else begin
        rotated_q_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rotated_q_0_V_d0 = sub_ln703_fu_396_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        rotated_q_0_V_d0 = input_q_0_V_q1;
    end else begin
        rotated_q_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5))) begin
        rotated_q_0_V_we0 = 1'b1;
    end else begin
        rotated_q_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sin_tab_V_5_ce0 = 1'b1;
    end else begin
        sin_tab_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln168_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln170_fu_348_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln180_fu_410_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln182_fu_448_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1116_fu_470_p2 = (sub_ln1116_reg_619 + zext_ln1116_1_fu_466_p1);

assign add_ln1192_1_fu_542_p2 = (mul_ln1118_3_reg_703 + mul_ln1118_2_reg_698);

assign add_ln1192_fu_527_p2 = (mul_ln1118_1_reg_693 + mul_ln1118_reg_688);

assign add_ln1265_fu_385_p2 = (sub_ln1265_reg_565 + zext_ln1265_3_fu_381_p1);

assign add_ln170_fu_354_p2 = (k_0_0_reg_265 + 6'd1);

assign add_ln171_fu_375_p2 = (zext_ln170_fu_344_p1 + 7'd48);

assign add_ln182_fu_454_p2 = (k16_0_0_reg_287 + 7'd1);

assign add_ln203_fu_364_p2 = (sub_ln1265_reg_565 + zext_ln203_fu_360_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign cos_tab_V_5_address0 = zext_ln183_fu_460_p1;

assign i_2_fu_416_p2 = (i14_0_reg_276 + 5'd1);

assign i_fu_312_p2 = (i_0_reg_254 + 5'd1);

assign icmp_ln168_fu_306_p2 = ((i_0_reg_254 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_348_p2 = ((k_0_0_reg_265 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_410_p2 = ((i14_0_reg_276 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_448_p2 = ((k16_0_0_reg_287 == 7'd96) ? 1'b1 : 1'b0);

assign input_k_0_V_address1 = sext_ln203_fu_369_p1;

assign input_q_0_V_address1 = sext_ln203_fu_369_p1;

assign mul_ln1118_1_fu_502_p0 = rotated_q_0_V_load_reg_678;

assign mul_ln1118_1_fu_502_p1 = sext_ln1118_5_fu_499_p1;

assign mul_ln1118_1_fu_502_p2 = ($signed(mul_ln1118_1_fu_502_p0) * $signed(mul_ln1118_1_fu_502_p1));

assign mul_ln1118_2_fu_512_p0 = reg_302;

assign mul_ln1118_2_fu_512_p1 = sext_ln1118_3_fu_487_p1;

assign mul_ln1118_2_fu_512_p2 = ($signed(mul_ln1118_2_fu_512_p0) * $signed(mul_ln1118_2_fu_512_p1));

assign mul_ln1118_3_fu_521_p0 = rotated_k_0_V_load_reg_683;

assign mul_ln1118_3_fu_521_p1 = sext_ln1118_5_fu_499_p1;

assign mul_ln1118_3_fu_521_p2 = ($signed(mul_ln1118_3_fu_521_p0) * $signed(mul_ln1118_3_fu_521_p1));

assign mul_ln1118_fu_490_p0 = reg_298;

assign mul_ln1118_fu_490_p1 = sext_ln1118_3_fu_487_p1;

assign mul_ln1118_fu_490_p2 = ($signed(mul_ln1118_fu_490_p0) * $signed(mul_ln1118_fu_490_p1));

assign output_k_0_V_address0 = sext_ln1116_reg_632;

assign output_k_0_V_d0 = {{add_ln1192_1_fu_542_p2[57:20]}};

assign output_q_0_V_address0 = sext_ln1116_reg_632;

assign output_q_0_V_d0 = {{add_ln1192_fu_527_p2[57:20]}};

assign sext_ln1116_fu_475_p1 = $signed(add_ln1116_fu_470_p2);

assign sext_ln1118_3_fu_487_p1 = $signed(cos_tab_V_5_load_reg_668);

assign sext_ln1118_5_fu_499_p1 = $signed(sin_tab_V_5_load_reg_673);

assign sext_ln1265_fu_390_p1 = $signed(add_ln1265_fu_385_p2);

assign sext_ln203_fu_369_p1 = $signed(add_ln203_fu_364_p2);

assign sin_tab_V_5_address0 = zext_ln183_fu_460_p1;

assign sub_ln1116_fu_442_p2 = (tmp_65_fu_422_p3 - zext_ln1116_fu_438_p1);

assign sub_ln1265_fu_338_p2 = (tmp_63_fu_318_p3 - zext_ln1265_fu_334_p1);

assign sub_ln703_38_fu_403_p2 = (38'd0 - reg_302);

assign sub_ln703_fu_396_p2 = (38'd0 - reg_298);

assign tmp_63_fu_318_p3 = {{i_0_reg_254}, {7'd0}};

assign tmp_64_fu_326_p3 = {{i_0_reg_254}, {5'd0}};

assign tmp_65_fu_422_p3 = {{i14_0_reg_276}, {7'd0}};

assign tmp_66_fu_430_p3 = {{i14_0_reg_276}, {5'd0}};

assign zext_ln1116_1_fu_466_p1 = k16_0_0_reg_287;

assign zext_ln1116_fu_438_p1 = tmp_66_fu_430_p3;

assign zext_ln1265_3_fu_381_p1 = add_ln171_fu_375_p2;

assign zext_ln1265_fu_334_p1 = tmp_64_fu_326_p3;

assign zext_ln170_fu_344_p1 = k_0_0_reg_265;

assign zext_ln183_fu_460_p1 = k16_0_0_reg_287;

assign zext_ln203_fu_360_p1 = k_0_0_reg_265;

always @ (posedge ap_clk) begin
    sub_ln1265_reg_565[4:0] <= 5'b00000;
    sub_ln1116_reg_619[4:0] <= 5'b00000;
end

endmodule //apply_rotary_pos_emb
