Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 12 Dec 2018 08:58:29 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga001.fm.intel.com (fmsmga001.fm.intel.com [10.253.24.23])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 0CF815803DC
	for <like.xu@linux.intel.com>; Tue, 11 Dec 2018 16:42:55 -0800 (PST)
Received: from fmsmga105.fm.intel.com ([10.1.193.10])
  by fmsmga001-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 11 Dec 2018 16:42:54 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AefpxGB2XIneWTqyMsmDT+DRfVm0co7zxezQtwd8Z?=
 =?us-ascii?q?sesWKvvxwZ3uMQTl6Ol3ixeRBMOHs6IC07KempujcFRI2YyGvnEGfc4EfD4+ou?=
 =?us-ascii?q?JSoTYdBtWYA1bwNv/gYn9yNs1DUFh44yPzahANS47xaFLIv3K98yMZFAnhOgpp?=
 =?us-ascii?q?POT1HZPZg9iq2+yo9JDffwZFiCChbb9uMR67sRjfus4KjIV4N60/0AHJonxGe+?=
 =?us-ascii?q?RXwWNnO1eelAvi68mz4ZBu7T1et+ou+MBcX6r6eb84TaFDAzQ9L281/szrugLd?=
 =?us-ascii?q?QgaJ+3ART38ZkhtMAwjC8RH6QpL8uTb0u+ZhxCWXO9D9QLYpUjqg8qhrUgflhi?=
 =?us-ascii?q?kHOTAn82/XhMN/g75Grx2jqRNx3pbUbYOXOvdxY6/Qc88WSnRaXstKWCxNHpmx?=
 =?us-ascii?q?YpETA+cbIOpVqZT2qVsUrRu5AAmhHO3hxSVWhn/3wKIxzuUvEQDd0ww7GNIOtm?=
 =?us-ascii?q?nfodLoO6gIT+C1zbTHwC7Mb/NXwjj984/IchY7rf6RR7JwdtLRxlIxGAzflFWc?=
 =?us-ascii?q?s43lMC6P2usXrmiW9uxtXv+hhW4grgF+uDmvxsE0h4nOh4MVzkrL+j5iwIovIt?=
 =?us-ascii?q?24UkF7bca5H5tKsCGaL5B5Td04TGFyoio6y6AJtJimdyYJ0JQq3wDTZ+CEfoSS?=
 =?us-ascii?q?/x7vSeWcLS1miH9reL+znQu+/Eq4xuHiSsW53kxGojdYntXWtH0Bygbf5tWBR/?=
 =?us-ascii?q?Bg5EmuwyyP2BrW6uxcIUA7i67bK5k5z740l5oTqljDHjTslEX5iq+Wa18o+u+y?=
 =?us-ascii?q?6+Toernmp5mcOJFoigzmLKgihs+yDf4lPgQTXGWX4/qw2bPj8EHjXblHjOU6kq?=
 =?us-ascii?q?zDv5DbIcQbqLS5AwhQ0os78hawETKm0MkBkXYaMl1FZgyIj4zwN17VJ/D4EPG/?=
 =?us-ascii?q?jEiynzdwwPzGOrzhApbTIXTZn7bhYK5w60pdyAo10NBe6IhYCrAHIPLvREDxsM?=
 =?us-ascii?q?bUAQM+Mwyx2OvnDtJ91oURWWKJH6+VKqTSsUWH5u43OemDeJcVuCrhK/gi//Pu?=
 =?us-ascii?q?iX45mVwDcqWz0poXdWu1HvBnI0WffHrtjc0NEWYMvgoiUuPqjEeOXiJUZ3a3DO?=
 =?us-ascii?q?oB4ComAtemEZvbXdLqx7iAxzugWJtRYG9AFxaLC3ivcoyFX/IFbmWVOtNglTof?=
 =?us-ascii?q?EqGsTpJk2RywuQup9rx8M+CB/yQZsY7khsF44vCWmRws+DgxFcmEzmyWU0lymW?=
 =?us-ascii?q?UHQSJw27pw9ldgwFWO2rQtnvpDCNZI7OlIWAppCZmJ5G12EdH5EibMNviOQUqr?=
 =?us-ascii?q?WJ3yCjU+ZtE4xNNIZFxyTYaMlBfGigajHb4Z35OKDocz9OqI03HvJspVxHfMz6?=
 =?us-ascii?q?4nyVU8RdNFOGS8wK9zsQHOUd2a236FnrqnIPxPlBXG832OmDKD?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ADAAAIWRBcmBHrdtBlFgQBAQEBAQIBA?=
 =?us-ascii?q?QEBBwIBAQEBgVEFAQEBAQsBgTAqgQ+BKYwUX4szgg18llYUgWEBDAUYBw2HLiI?=
 =?us-ascii?q?0CQ0BAwEBAQEBAQIBEwEBAQEBCAsLBhsOIwyCNgUCAxgJglsBAQEBAgEBAiQZA?=
 =?us-ascii?q?QEECikBAgMBAgYBAQoYCQwRCAMBCwUYMRMFBIJNSwGBeQcBAQSlH4FsM4J2AQE?=
 =?us-ascii?q?FhyMHCIJtiDKBHBeBf4ERghRJNYQ8HxBVgnaCJokZUowNiwUJgiaEY4M8hwELG?=
 =?us-ascii?q?GCBSY8XgwKOAYgwgUaCDjMaCBcZO4JsCYISDBcSbQEDBH2GWoVTLTGBBAOIGFW?=
 =?us-ascii?q?BdwEB?=
X-IPAS-Result: =?us-ascii?q?A0ADAAAIWRBcmBHrdtBlFgQBAQEBAQIBAQEBBwIBAQEBgVE?=
 =?us-ascii?q?FAQEBAQsBgTAqgQ+BKYwUX4szgg18llYUgWEBDAUYBw2HLiI0CQ0BAwEBAQEBA?=
 =?us-ascii?q?QIBEwEBAQEBCAsLBhsOIwyCNgUCAxgJglsBAQEBAgEBAiQZAQEECikBAgMBAgY?=
 =?us-ascii?q?BAQoYCQwRCAMBCwUYMRMFBIJNSwGBeQcBAQSlH4FsM4J2AQEFhyMHCIJtiDKBH?=
 =?us-ascii?q?BeBf4ERghRJNYQ8HxBVgnaCJokZUowNiwUJgiaEY4M8hwELGGCBSY8XgwKOAYg?=
 =?us-ascii?q?wgUaCDjMaCBcZO4JsCYISDBcSbQEDBH2GWoVTLTGBBAOIGFWBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,343,1539673200"; 
   d="asc'?scan'208";a="141747071"
X-Amp-Result: UNKNOWN
X-Amp-Original-Verdict: FILE UNKNOWN
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 11 Dec 2018 16:42:53 -0800
Received: from localhost ([::1]:42051 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWsc1-00009t-5R
	for like.xu@linux.intel.com; Tue, 11 Dec 2018 19:42:53 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:37682)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWsXJ-0005Cm-0R
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 19:38:02 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWsXF-0002g8-O7
	for qemu-devel@nongnu.org; Tue, 11 Dec 2018 19:38:00 -0500
Received: from ozlabs.org ([203.11.71.1]:57583)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gWsXE-0002d3-Ss; Tue, 11 Dec 2018 19:37:57 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43DyZk5cJdz9s4s; Wed, 12 Dec 2018 11:37:50 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1544575070;
	bh=L3wGeDMA29aPZ546BS3dG7EaLHDjSeZaePD6CsDfNzg=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=lNQQusdzjeqP24JjwceH/n7MJoo77utodrw/nazBA+Sd3Nhxj29NyvotPWLDCDGhL
	tuVhMfv2hYDeO7gNBtFQ47Xt1kaI3V2QGTbQ35ds5kAFOjhCRcMUk69OExUnQ17eXU
	FUenR1co6OZfTvrF1bMWFFx8+LcmhNrFhnBvIWGs=
Date: Wed, 12 Dec 2018 11:19:27 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181212001927.GA2719@umbus.fritz.box>
References: <20181209194610.29727-1-clg@kaod.org>
	<20181209194610.29727-10-clg@kaod.org>
	<20181210063919.GU4261@umbus.fritz.box>
	<dc1104f1-0809-e7df-b145-e7faa2255fe6@kaod.org>
	<20181211003857.GY4261@umbus.fritz.box>
	<4070f6b9-a4e3-6fd0-f6d7-45f33b869426@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="cNdxnHkX5QqsyA0e"
Content-Disposition: inline
In-Reply-To: <4070f6b9-a4e3-6fd0-f6d7-45f33b869426@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic]
	[fuzzy]
X-Received-From: 203.11.71.1
Subject: Re: [Qemu-devel] [PATCH v7 09/19] spapr: add device tree support
 for the XIVE exploitation mode
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--cNdxnHkX5QqsyA0e
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Tue, Dec 11, 2018 at 10:06:46AM +0100, C=E9dric Le Goater wrote:
> On 12/11/18 1:38 AM, David Gibson wrote:
> > On Mon, Dec 10, 2018 at 08:53:17AM +0100, C=E9dric Le Goater wrote:
> >> On 12/10/18 7:39 AM, David Gibson wrote:
> >>> On Sun, Dec 09, 2018 at 08:46:00PM +0100, C=E9dric Le Goater wrote:
> >>>> The XIVE interface for the guest is described in the device tree und=
er
> >>>> the "interrupt-controller" node. A couple of new properties are
> >>>> specific to XIVE :
> >>>>
> >>>>  - "reg"
> >>>>
> >>>>    contains the base address and size of the thread interrupt
> >>>>    managnement areas (TIMA), for the User level and for the Guest OS
> >>>>    level. Only the Guest OS level is taken into account today.
> >>>>
> >>>>  - "ibm,xive-eq-sizes"
> >>>>
> >>>>    the size of the event queues. One cell per size supported, contai=
ns
> >>>>    log2 of size, in ascending order.
> >>>>
> >>>>  - "ibm,xive-lisn-ranges"
> >>>>
> >>>>    the IRQ interrupt number ranges assigned to the guest for the IPI=
s.
> >>>>
> >>>> and also under the root node :
> >>>>
> >>>>  - "ibm,plat-res-int-priorities"
> >>>>
> >>>>    contains a list of priorities that the hypervisor has reserved for
> >>>>    its own use. OPAL uses the priority 7 queue to automatically
> >>>>    escalate interrupts for all other queues (DD2.X POWER9). So only
> >>>>    priorities [0..6] are allowed for the guest.
> >>>>
> >>>> Extend the sPAPR IRQ backend with a new handler to populate the DT
> >>>> with the appropriate "interrupt-controller" node.
> >>>>
> >>>> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>
> >>>> ---
> >>>>  include/hw/ppc/spapr_irq.h  |  2 ++
> >>>>  include/hw/ppc/spapr_xive.h |  2 ++
> >>>>  include/hw/ppc/xics.h       |  4 +--
> >>>>  hw/intc/spapr_xive.c        | 64 ++++++++++++++++++++++++++++++++++=
+++
> >>>>  hw/intc/xics_spapr.c        |  3 +-
> >>>>  hw/ppc/spapr.c              |  3 +-
> >>>>  hw/ppc/spapr_irq.c          |  3 ++
> >>>>  7 files changed, 77 insertions(+), 4 deletions(-)
> >>>>
> >>>> diff --git a/include/hw/ppc/spapr_irq.h b/include/hw/ppc/spapr_irq.h
> >>>> index 23cdb51b879e..e51e9f052f63 100644
> >>>> --- a/include/hw/ppc/spapr_irq.h
> >>>> +++ b/include/hw/ppc/spapr_irq.h
> >>>> @@ -39,6 +39,8 @@ typedef struct sPAPRIrq {
> >>>>      void (*free)(sPAPRMachineState *spapr, int irq, int num);
> >>>>      qemu_irq (*qirq)(sPAPRMachineState *spapr, int irq);
> >>>>      void (*print_info)(sPAPRMachineState *spapr, Monitor *mon);
> >>>> +    void (*dt_populate)(sPAPRMachineState *spapr, uint32_t nr_serve=
rs,
> >>>> +                        void *fdt, uint32_t phandle);
> >>>>  } sPAPRIrq;
> >>>> =20
> >>>>  extern sPAPRIrq spapr_irq_xics;
> >>>> diff --git a/include/hw/ppc/spapr_xive.h b/include/hw/ppc/spapr_xive=
=2Eh
> >>>> index 9506a8f4d10a..728a5e8dc163 100644
> >>>> --- a/include/hw/ppc/spapr_xive.h
> >>>> +++ b/include/hw/ppc/spapr_xive.h
> >>>> @@ -45,5 +45,7 @@ qemu_irq spapr_xive_qirq(sPAPRXive *xive, uint32_t=
 lisn);
> >>>>  typedef struct sPAPRMachineState sPAPRMachineState;
> >>>> =20
> >>>>  void spapr_xive_hcall_init(sPAPRMachineState *spapr);
> >>>> +void spapr_dt_xive(sPAPRMachineState *spapr, uint32_t nr_servers, v=
oid *fdt,
> >>>> +                   uint32_t phandle);
> >>>> =20
> >>>>  #endif /* PPC_SPAPR_XIVE_H */
> >>>> diff --git a/include/hw/ppc/xics.h b/include/hw/ppc/xics.h
> >>>> index 9958443d1984..14afda198cdb 100644
> >>>> --- a/include/hw/ppc/xics.h
> >>>> +++ b/include/hw/ppc/xics.h
> >>>> @@ -181,8 +181,6 @@ typedef struct XICSFabricClass {
> >>>>      ICPState *(*icp_get)(XICSFabric *xi, int server);
> >>>>  } XICSFabricClass;
> >>>> =20
> >>>> -void spapr_dt_xics(int nr_servers, void *fdt, uint32_t phandle);
> >>>> -
> >>>>  ICPState *xics_icp_get(XICSFabric *xi, int server);
> >>>> =20
> >>>>  /* Internal XICS interfaces */
> >>>> @@ -204,6 +202,8 @@ void icp_resend(ICPState *ss);
> >>>> =20
> >>>>  typedef struct sPAPRMachineState sPAPRMachineState;
> >>>> =20
> >>>> +void spapr_dt_xics(sPAPRMachineState *spapr, uint32_t nr_servers, v=
oid *fdt,
> >>>> +                   uint32_t phandle);
> >>>>  int xics_kvm_init(sPAPRMachineState *spapr, Error **errp);
> >>>>  void xics_spapr_init(sPAPRMachineState *spapr);
> >>>> =20
> >>>> diff --git a/hw/intc/spapr_xive.c b/hw/intc/spapr_xive.c
> >>>> index 982ac6e17051..a6d854b07690 100644
> >>>> --- a/hw/intc/spapr_xive.c
> >>>> +++ b/hw/intc/spapr_xive.c
> >>>> @@ -14,6 +14,7 @@
> >>>>  #include "target/ppc/cpu.h"
> >>>>  #include "sysemu/cpus.h"
> >>>>  #include "monitor/monitor.h"
> >>>> +#include "hw/ppc/fdt.h"
> >>>>  #include "hw/ppc/spapr.h"
> >>>>  #include "hw/ppc/spapr_xive.h"
> >>>>  #include "hw/ppc/xive.h"
> >>>> @@ -1381,3 +1382,66 @@ void spapr_xive_hcall_init(sPAPRMachineState =
*spapr)
> >>>>      spapr_register_hypercall(H_INT_SYNC, h_int_sync);
> >>>>      spapr_register_hypercall(H_INT_RESET, h_int_reset);
> >>>>  }
> >>>> +
> >>>> +void spapr_dt_xive(sPAPRMachineState *spapr, uint32_t nr_servers, v=
oid *fdt,
> >>>> +                   uint32_t phandle)
> >>>> +{
> >>>> +    sPAPRXive *xive =3D spapr->xive;
> >>>> +    int node;
> >>>> +    uint64_t timas[2 * 2];
> >>>> +    /* Interrupt number ranges for the IPIs */
> >>>> +    uint32_t lisn_ranges[] =3D {
> >>>> +        cpu_to_be32(0),
> >>>> +        cpu_to_be32(nr_servers),
> >>>> +    };
> >>>> +    uint32_t eq_sizes[] =3D {
> >>>> +        cpu_to_be32(12), /* 4K */
> >>>> +        cpu_to_be32(16), /* 64K */
> >>>> +        cpu_to_be32(21), /* 2M */
> >>>> +        cpu_to_be32(24), /* 16M */
> >>>
> >>> For KVM, are we going to need to clamp this list based on the
> >>> pagesizes the guest can use?
> >>
> >> I would say so. Is there a KVM service for that ?
> >=20
> > I'm not sure what you mean by a KVM service here.
>=20
> I meant a routine giving a list of the possible backing pagesizes.

I'm still not really sure what you mean by that.

> >> Today, the OS scans the list and picks the size fitting its current=20
> >> PAGE_SIZE/SHIFT. But I suppose it would be better to advertise=20
> >> only the page sizes that QEMU/KVM supports. Or should we play safe=20
> >> and only export : 4K, 64K ?=20
> >=20
> > So, I'm guessing the limitation here is that when we use the KVM XIVE
> > acceleration, the EQ will need to be host-contiguous? =20
>=20
> The EQ should be a single page (from the specs). So we don't have=20
> a contiguity problem.

A single page according to whom, though?  A RPT guest can use 2MiB
pages, even if it is backed with smaller pages on the host, but I'm
guessing it would not work to have its EQ be a 2MiB page, since it
won't be host-contiguous.

> > So, we can't have EQs larger than the backing pagesize for guest=20
> > memory.
> >
>  > We try to avoid having guest visible differences based on whether
> > we're using KVM or not, so we don't want to change this list depending
> > on whether KVM is active etc. - or on whether we're backing the guest
> > with hugepages.
> >=20
> > We could reuse the cap-hpt-max-page-size machine parameter which also
> > relates to backing page size, but that might be confusing since it's
> > explicitly about HPT only whereas this limitation would apply to RPT
> > guests too, IIUC.
> >=20
> > I think our best bet is probably to limit to 64kiB queues
> > unconditionally. =20
>=20
> OK. That's the default. We can refine this list of page sizes later on
> when we introduce KVM support if needed.
>=20
> > AIUI, that still gives us 8192 slots in the queue,
>=20
> The entries are 32bits. So that's 16384 entries.=20

Even better.

> > which is enough to store one of every possible irq, which should be
> > enough.
>=20
> yes.=20
>=20
> I don't think Linux measures how much entries are dequeued at once.
> It would give us a feel of how much pressure these EQs can sustain.
>=20
> C.
> =20
> > There's still an issue if we have a 4kiB pagesize host kernel, but we
> > could just disable kernel_irqchip in that situation, since we don't
> > expect people to be using that much in practice.
> >=20
> >>>> +    };
> >>>> +    /* The following array is in sync with the reserved priorities
> >>>> +     * defined by the 'spapr_xive_priority_is_reserved' routine.
> >>>> +     */
> >>>> +    uint32_t plat_res_int_priorities[] =3D {
> >>>> +        cpu_to_be32(7),    /* start */
> >>>> +        cpu_to_be32(0xf8), /* count */
> >>>> +    };
> >>>> +    gchar *nodename;
> >>>> +
> >>>> +    /* Thread Interrupt Management Area : User (ring 3) and OS (rin=
g 2) */
> >>>> +    timas[0] =3D cpu_to_be64(xive->tm_base +
> >>>> +                           XIVE_TM_USER_PAGE * (1ull << TM_SHIFT));
> >>>> +    timas[1] =3D cpu_to_be64(1ull << TM_SHIFT);
> >>>> +    timas[2] =3D cpu_to_be64(xive->tm_base +
> >>>> +                           XIVE_TM_OS_PAGE * (1ull << TM_SHIFT));
> >>>> +    timas[3] =3D cpu_to_be64(1ull << TM_SHIFT);
> >>>
> >>> So this gives the MMIO address of the TIMA. =20
> >>
> >> Yes. It is considered to be a fixed "address"=20
> >>
> >>> Where does the guest get the MMIO address for the ESB pages from?
> >>
> >> with the hcall H_INT_GET_SOURCE_INFO.
> >=20
> > Ah, right.
> >=20
>=20

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--cNdxnHkX5QqsyA0e
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlwQVA0ACgkQbDjKyiDZ
s5L5Vg/+LO0fE3EIYDeAqmHnwsMhoh/uiKr59jVc9vrjdmX07QC7gywGZni7U+Yv
uWNy6fdmIi0qFVX5x7qYOUDgHisVuN9SWh6O+ovK8lNatI2GjdwU5FHbZRIrfAq8
IGSbAfx6IEYTCl37iAV+gVjmM1RDNZ7gX0Qv0Ma5G/5lhCKJPOBbzJOebjrGIEYC
xzhVNkxbWjzhjrjG5UBDxUzYrU13elmqbyophrB3ALx5eA0NQfeoIqkGVrXLSk2A
wdxpmAcZ/OfK4CDLCH0lpGIxNVUMJTsUf0LiiBkRE6FkcLfScbKOTDN87SOZ5b/W
pc5Qfdg31iw27g4WRDQkNo4Xbxcvjl3NxHRiRgz1/cH6e3vCsG2CcNPYCBn6scQw
QB2l6FfjobueoweiL97E8Rf+LHlQbj3Hu575Nh3fnWv/+jGx/gdlUWeorPUA/wyk
IJPaDsDvJRQs0OQEUVgG2oAHT+uxNMwwJLOFBacyobdEbshX5dU7Rj7vKSM7YspW
hTKt4AhxxDpQRnmeKntHX9P/ek4i7WMkIPvVVFMqMCEBG+ZAWj3xefg8/bL3F/k3
5zvGFbcFOMq2/BpqY1O9+13TUh+Mz05QrMpSVm8RbsqOBysD3ebJsJWa6TLqwhNC
tC+1akCesIaXK7parIPLvZqDpdTCsi8ZbiAAswrwV0ZSiEBWG14=
=gLRH
-----END PGP SIGNATURE-----

--cNdxnHkX5QqsyA0e--

