

================================================================
== Vivado HLS Report for 'histogram_parallel'
================================================================
* Date:           Wed Dec 23 12:51:48 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_histogram
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.829 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      266|      266| 2.881 us | 2.881 us |  267|  267| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                     |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |histogram_map6_U0    |histogram_map6    |      266|      266| 2.881 us | 2.881 us |  266|  266|   none  |
        |histogram_map_U0     |histogram_map     |      266|      266| 2.881 us | 2.881 us |  266|  266|   none  |
        |histogram_reduce_U0  |histogram_reduce  |      259|      259| 2.805 us | 2.805 us |  259|  259|   none  |
        +---------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     310|    762|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       6|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     316|    832|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+-----+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------+------------------+---------+-------+-----+-----+-----+
    |histogram_map_U0     |histogram_map     |        0|      0|  121|  316|    0|
    |histogram_map6_U0    |histogram_map6    |        0|      0|  121|  316|    0|
    |histogram_reduce_U0  |histogram_reduce  |        0|      0|   68|  130|    0|
    +---------------------+------------------+---------+-------+-----+-----+-----+
    |Total                |                  |        0|      0|  310|  762|    0|
    +---------------------+------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |hist1_U  |histogram_parallebkb  |        2|  0|   0|    0|   256|   32|     2|        16384|
    |hist2_U  |histogram_parallebkb  |        2|  0|   0|    0|   256|   32|     2|        16384|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                      |        4|  0|   0|    0|   512|   64|     4|        32768|
    +---------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |histogram_map6_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |histogram_map_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |ap_idle                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                       |    and   |      0|  0|   2|           1|           1|
    |histogram_map6_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |histogram_map_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |histogram_reduce_U0_ap_start        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_histogram_map6_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_histogram_map_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  34|          11|           9|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_histogram_map6_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_histogram_map_U0_ap_ready   |   9|          2|    1|          2|
    |histogram_map6_U0_ap_ready_count        |   9|          2|    2|          4|
    |histogram_map_U0_ap_ready_count         |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  36|          8|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_histogram_map6_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_histogram_map_U0_ap_ready   |  1|   0|    1|          0|
    |histogram_map6_U0_ap_ready_count        |  2|   0|    2|          0|
    |histogram_map_U0_ap_ready_count         |  2|   0|    2|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  6|   0|    6|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------+-----+-----+------------+--------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | histogram_parallel | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | histogram_parallel | return value |
|ap_start         |  in |    1| ap_ctrl_hs | histogram_parallel | return value |
|ap_done          | out |    1| ap_ctrl_hs | histogram_parallel | return value |
|ap_ready         | out |    1| ap_ctrl_hs | histogram_parallel | return value |
|ap_idle          | out |    1| ap_ctrl_hs | histogram_parallel | return value |
|inputA_address0  | out |    2|  ap_memory |       inputA       |     array    |
|inputA_ce0       | out |    1|  ap_memory |       inputA       |     array    |
|inputA_d0        | out |   32|  ap_memory |       inputA       |     array    |
|inputA_q0        |  in |   32|  ap_memory |       inputA       |     array    |
|inputA_we0       | out |    1|  ap_memory |       inputA       |     array    |
|inputA_address1  | out |    2|  ap_memory |       inputA       |     array    |
|inputA_ce1       | out |    1|  ap_memory |       inputA       |     array    |
|inputA_d1        | out |   32|  ap_memory |       inputA       |     array    |
|inputA_q1        |  in |   32|  ap_memory |       inputA       |     array    |
|inputA_we1       | out |    1|  ap_memory |       inputA       |     array    |
|inputB_address0  | out |    2|  ap_memory |       inputB       |     array    |
|inputB_ce0       | out |    1|  ap_memory |       inputB       |     array    |
|inputB_d0        | out |   32|  ap_memory |       inputB       |     array    |
|inputB_q0        |  in |   32|  ap_memory |       inputB       |     array    |
|inputB_we0       | out |    1|  ap_memory |       inputB       |     array    |
|inputB_address1  | out |    2|  ap_memory |       inputB       |     array    |
|inputB_ce1       | out |    1|  ap_memory |       inputB       |     array    |
|inputB_d1        | out |   32|  ap_memory |       inputB       |     array    |
|inputB_q1        |  in |   32|  ap_memory |       inputB       |     array    |
|inputB_we1       | out |    1|  ap_memory |       inputB       |     array    |
|hist_address0    | out |    8|  ap_memory |        hist        |     array    |
|hist_ce0         | out |    1|  ap_memory |        hist        |     array    |
|hist_d0          | out |   32|  ap_memory |        hist        |     array    |
|hist_q0          |  in |   32|  ap_memory |        hist        |     array    |
|hist_we0         | out |    1|  ap_memory |        hist        |     array    |
|hist_address1    | out |    8|  ap_memory |        hist        |     array    |
|hist_ce1         | out |    1|  ap_memory |        hist        |     array    |
|hist_d1          | out |   32|  ap_memory |        hist        |     array    |
|hist_q1          |  in |   32|  ap_memory |        hist        |     array    |
|hist_we1         | out |    1|  ap_memory |        hist        |     array    |
+-----------------+-----+-----+------------+--------------------+--------------+

