Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:27
gem5 executing on mnemosyne20.ecn.purdue.edu, pid 6451
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/streamcluster/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/streamcluster --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcf06630>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcf0d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcf156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcf206a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcf286a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbceb26a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbceba6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcec46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcecd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbced56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcedf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcee76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce716a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce836a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce8b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce966a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce9e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcea76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce306a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce4b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce566a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce5e6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdf06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdf96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce036a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce0c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce1d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbce276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdaf6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdb86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdc16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdcb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdd46a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcddd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcde66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd706a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd8a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd9c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcda56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcdae6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd4a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd546a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd5d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd666a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbccef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbccf86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd0a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd1b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd256a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbcd2d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbccb76a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f1bbccbf6a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbccca390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcccadd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbccd3860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbccdb2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbccdbd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcce37b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcced240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbccedc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc76710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc7f198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc7fbe0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc86668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc910f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc91b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc995c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcca3048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcca3a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbccac518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbccacf60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc369e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc3d470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc3deb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc46940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc503c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc50e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc58898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc62320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc62d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc6b7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbf4278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbf4cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbfc748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc061d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc06c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc0f6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc18128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc18b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc215f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc29080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcc29ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbb3550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbb3f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbbea20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbc64a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbc6ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbcd978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbd7400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbd7e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbe18d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbe9358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcbe9da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb71828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb7a2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb7acf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb84780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb8d208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb8dc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb966d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbdc4d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbdc4db38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcba55c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb2f048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb2fa90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f1bbcb38518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb38e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb3f0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb3f2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb3f518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb3f748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb3f978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb3fba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb3fdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4c048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4c278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4c4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4c6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4c908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4cb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4cd68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f1bbcb4cf98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f1bbcafeeb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f1bbcb07518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 52130186667500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 52165730697500 because a thread reached the max instruction count
