/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [14:0] _01_;
  wire [2:0] _02_;
  reg [3:0] _03_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = _00_ ? in_data[59] : _00_;
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_5z) & (in_data[184] | celloutsig_1_4z));
  assign celloutsig_1_13z = ~((celloutsig_1_0z | celloutsig_1_7z) & (celloutsig_1_4z | celloutsig_1_8z));
  assign celloutsig_1_18z = ~((celloutsig_1_13z | celloutsig_1_10z) & (celloutsig_1_14z | in_data[141]));
  assign celloutsig_0_3z = in_data[39] | ~(in_data[53]);
  assign celloutsig_1_5z = celloutsig_1_4z | ~(celloutsig_1_4z);
  reg [2:0] _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _11_ <= 3'h0;
    else _11_ <= in_data[70:68];
  assign { _02_[2:1], _00_ } = _11_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 15'h0000;
    else _01_ <= { in_data[133:128], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_15z[6:5], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[149:138] || in_data[173:162];
  assign celloutsig_1_1z = in_data[164:136] || in_data[160:132];
  assign celloutsig_1_2z = { in_data[117:112], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } || { in_data[137:128], celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[172:133], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } || { in_data[182:145], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = { _01_[9:2], celloutsig_1_2z } || { in_data[146:144], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z } < { in_data[162:159], celloutsig_1_3z };
  assign celloutsig_1_10z = { in_data[121], _01_ } < { _01_[9:4], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[112:105], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } < _01_[14:2];
  assign celloutsig_1_19z = { _01_[13:4], celloutsig_1_4z } % { 1'h1, in_data[112:111], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_18z, _03_ };
  assign celloutsig_1_6z = in_data[108:106] * { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z } * { in_data[133], celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_2z = ^ { in_data[37:34], celloutsig_0_1z };
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
