
second_prog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000142c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080014e8  080014e8  000114e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001528  08001528  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001528  08001528  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001528  08001528  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001528  08001528  00011528  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800152c  0800152c  0001152c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001530  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800153c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800153c  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000410b  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000fb0  00000000  00000000  0002413f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000004c8  00000000  00000000  000250f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000430  00000000  00000000  000255b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015b97  00000000  00000000  000259e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000048dc  00000000  00000000  0003b57f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008a9a3  00000000  00000000  0003fe5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ca7fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000f34  00000000  00000000  000ca87c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080014d0 	.word	0x080014d0

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080014d0 	.word	0x080014d0

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
    HAL_Init();
 8000220:	f000 f94c 	bl	80004bc <HAL_Init>
    SystemClock_Config();
 8000224:	f000 f83b 	bl	800029e <SystemClock_Config>
    MX_GPIO_Init();
 8000228:	f000 f898 	bl	800035c <MX_GPIO_Init>
   while (1)
  {
	   GPIOA->ODR = 0X0001;
 800022c:	23a0      	movs	r3, #160	; 0xa0
 800022e:	05db      	lsls	r3, r3, #23
 8000230:	2201      	movs	r2, #1
 8000232:	615a      	str	r2, [r3, #20]
	 	 HAL_Delay(250);
 8000234:	20fa      	movs	r0, #250	; 0xfa
 8000236:	f000 f9c7 	bl	80005c8 <HAL_Delay>
	 //**************
	 GPIOA->ODR = 0X0002;
 800023a:	23a0      	movs	r3, #160	; 0xa0
 800023c:	05db      	lsls	r3, r3, #23
 800023e:	2202      	movs	r2, #2
 8000240:	615a      	str	r2, [r3, #20]
	 HAL_Delay(250);
 8000242:	20fa      	movs	r0, #250	; 0xfa
 8000244:	f000 f9c0 	bl	80005c8 <HAL_Delay>
	 //**************
	 GPIOA->ODR = 0X0004;
 8000248:	23a0      	movs	r3, #160	; 0xa0
 800024a:	05db      	lsls	r3, r3, #23
 800024c:	2204      	movs	r2, #4
 800024e:	615a      	str	r2, [r3, #20]
	 HAL_Delay(250);
 8000250:	20fa      	movs	r0, #250	; 0xfa
 8000252:	f000 f9b9 	bl	80005c8 <HAL_Delay>
	 //**************
	 GPIOA->ODR = 0X0008;
 8000256:	23a0      	movs	r3, #160	; 0xa0
 8000258:	05db      	lsls	r3, r3, #23
 800025a:	2208      	movs	r2, #8
 800025c:	615a      	str	r2, [r3, #20]
	 HAL_Delay(250);
 800025e:	20fa      	movs	r0, #250	; 0xfa
 8000260:	f000 f9b2 	bl	80005c8 <HAL_Delay>
	 //*************
	 GPIOA->ODR = 0X0010;
 8000264:	23a0      	movs	r3, #160	; 0xa0
 8000266:	05db      	lsls	r3, r3, #23
 8000268:	2210      	movs	r2, #16
 800026a:	615a      	str	r2, [r3, #20]
	 HAL_Delay(250);
 800026c:	20fa      	movs	r0, #250	; 0xfa
 800026e:	f000 f9ab 	bl	80005c8 <HAL_Delay>
	 //************
	 GPIOA->ODR = 0X0020;
 8000272:	23a0      	movs	r3, #160	; 0xa0
 8000274:	05db      	lsls	r3, r3, #23
 8000276:	2220      	movs	r2, #32
 8000278:	615a      	str	r2, [r3, #20]
	 HAL_Delay(250);
 800027a:	20fa      	movs	r0, #250	; 0xfa
 800027c:	f000 f9a4 	bl	80005c8 <HAL_Delay>
	 //***********
	 GPIOA->ODR = 0X0040;
 8000280:	23a0      	movs	r3, #160	; 0xa0
 8000282:	05db      	lsls	r3, r3, #23
 8000284:	2240      	movs	r2, #64	; 0x40
 8000286:	615a      	str	r2, [r3, #20]
	 HAL_Delay(250);
 8000288:	20fa      	movs	r0, #250	; 0xfa
 800028a:	f000 f99d 	bl	80005c8 <HAL_Delay>
	//************
	 GPIOA->ODR = 0X0080;
 800028e:	23a0      	movs	r3, #160	; 0xa0
 8000290:	05db      	lsls	r3, r3, #23
 8000292:	2280      	movs	r2, #128	; 0x80
 8000294:	615a      	str	r2, [r3, #20]
	 HAL_Delay(250);
 8000296:	20fa      	movs	r0, #250	; 0xfa
 8000298:	f000 f996 	bl	80005c8 <HAL_Delay>
	   GPIOA->ODR = 0X0001;
 800029c:	e7c6      	b.n	800022c <main+0x10>

0800029e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800029e:	b590      	push	{r4, r7, lr}
 80002a0:	b093      	sub	sp, #76	; 0x4c
 80002a2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a4:	2410      	movs	r4, #16
 80002a6:	193b      	adds	r3, r7, r4
 80002a8:	0018      	movs	r0, r3
 80002aa:	2338      	movs	r3, #56	; 0x38
 80002ac:	001a      	movs	r2, r3
 80002ae:	2100      	movs	r1, #0
 80002b0:	f001 f906 	bl	80014c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	003b      	movs	r3, r7
 80002b6:	0018      	movs	r0, r3
 80002b8:	2310      	movs	r3, #16
 80002ba:	001a      	movs	r2, r3
 80002bc:	2100      	movs	r1, #0
 80002be:	f001 f8ff 	bl	80014c0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80002c2:	2380      	movs	r3, #128	; 0x80
 80002c4:	009b      	lsls	r3, r3, #2
 80002c6:	0018      	movs	r0, r3
 80002c8:	f000 fbec 	bl	8000aa4 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002cc:	193b      	adds	r3, r7, r4
 80002ce:	2202      	movs	r2, #2
 80002d0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	2280      	movs	r2, #128	; 0x80
 80002d6:	0052      	lsls	r2, r2, #1
 80002d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80002da:	0021      	movs	r1, r4
 80002dc:	187b      	adds	r3, r7, r1
 80002de:	2200      	movs	r2, #0
 80002e0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e2:	187b      	adds	r3, r7, r1
 80002e4:	2240      	movs	r2, #64	; 0x40
 80002e6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002e8:	187b      	adds	r3, r7, r1
 80002ea:	2202      	movs	r2, #2
 80002ec:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002ee:	187b      	adds	r3, r7, r1
 80002f0:	2202      	movs	r2, #2
 80002f2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2200      	movs	r2, #0
 80002f8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002fa:	187b      	adds	r3, r7, r1
 80002fc:	2208      	movs	r2, #8
 80002fe:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000300:	187b      	adds	r3, r7, r1
 8000302:	2280      	movs	r2, #128	; 0x80
 8000304:	0292      	lsls	r2, r2, #10
 8000306:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2280      	movs	r2, #128	; 0x80
 800030c:	0492      	lsls	r2, r2, #18
 800030e:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000310:	187b      	adds	r3, r7, r1
 8000312:	2280      	movs	r2, #128	; 0x80
 8000314:	0592      	lsls	r2, r2, #22
 8000316:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000318:	187b      	adds	r3, r7, r1
 800031a:	0018      	movs	r0, r3
 800031c:	f000 fc02 	bl	8000b24 <HAL_RCC_OscConfig>
 8000320:	1e03      	subs	r3, r0, #0
 8000322:	d001      	beq.n	8000328 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000324:	f000 f850 	bl	80003c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000328:	003b      	movs	r3, r7
 800032a:	2207      	movs	r2, #7
 800032c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800032e:	003b      	movs	r3, r7
 8000330:	2202      	movs	r2, #2
 8000332:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	003b      	movs	r3, r7
 8000336:	2200      	movs	r2, #0
 8000338:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	003b      	movs	r3, r7
 800033c:	2200      	movs	r2, #0
 800033e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000340:	003b      	movs	r3, r7
 8000342:	2102      	movs	r1, #2
 8000344:	0018      	movs	r0, r3
 8000346:	f000 ff0d 	bl	8001164 <HAL_RCC_ClockConfig>
 800034a:	1e03      	subs	r3, r0, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800034e:	f000 f83b 	bl	80003c8 <Error_Handler>
  }
}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	b013      	add	sp, #76	; 0x4c
 8000358:	bd90      	pop	{r4, r7, pc}
	...

0800035c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	b086      	sub	sp, #24
 8000360:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000362:	1d3b      	adds	r3, r7, #4
 8000364:	0018      	movs	r0, r3
 8000366:	2314      	movs	r3, #20
 8000368:	001a      	movs	r2, r3
 800036a:	2100      	movs	r1, #0
 800036c:	f001 f8a8 	bl	80014c0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000370:	4b14      	ldr	r3, [pc, #80]	; (80003c4 <MX_GPIO_Init+0x68>)
 8000372:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000374:	4b13      	ldr	r3, [pc, #76]	; (80003c4 <MX_GPIO_Init+0x68>)
 8000376:	2101      	movs	r1, #1
 8000378:	430a      	orrs	r2, r1
 800037a:	635a      	str	r2, [r3, #52]	; 0x34
 800037c:	4b11      	ldr	r3, [pc, #68]	; (80003c4 <MX_GPIO_Init+0x68>)
 800037e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000380:	2201      	movs	r2, #1
 8000382:	4013      	ands	r3, r2
 8000384:	603b      	str	r3, [r7, #0]
 8000386:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000388:	23a0      	movs	r3, #160	; 0xa0
 800038a:	05db      	lsls	r3, r3, #23
 800038c:	2200      	movs	r2, #0
 800038e:	21ff      	movs	r1, #255	; 0xff
 8000390:	0018      	movs	r0, r3
 8000392:	f000 fb69 	bl	8000a68 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	22ff      	movs	r2, #255	; 0xff
 800039a:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	2201      	movs	r2, #1
 80003a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	2200      	movs	r2, #0
 80003a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003a8:	1d3b      	adds	r3, r7, #4
 80003aa:	2202      	movs	r2, #2
 80003ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ae:	1d3a      	adds	r2, r7, #4
 80003b0:	23a0      	movs	r3, #160	; 0xa0
 80003b2:	05db      	lsls	r3, r3, #23
 80003b4:	0011      	movs	r1, r2
 80003b6:	0018      	movs	r0, r3
 80003b8:	f000 f9f2 	bl	80007a0 <HAL_GPIO_Init>

}
 80003bc:	46c0      	nop			; (mov r8, r8)
 80003be:	46bd      	mov	sp, r7
 80003c0:	b006      	add	sp, #24
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40021000 	.word	0x40021000

080003c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ce:	e7fe      	b.n	80003ce <Error_Handler+0x6>

080003d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d6:	4b11      	ldr	r3, [pc, #68]	; (800041c <HAL_MspInit+0x4c>)
 80003d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80003da:	4b10      	ldr	r3, [pc, #64]	; (800041c <HAL_MspInit+0x4c>)
 80003dc:	2101      	movs	r1, #1
 80003de:	430a      	orrs	r2, r1
 80003e0:	641a      	str	r2, [r3, #64]	; 0x40
 80003e2:	4b0e      	ldr	r3, [pc, #56]	; (800041c <HAL_MspInit+0x4c>)
 80003e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80003e6:	2201      	movs	r2, #1
 80003e8:	4013      	ands	r3, r2
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ee:	4b0b      	ldr	r3, [pc, #44]	; (800041c <HAL_MspInit+0x4c>)
 80003f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80003f2:	4b0a      	ldr	r3, [pc, #40]	; (800041c <HAL_MspInit+0x4c>)
 80003f4:	2180      	movs	r1, #128	; 0x80
 80003f6:	0549      	lsls	r1, r1, #21
 80003f8:	430a      	orrs	r2, r1
 80003fa:	63da      	str	r2, [r3, #60]	; 0x3c
 80003fc:	4b07      	ldr	r3, [pc, #28]	; (800041c <HAL_MspInit+0x4c>)
 80003fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000400:	2380      	movs	r3, #128	; 0x80
 8000402:	055b      	lsls	r3, r3, #21
 8000404:	4013      	ands	r3, r2
 8000406:	603b      	str	r3, [r7, #0]
 8000408:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800040a:	23c0      	movs	r3, #192	; 0xc0
 800040c:	00db      	lsls	r3, r3, #3
 800040e:	0018      	movs	r0, r3
 8000410:	f000 f8fc 	bl	800060c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000414:	46c0      	nop			; (mov r8, r8)
 8000416:	46bd      	mov	sp, r7
 8000418:	b002      	add	sp, #8
 800041a:	bd80      	pop	{r7, pc}
 800041c:	40021000 	.word	0x40021000

08000420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000424:	e7fe      	b.n	8000424 <NMI_Handler+0x4>

08000426 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000426:	b580      	push	{r7, lr}
 8000428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800042a:	e7fe      	b.n	800042a <HardFault_Handler+0x4>

0800042c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000430:	46c0      	nop			; (mov r8, r8)
 8000432:	46bd      	mov	sp, r7
 8000434:	bd80      	pop	{r7, pc}

08000436 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000436:	b580      	push	{r7, lr}
 8000438:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	46bd      	mov	sp, r7
 800043e:	bd80      	pop	{r7, pc}

08000440 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000444:	f000 f8a4 	bl	8000590 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000448:	46c0      	nop			; (mov r8, r8)
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
	...

08000450 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <SystemInit+0x14>)
 8000456:	2280      	movs	r2, #128	; 0x80
 8000458:	0512      	lsls	r2, r2, #20
 800045a:	609a      	str	r2, [r3, #8]
#endif
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	e000ed00 	.word	0xe000ed00

08000468 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000468:	480d      	ldr	r0, [pc, #52]	; (80004a0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800046a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800046c:	f7ff fff0 	bl	8000450 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000470:	480c      	ldr	r0, [pc, #48]	; (80004a4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000472:	490d      	ldr	r1, [pc, #52]	; (80004a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000474:	4a0d      	ldr	r2, [pc, #52]	; (80004ac <LoopForever+0xe>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000478:	e002      	b.n	8000480 <LoopCopyDataInit>

0800047a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800047a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800047c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800047e:	3304      	adds	r3, #4

08000480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000484:	d3f9      	bcc.n	800047a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000486:	4a0a      	ldr	r2, [pc, #40]	; (80004b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000488:	4c0a      	ldr	r4, [pc, #40]	; (80004b4 <LoopForever+0x16>)
  movs r3, #0
 800048a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800048c:	e001      	b.n	8000492 <LoopFillZerobss>

0800048e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800048e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000490:	3204      	adds	r2, #4

08000492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000494:	d3fb      	bcc.n	800048e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000496:	f000 ffef 	bl	8001478 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800049a:	f7ff febf 	bl	800021c <main>

0800049e <LoopForever>:

LoopForever:
  b LoopForever
 800049e:	e7fe      	b.n	800049e <LoopForever>
  ldr   r0, =_estack
 80004a0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80004a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004ac:	08001530 	.word	0x08001530
  ldr r2, =_sbss
 80004b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004b4:	2000002c 	.word	0x2000002c

080004b8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b8:	e7fe      	b.n	80004b8 <ADC1_COMP_IRQHandler>
	...

080004bc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004c2:	1dfb      	adds	r3, r7, #7
 80004c4:	2200      	movs	r2, #0
 80004c6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004c8:	4b0b      	ldr	r3, [pc, #44]	; (80004f8 <HAL_Init+0x3c>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	4b0a      	ldr	r3, [pc, #40]	; (80004f8 <HAL_Init+0x3c>)
 80004ce:	2180      	movs	r1, #128	; 0x80
 80004d0:	0049      	lsls	r1, r1, #1
 80004d2:	430a      	orrs	r2, r1
 80004d4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004d6:	2000      	movs	r0, #0
 80004d8:	f000 f810 	bl	80004fc <HAL_InitTick>
 80004dc:	1e03      	subs	r3, r0, #0
 80004de:	d003      	beq.n	80004e8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80004e0:	1dfb      	adds	r3, r7, #7
 80004e2:	2201      	movs	r2, #1
 80004e4:	701a      	strb	r2, [r3, #0]
 80004e6:	e001      	b.n	80004ec <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80004e8:	f7ff ff72 	bl	80003d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004ec:	1dfb      	adds	r3, r7, #7
 80004ee:	781b      	ldrb	r3, [r3, #0]
}
 80004f0:	0018      	movs	r0, r3
 80004f2:	46bd      	mov	sp, r7
 80004f4:	b002      	add	sp, #8
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	40022000 	.word	0x40022000

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b590      	push	{r4, r7, lr}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000504:	230f      	movs	r3, #15
 8000506:	18fb      	adds	r3, r7, r3
 8000508:	2200      	movs	r2, #0
 800050a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800050c:	4b1d      	ldr	r3, [pc, #116]	; (8000584 <HAL_InitTick+0x88>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d02b      	beq.n	800056c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000514:	4b1c      	ldr	r3, [pc, #112]	; (8000588 <HAL_InitTick+0x8c>)
 8000516:	681c      	ldr	r4, [r3, #0]
 8000518:	4b1a      	ldr	r3, [pc, #104]	; (8000584 <HAL_InitTick+0x88>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	0019      	movs	r1, r3
 800051e:	23fa      	movs	r3, #250	; 0xfa
 8000520:	0098      	lsls	r0, r3, #2
 8000522:	f7ff fdef 	bl	8000104 <__udivsi3>
 8000526:	0003      	movs	r3, r0
 8000528:	0019      	movs	r1, r3
 800052a:	0020      	movs	r0, r4
 800052c:	f7ff fdea 	bl	8000104 <__udivsi3>
 8000530:	0003      	movs	r3, r0
 8000532:	0018      	movs	r0, r3
 8000534:	f000 f927 	bl	8000786 <HAL_SYSTICK_Config>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d112      	bne.n	8000562 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2b03      	cmp	r3, #3
 8000540:	d80a      	bhi.n	8000558 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000542:	6879      	ldr	r1, [r7, #4]
 8000544:	2301      	movs	r3, #1
 8000546:	425b      	negs	r3, r3
 8000548:	2200      	movs	r2, #0
 800054a:	0018      	movs	r0, r3
 800054c:	f000 f906 	bl	800075c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000550:	4b0e      	ldr	r3, [pc, #56]	; (800058c <HAL_InitTick+0x90>)
 8000552:	687a      	ldr	r2, [r7, #4]
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	e00d      	b.n	8000574 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000558:	230f      	movs	r3, #15
 800055a:	18fb      	adds	r3, r7, r3
 800055c:	2201      	movs	r2, #1
 800055e:	701a      	strb	r2, [r3, #0]
 8000560:	e008      	b.n	8000574 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000562:	230f      	movs	r3, #15
 8000564:	18fb      	adds	r3, r7, r3
 8000566:	2201      	movs	r2, #1
 8000568:	701a      	strb	r2, [r3, #0]
 800056a:	e003      	b.n	8000574 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800056c:	230f      	movs	r3, #15
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	2201      	movs	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000574:	230f      	movs	r3, #15
 8000576:	18fb      	adds	r3, r7, r3
 8000578:	781b      	ldrb	r3, [r3, #0]
}
 800057a:	0018      	movs	r0, r3
 800057c:	46bd      	mov	sp, r7
 800057e:	b005      	add	sp, #20
 8000580:	bd90      	pop	{r4, r7, pc}
 8000582:	46c0      	nop			; (mov r8, r8)
 8000584:	20000008 	.word	0x20000008
 8000588:	20000000 	.word	0x20000000
 800058c:	20000004 	.word	0x20000004

08000590 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <HAL_IncTick+0x1c>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	001a      	movs	r2, r3
 800059a:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <HAL_IncTick+0x20>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	18d2      	adds	r2, r2, r3
 80005a0:	4b03      	ldr	r3, [pc, #12]	; (80005b0 <HAL_IncTick+0x20>)
 80005a2:	601a      	str	r2, [r3, #0]
}
 80005a4:	46c0      	nop			; (mov r8, r8)
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	20000008 	.word	0x20000008
 80005b0:	20000028 	.word	0x20000028

080005b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  return uwTick;
 80005b8:	4b02      	ldr	r3, [pc, #8]	; (80005c4 <HAL_GetTick+0x10>)
 80005ba:	681b      	ldr	r3, [r3, #0]
}
 80005bc:	0018      	movs	r0, r3
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	46c0      	nop			; (mov r8, r8)
 80005c4:	20000028 	.word	0x20000028

080005c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b084      	sub	sp, #16
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005d0:	f7ff fff0 	bl	80005b4 <HAL_GetTick>
 80005d4:	0003      	movs	r3, r0
 80005d6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	3301      	adds	r3, #1
 80005e0:	d005      	beq.n	80005ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005e2:	4b09      	ldr	r3, [pc, #36]	; (8000608 <HAL_Delay+0x40>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	001a      	movs	r2, r3
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	189b      	adds	r3, r3, r2
 80005ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005ee:	46c0      	nop			; (mov r8, r8)
 80005f0:	f7ff ffe0 	bl	80005b4 <HAL_GetTick>
 80005f4:	0002      	movs	r2, r0
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	68fa      	ldr	r2, [r7, #12]
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d8f7      	bhi.n	80005f0 <HAL_Delay+0x28>
  {
  }
}
 8000600:	46c0      	nop			; (mov r8, r8)
 8000602:	46bd      	mov	sp, r7
 8000604:	b004      	add	sp, #16
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000008 	.word	0x20000008

0800060c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a06      	ldr	r2, [pc, #24]	; (8000634 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800061a:	4013      	ands	r3, r2
 800061c:	0019      	movs	r1, r3
 800061e:	4b04      	ldr	r3, [pc, #16]	; (8000630 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000620:	687a      	ldr	r2, [r7, #4]
 8000622:	430a      	orrs	r2, r1
 8000624:	601a      	str	r2, [r3, #0]
}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	46bd      	mov	sp, r7
 800062a:	b002      	add	sp, #8
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	40010000 	.word	0x40010000
 8000634:	fffff9ff 	.word	0xfffff9ff

08000638 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000638:	b590      	push	{r4, r7, lr}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	0002      	movs	r2, r0
 8000640:	6039      	str	r1, [r7, #0]
 8000642:	1dfb      	adds	r3, r7, #7
 8000644:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000646:	1dfb      	adds	r3, r7, #7
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	2b7f      	cmp	r3, #127	; 0x7f
 800064c:	d828      	bhi.n	80006a0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800064e:	4a2f      	ldr	r2, [pc, #188]	; (800070c <__NVIC_SetPriority+0xd4>)
 8000650:	1dfb      	adds	r3, r7, #7
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	b25b      	sxtb	r3, r3
 8000656:	089b      	lsrs	r3, r3, #2
 8000658:	33c0      	adds	r3, #192	; 0xc0
 800065a:	009b      	lsls	r3, r3, #2
 800065c:	589b      	ldr	r3, [r3, r2]
 800065e:	1dfa      	adds	r2, r7, #7
 8000660:	7812      	ldrb	r2, [r2, #0]
 8000662:	0011      	movs	r1, r2
 8000664:	2203      	movs	r2, #3
 8000666:	400a      	ands	r2, r1
 8000668:	00d2      	lsls	r2, r2, #3
 800066a:	21ff      	movs	r1, #255	; 0xff
 800066c:	4091      	lsls	r1, r2
 800066e:	000a      	movs	r2, r1
 8000670:	43d2      	mvns	r2, r2
 8000672:	401a      	ands	r2, r3
 8000674:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	019b      	lsls	r3, r3, #6
 800067a:	22ff      	movs	r2, #255	; 0xff
 800067c:	401a      	ands	r2, r3
 800067e:	1dfb      	adds	r3, r7, #7
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	0018      	movs	r0, r3
 8000684:	2303      	movs	r3, #3
 8000686:	4003      	ands	r3, r0
 8000688:	00db      	lsls	r3, r3, #3
 800068a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800068c:	481f      	ldr	r0, [pc, #124]	; (800070c <__NVIC_SetPriority+0xd4>)
 800068e:	1dfb      	adds	r3, r7, #7
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	b25b      	sxtb	r3, r3
 8000694:	089b      	lsrs	r3, r3, #2
 8000696:	430a      	orrs	r2, r1
 8000698:	33c0      	adds	r3, #192	; 0xc0
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800069e:	e031      	b.n	8000704 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006a0:	4a1b      	ldr	r2, [pc, #108]	; (8000710 <__NVIC_SetPriority+0xd8>)
 80006a2:	1dfb      	adds	r3, r7, #7
 80006a4:	781b      	ldrb	r3, [r3, #0]
 80006a6:	0019      	movs	r1, r3
 80006a8:	230f      	movs	r3, #15
 80006aa:	400b      	ands	r3, r1
 80006ac:	3b08      	subs	r3, #8
 80006ae:	089b      	lsrs	r3, r3, #2
 80006b0:	3306      	adds	r3, #6
 80006b2:	009b      	lsls	r3, r3, #2
 80006b4:	18d3      	adds	r3, r2, r3
 80006b6:	3304      	adds	r3, #4
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	1dfa      	adds	r2, r7, #7
 80006bc:	7812      	ldrb	r2, [r2, #0]
 80006be:	0011      	movs	r1, r2
 80006c0:	2203      	movs	r2, #3
 80006c2:	400a      	ands	r2, r1
 80006c4:	00d2      	lsls	r2, r2, #3
 80006c6:	21ff      	movs	r1, #255	; 0xff
 80006c8:	4091      	lsls	r1, r2
 80006ca:	000a      	movs	r2, r1
 80006cc:	43d2      	mvns	r2, r2
 80006ce:	401a      	ands	r2, r3
 80006d0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	019b      	lsls	r3, r3, #6
 80006d6:	22ff      	movs	r2, #255	; 0xff
 80006d8:	401a      	ands	r2, r3
 80006da:	1dfb      	adds	r3, r7, #7
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	0018      	movs	r0, r3
 80006e0:	2303      	movs	r3, #3
 80006e2:	4003      	ands	r3, r0
 80006e4:	00db      	lsls	r3, r3, #3
 80006e6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006e8:	4809      	ldr	r0, [pc, #36]	; (8000710 <__NVIC_SetPriority+0xd8>)
 80006ea:	1dfb      	adds	r3, r7, #7
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	001c      	movs	r4, r3
 80006f0:	230f      	movs	r3, #15
 80006f2:	4023      	ands	r3, r4
 80006f4:	3b08      	subs	r3, #8
 80006f6:	089b      	lsrs	r3, r3, #2
 80006f8:	430a      	orrs	r2, r1
 80006fa:	3306      	adds	r3, #6
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	18c3      	adds	r3, r0, r3
 8000700:	3304      	adds	r3, #4
 8000702:	601a      	str	r2, [r3, #0]
}
 8000704:	46c0      	nop			; (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	b003      	add	sp, #12
 800070a:	bd90      	pop	{r4, r7, pc}
 800070c:	e000e100 	.word	0xe000e100
 8000710:	e000ed00 	.word	0xe000ed00

08000714 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	3b01      	subs	r3, #1
 8000720:	4a0c      	ldr	r2, [pc, #48]	; (8000754 <SysTick_Config+0x40>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d901      	bls.n	800072a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000726:	2301      	movs	r3, #1
 8000728:	e010      	b.n	800074c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800072a:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <SysTick_Config+0x44>)
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	3a01      	subs	r2, #1
 8000730:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000732:	2301      	movs	r3, #1
 8000734:	425b      	negs	r3, r3
 8000736:	2103      	movs	r1, #3
 8000738:	0018      	movs	r0, r3
 800073a:	f7ff ff7d 	bl	8000638 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800073e:	4b06      	ldr	r3, [pc, #24]	; (8000758 <SysTick_Config+0x44>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000744:	4b04      	ldr	r3, [pc, #16]	; (8000758 <SysTick_Config+0x44>)
 8000746:	2207      	movs	r2, #7
 8000748:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800074a:	2300      	movs	r3, #0
}
 800074c:	0018      	movs	r0, r3
 800074e:	46bd      	mov	sp, r7
 8000750:	b002      	add	sp, #8
 8000752:	bd80      	pop	{r7, pc}
 8000754:	00ffffff 	.word	0x00ffffff
 8000758:	e000e010 	.word	0xe000e010

0800075c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	60b9      	str	r1, [r7, #8]
 8000764:	607a      	str	r2, [r7, #4]
 8000766:	210f      	movs	r1, #15
 8000768:	187b      	adds	r3, r7, r1
 800076a:	1c02      	adds	r2, r0, #0
 800076c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	187b      	adds	r3, r7, r1
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	b25b      	sxtb	r3, r3
 8000776:	0011      	movs	r1, r2
 8000778:	0018      	movs	r0, r3
 800077a:	f7ff ff5d 	bl	8000638 <__NVIC_SetPriority>
}
 800077e:	46c0      	nop			; (mov r8, r8)
 8000780:	46bd      	mov	sp, r7
 8000782:	b004      	add	sp, #16
 8000784:	bd80      	pop	{r7, pc}

08000786 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b082      	sub	sp, #8
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	0018      	movs	r0, r3
 8000792:	f7ff ffbf 	bl	8000714 <SysTick_Config>
 8000796:	0003      	movs	r3, r0
}
 8000798:	0018      	movs	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	b002      	add	sp, #8
 800079e:	bd80      	pop	{r7, pc}

080007a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b086      	sub	sp, #24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ae:	e147      	b.n	8000a40 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007b0:	683b      	ldr	r3, [r7, #0]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2101      	movs	r1, #1
 80007b6:	697a      	ldr	r2, [r7, #20]
 80007b8:	4091      	lsls	r1, r2
 80007ba:	000a      	movs	r2, r1
 80007bc:	4013      	ands	r3, r2
 80007be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d100      	bne.n	80007c8 <HAL_GPIO_Init+0x28>
 80007c6:	e138      	b.n	8000a3a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d00b      	beq.n	80007e8 <HAL_GPIO_Init+0x48>
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	2b02      	cmp	r3, #2
 80007d6:	d007      	beq.n	80007e8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007dc:	2b11      	cmp	r3, #17
 80007de:	d003      	beq.n	80007e8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007e0:	683b      	ldr	r3, [r7, #0]
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	2b12      	cmp	r3, #18
 80007e6:	d130      	bne.n	800084a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	689b      	ldr	r3, [r3, #8]
 80007ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007ee:	697b      	ldr	r3, [r7, #20]
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	2203      	movs	r2, #3
 80007f4:	409a      	lsls	r2, r3
 80007f6:	0013      	movs	r3, r2
 80007f8:	43da      	mvns	r2, r3
 80007fa:	693b      	ldr	r3, [r7, #16]
 80007fc:	4013      	ands	r3, r2
 80007fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	68da      	ldr	r2, [r3, #12]
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	409a      	lsls	r2, r3
 800080a:	0013      	movs	r3, r2
 800080c:	693a      	ldr	r2, [r7, #16]
 800080e:	4313      	orrs	r3, r2
 8000810:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	693a      	ldr	r2, [r7, #16]
 8000816:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800081e:	2201      	movs	r2, #1
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	409a      	lsls	r2, r3
 8000824:	0013      	movs	r3, r2
 8000826:	43da      	mvns	r2, r3
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	4013      	ands	r3, r2
 800082c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	685b      	ldr	r3, [r3, #4]
 8000832:	091b      	lsrs	r3, r3, #4
 8000834:	2201      	movs	r2, #1
 8000836:	401a      	ands	r2, r3
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	409a      	lsls	r2, r3
 800083c:	0013      	movs	r3, r2
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	4313      	orrs	r3, r2
 8000842:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	693a      	ldr	r2, [r7, #16]
 8000848:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	68db      	ldr	r3, [r3, #12]
 800084e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000850:	697b      	ldr	r3, [r7, #20]
 8000852:	005b      	lsls	r3, r3, #1
 8000854:	2203      	movs	r2, #3
 8000856:	409a      	lsls	r2, r3
 8000858:	0013      	movs	r3, r2
 800085a:	43da      	mvns	r2, r3
 800085c:	693b      	ldr	r3, [r7, #16]
 800085e:	4013      	ands	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	689a      	ldr	r2, [r3, #8]
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	409a      	lsls	r2, r3
 800086c:	0013      	movs	r3, r2
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	4313      	orrs	r3, r2
 8000872:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	2b02      	cmp	r3, #2
 8000880:	d003      	beq.n	800088a <HAL_GPIO_Init+0xea>
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	2b12      	cmp	r3, #18
 8000888:	d123      	bne.n	80008d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	08da      	lsrs	r2, r3, #3
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	3208      	adds	r2, #8
 8000892:	0092      	lsls	r2, r2, #2
 8000894:	58d3      	ldr	r3, [r2, r3]
 8000896:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000898:	697b      	ldr	r3, [r7, #20]
 800089a:	2207      	movs	r2, #7
 800089c:	4013      	ands	r3, r2
 800089e:	009b      	lsls	r3, r3, #2
 80008a0:	220f      	movs	r2, #15
 80008a2:	409a      	lsls	r2, r3
 80008a4:	0013      	movs	r3, r2
 80008a6:	43da      	mvns	r2, r3
 80008a8:	693b      	ldr	r3, [r7, #16]
 80008aa:	4013      	ands	r3, r2
 80008ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	691a      	ldr	r2, [r3, #16]
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	2107      	movs	r1, #7
 80008b6:	400b      	ands	r3, r1
 80008b8:	009b      	lsls	r3, r3, #2
 80008ba:	409a      	lsls	r2, r3
 80008bc:	0013      	movs	r3, r2
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	08da      	lsrs	r2, r3, #3
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	3208      	adds	r2, #8
 80008cc:	0092      	lsls	r2, r2, #2
 80008ce:	6939      	ldr	r1, [r7, #16]
 80008d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	2203      	movs	r2, #3
 80008de:	409a      	lsls	r2, r3
 80008e0:	0013      	movs	r3, r2
 80008e2:	43da      	mvns	r2, r3
 80008e4:	693b      	ldr	r3, [r7, #16]
 80008e6:	4013      	ands	r3, r2
 80008e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	2203      	movs	r2, #3
 80008f0:	401a      	ands	r2, r3
 80008f2:	697b      	ldr	r3, [r7, #20]
 80008f4:	005b      	lsls	r3, r3, #1
 80008f6:	409a      	lsls	r2, r3
 80008f8:	0013      	movs	r3, r2
 80008fa:	693a      	ldr	r2, [r7, #16]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	685a      	ldr	r2, [r3, #4]
 800090a:	2380      	movs	r3, #128	; 0x80
 800090c:	055b      	lsls	r3, r3, #21
 800090e:	4013      	ands	r3, r2
 8000910:	d100      	bne.n	8000914 <HAL_GPIO_Init+0x174>
 8000912:	e092      	b.n	8000a3a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000914:	4a50      	ldr	r2, [pc, #320]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	089b      	lsrs	r3, r3, #2
 800091a:	3318      	adds	r3, #24
 800091c:	009b      	lsls	r3, r3, #2
 800091e:	589b      	ldr	r3, [r3, r2]
 8000920:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	2203      	movs	r2, #3
 8000926:	4013      	ands	r3, r2
 8000928:	00db      	lsls	r3, r3, #3
 800092a:	220f      	movs	r2, #15
 800092c:	409a      	lsls	r2, r3
 800092e:	0013      	movs	r3, r2
 8000930:	43da      	mvns	r2, r3
 8000932:	693b      	ldr	r3, [r7, #16]
 8000934:	4013      	ands	r3, r2
 8000936:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000938:	687a      	ldr	r2, [r7, #4]
 800093a:	23a0      	movs	r3, #160	; 0xa0
 800093c:	05db      	lsls	r3, r3, #23
 800093e:	429a      	cmp	r2, r3
 8000940:	d013      	beq.n	800096a <HAL_GPIO_Init+0x1ca>
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a45      	ldr	r2, [pc, #276]	; (8000a5c <HAL_GPIO_Init+0x2bc>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d00d      	beq.n	8000966 <HAL_GPIO_Init+0x1c6>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a44      	ldr	r2, [pc, #272]	; (8000a60 <HAL_GPIO_Init+0x2c0>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d007      	beq.n	8000962 <HAL_GPIO_Init+0x1c2>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a43      	ldr	r2, [pc, #268]	; (8000a64 <HAL_GPIO_Init+0x2c4>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d101      	bne.n	800095e <HAL_GPIO_Init+0x1be>
 800095a:	2303      	movs	r3, #3
 800095c:	e006      	b.n	800096c <HAL_GPIO_Init+0x1cc>
 800095e:	2305      	movs	r3, #5
 8000960:	e004      	b.n	800096c <HAL_GPIO_Init+0x1cc>
 8000962:	2302      	movs	r3, #2
 8000964:	e002      	b.n	800096c <HAL_GPIO_Init+0x1cc>
 8000966:	2301      	movs	r3, #1
 8000968:	e000      	b.n	800096c <HAL_GPIO_Init+0x1cc>
 800096a:	2300      	movs	r3, #0
 800096c:	697a      	ldr	r2, [r7, #20]
 800096e:	2103      	movs	r1, #3
 8000970:	400a      	ands	r2, r1
 8000972:	00d2      	lsls	r2, r2, #3
 8000974:	4093      	lsls	r3, r2
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	4313      	orrs	r3, r2
 800097a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800097c:	4936      	ldr	r1, [pc, #216]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	089b      	lsrs	r3, r3, #2
 8000982:	3318      	adds	r3, #24
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800098a:	4a33      	ldr	r2, [pc, #204]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 800098c:	2380      	movs	r3, #128	; 0x80
 800098e:	58d3      	ldr	r3, [r2, r3]
 8000990:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	43da      	mvns	r2, r3
 8000996:	693b      	ldr	r3, [r7, #16]
 8000998:	4013      	ands	r3, r2
 800099a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	685a      	ldr	r2, [r3, #4]
 80009a0:	2380      	movs	r3, #128	; 0x80
 80009a2:	025b      	lsls	r3, r3, #9
 80009a4:	4013      	ands	r3, r2
 80009a6:	d003      	beq.n	80009b0 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80009b0:	4929      	ldr	r1, [pc, #164]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 80009b2:	2280      	movs	r2, #128	; 0x80
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80009b8:	4a27      	ldr	r2, [pc, #156]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 80009ba:	2384      	movs	r3, #132	; 0x84
 80009bc:	58d3      	ldr	r3, [r2, r3]
 80009be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009c0:	68fb      	ldr	r3, [r7, #12]
 80009c2:	43da      	mvns	r2, r3
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	4013      	ands	r3, r2
 80009c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685a      	ldr	r2, [r3, #4]
 80009ce:	2380      	movs	r3, #128	; 0x80
 80009d0:	029b      	lsls	r3, r3, #10
 80009d2:	4013      	ands	r3, r2
 80009d4:	d003      	beq.n	80009de <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 80009d6:	693a      	ldr	r2, [r7, #16]
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	4313      	orrs	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009de:	491e      	ldr	r1, [pc, #120]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 80009e0:	2284      	movs	r2, #132	; 0x84
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80009e6:	4b1c      	ldr	r3, [pc, #112]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	43da      	mvns	r2, r3
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	4013      	ands	r3, r2
 80009f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009f6:	683b      	ldr	r3, [r7, #0]
 80009f8:	685a      	ldr	r2, [r3, #4]
 80009fa:	2380      	movs	r3, #128	; 0x80
 80009fc:	035b      	lsls	r3, r3, #13
 80009fe:	4013      	ands	r3, r2
 8000a00:	d003      	beq.n	8000a0a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000a0a:	4b13      	ldr	r3, [pc, #76]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000a10:	4b11      	ldr	r3, [pc, #68]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	43da      	mvns	r2, r3
 8000a1a:	693b      	ldr	r3, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685a      	ldr	r2, [r3, #4]
 8000a24:	2380      	movs	r3, #128	; 0x80
 8000a26:	039b      	lsls	r3, r3, #14
 8000a28:	4013      	ands	r3, r2
 8000a2a:	d003      	beq.n	8000a34 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	4313      	orrs	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000a34:	4b08      	ldr	r3, [pc, #32]	; (8000a58 <HAL_GPIO_Init+0x2b8>)
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	681a      	ldr	r2, [r3, #0]
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	40da      	lsrs	r2, r3
 8000a48:	1e13      	subs	r3, r2, #0
 8000a4a:	d000      	beq.n	8000a4e <HAL_GPIO_Init+0x2ae>
 8000a4c:	e6b0      	b.n	80007b0 <HAL_GPIO_Init+0x10>
  }
}
 8000a4e:	46c0      	nop			; (mov r8, r8)
 8000a50:	46bd      	mov	sp, r7
 8000a52:	b006      	add	sp, #24
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			; (mov r8, r8)
 8000a58:	40021800 	.word	0x40021800
 8000a5c:	50000400 	.word	0x50000400
 8000a60:	50000800 	.word	0x50000800
 8000a64:	50000c00 	.word	0x50000c00

08000a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	0008      	movs	r0, r1
 8000a72:	0011      	movs	r1, r2
 8000a74:	1cbb      	adds	r3, r7, #2
 8000a76:	1c02      	adds	r2, r0, #0
 8000a78:	801a      	strh	r2, [r3, #0]
 8000a7a:	1c7b      	adds	r3, r7, #1
 8000a7c:	1c0a      	adds	r2, r1, #0
 8000a7e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a80:	1c7b      	adds	r3, r7, #1
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d004      	beq.n	8000a92 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a88:	1cbb      	adds	r3, r7, #2
 8000a8a:	881a      	ldrh	r2, [r3, #0]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a90:	e003      	b.n	8000a9a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a92:	1cbb      	adds	r3, r7, #2
 8000a94:	881a      	ldrh	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b002      	add	sp, #8
 8000aa0:	bd80      	pop	{r7, pc}
	...

08000aa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8000aac:	4b19      	ldr	r3, [pc, #100]	; (8000b14 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a19      	ldr	r2, [pc, #100]	; (8000b18 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8000ab2:	4013      	ands	r3, r2
 8000ab4:	0019      	movs	r1, r3
 8000ab6:	4b17      	ldr	r3, [pc, #92]	; (8000b14 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	430a      	orrs	r2, r1
 8000abc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	2380      	movs	r3, #128	; 0x80
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	429a      	cmp	r2, r3
 8000ac6:	d11f      	bne.n	8000b08 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8000ac8:	4b14      	ldr	r3, [pc, #80]	; (8000b1c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	0013      	movs	r3, r2
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	189b      	adds	r3, r3, r2
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	4912      	ldr	r1, [pc, #72]	; (8000b20 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	f7ff fb14 	bl	8000104 <__udivsi3>
 8000adc:	0003      	movs	r3, r0
 8000ade:	3301      	adds	r3, #1
 8000ae0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ae2:	e008      	b.n	8000af6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d003      	beq.n	8000af2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	3b01      	subs	r3, #1
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	e001      	b.n	8000af6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8000af2:	2303      	movs	r3, #3
 8000af4:	e009      	b.n	8000b0a <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000af6:	4b07      	ldr	r3, [pc, #28]	; (8000b14 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8000af8:	695a      	ldr	r2, [r3, #20]
 8000afa:	2380      	movs	r3, #128	; 0x80
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	401a      	ands	r2, r3
 8000b00:	2380      	movs	r3, #128	; 0x80
 8000b02:	00db      	lsls	r3, r3, #3
 8000b04:	429a      	cmp	r2, r3
 8000b06:	d0ed      	beq.n	8000ae4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	b004      	add	sp, #16
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	40007000 	.word	0x40007000
 8000b18:	fffff9ff 	.word	0xfffff9ff
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	000f4240 	.word	0x000f4240

08000b24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b088      	sub	sp, #32
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d101      	bne.n	8000b36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e304      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	d100      	bne.n	8000b42 <HAL_RCC_OscConfig+0x1e>
 8000b40:	e07c      	b.n	8000c3c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b42:	4bc3      	ldr	r3, [pc, #780]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	2238      	movs	r2, #56	; 0x38
 8000b48:	4013      	ands	r3, r2
 8000b4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b4c:	4bc0      	ldr	r3, [pc, #768]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	2203      	movs	r2, #3
 8000b52:	4013      	ands	r3, r2
 8000b54:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8000b56:	69bb      	ldr	r3, [r7, #24]
 8000b58:	2b10      	cmp	r3, #16
 8000b5a:	d102      	bne.n	8000b62 <HAL_RCC_OscConfig+0x3e>
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	2b03      	cmp	r3, #3
 8000b60:	d002      	beq.n	8000b68 <HAL_RCC_OscConfig+0x44>
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	2b08      	cmp	r3, #8
 8000b66:	d10b      	bne.n	8000b80 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b68:	4bb9      	ldr	r3, [pc, #740]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	2380      	movs	r3, #128	; 0x80
 8000b6e:	029b      	lsls	r3, r3, #10
 8000b70:	4013      	ands	r3, r2
 8000b72:	d062      	beq.n	8000c3a <HAL_RCC_OscConfig+0x116>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d15e      	bne.n	8000c3a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	e2df      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	685a      	ldr	r2, [r3, #4]
 8000b84:	2380      	movs	r3, #128	; 0x80
 8000b86:	025b      	lsls	r3, r3, #9
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	d107      	bne.n	8000b9c <HAL_RCC_OscConfig+0x78>
 8000b8c:	4bb0      	ldr	r3, [pc, #704]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	4baf      	ldr	r3, [pc, #700]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000b92:	2180      	movs	r1, #128	; 0x80
 8000b94:	0249      	lsls	r1, r1, #9
 8000b96:	430a      	orrs	r2, r1
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	e020      	b.n	8000bde <HAL_RCC_OscConfig+0xba>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	685a      	ldr	r2, [r3, #4]
 8000ba0:	23a0      	movs	r3, #160	; 0xa0
 8000ba2:	02db      	lsls	r3, r3, #11
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d10e      	bne.n	8000bc6 <HAL_RCC_OscConfig+0xa2>
 8000ba8:	4ba9      	ldr	r3, [pc, #676]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000baa:	681a      	ldr	r2, [r3, #0]
 8000bac:	4ba8      	ldr	r3, [pc, #672]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000bae:	2180      	movs	r1, #128	; 0x80
 8000bb0:	02c9      	lsls	r1, r1, #11
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	601a      	str	r2, [r3, #0]
 8000bb6:	4ba6      	ldr	r3, [pc, #664]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	4ba5      	ldr	r3, [pc, #660]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000bbc:	2180      	movs	r1, #128	; 0x80
 8000bbe:	0249      	lsls	r1, r1, #9
 8000bc0:	430a      	orrs	r2, r1
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	e00b      	b.n	8000bde <HAL_RCC_OscConfig+0xba>
 8000bc6:	4ba2      	ldr	r3, [pc, #648]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	4ba1      	ldr	r3, [pc, #644]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000bcc:	49a1      	ldr	r1, [pc, #644]	; (8000e54 <HAL_RCC_OscConfig+0x330>)
 8000bce:	400a      	ands	r2, r1
 8000bd0:	601a      	str	r2, [r3, #0]
 8000bd2:	4b9f      	ldr	r3, [pc, #636]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	4b9e      	ldr	r3, [pc, #632]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000bd8:	499f      	ldr	r1, [pc, #636]	; (8000e58 <HAL_RCC_OscConfig+0x334>)
 8000bda:	400a      	ands	r2, r1
 8000bdc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d014      	beq.n	8000c10 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000be6:	f7ff fce5 	bl	80005b4 <HAL_GetTick>
 8000bea:	0003      	movs	r3, r0
 8000bec:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000bee:	e008      	b.n	8000c02 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bf0:	f7ff fce0 	bl	80005b4 <HAL_GetTick>
 8000bf4:	0002      	movs	r2, r0
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	2b64      	cmp	r3, #100	; 0x64
 8000bfc:	d901      	bls.n	8000c02 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	e29e      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000c02:	4b93      	ldr	r3, [pc, #588]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	2380      	movs	r3, #128	; 0x80
 8000c08:	029b      	lsls	r3, r3, #10
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	d0f0      	beq.n	8000bf0 <HAL_RCC_OscConfig+0xcc>
 8000c0e:	e015      	b.n	8000c3c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c10:	f7ff fcd0 	bl	80005b4 <HAL_GetTick>
 8000c14:	0003      	movs	r3, r0
 8000c16:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c18:	e008      	b.n	8000c2c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000c1a:	f7ff fccb 	bl	80005b4 <HAL_GetTick>
 8000c1e:	0002      	movs	r2, r0
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	1ad3      	subs	r3, r2, r3
 8000c24:	2b64      	cmp	r3, #100	; 0x64
 8000c26:	d901      	bls.n	8000c2c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	e289      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000c2c:	4b88      	ldr	r3, [pc, #544]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	2380      	movs	r3, #128	; 0x80
 8000c32:	029b      	lsls	r3, r3, #10
 8000c34:	4013      	ands	r3, r2
 8000c36:	d1f0      	bne.n	8000c1a <HAL_RCC_OscConfig+0xf6>
 8000c38:	e000      	b.n	8000c3c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c3a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2202      	movs	r2, #2
 8000c42:	4013      	ands	r3, r2
 8000c44:	d100      	bne.n	8000c48 <HAL_RCC_OscConfig+0x124>
 8000c46:	e099      	b.n	8000d7c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c48:	4b81      	ldr	r3, [pc, #516]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	2238      	movs	r2, #56	; 0x38
 8000c4e:	4013      	ands	r3, r2
 8000c50:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c52:	4b7f      	ldr	r3, [pc, #508]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	2203      	movs	r2, #3
 8000c58:	4013      	ands	r3, r2
 8000c5a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	2b10      	cmp	r3, #16
 8000c60:	d102      	bne.n	8000c68 <HAL_RCC_OscConfig+0x144>
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	2b02      	cmp	r3, #2
 8000c66:	d002      	beq.n	8000c6e <HAL_RCC_OscConfig+0x14a>
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d135      	bne.n	8000cda <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c6e:	4b78      	ldr	r3, [pc, #480]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	2380      	movs	r3, #128	; 0x80
 8000c74:	00db      	lsls	r3, r3, #3
 8000c76:	4013      	ands	r3, r2
 8000c78:	d005      	beq.n	8000c86 <HAL_RCC_OscConfig+0x162>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d101      	bne.n	8000c86 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e25c      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c86:	4b72      	ldr	r3, [pc, #456]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	4a74      	ldr	r2, [pc, #464]	; (8000e5c <HAL_RCC_OscConfig+0x338>)
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	0019      	movs	r1, r3
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	695b      	ldr	r3, [r3, #20]
 8000c94:	021a      	lsls	r2, r3, #8
 8000c96:	4b6e      	ldr	r3, [pc, #440]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d112      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000ca2:	4b6b      	ldr	r3, [pc, #428]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a6e      	ldr	r2, [pc, #440]	; (8000e60 <HAL_RCC_OscConfig+0x33c>)
 8000ca8:	4013      	ands	r3, r2
 8000caa:	0019      	movs	r1, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	691a      	ldr	r2, [r3, #16]
 8000cb0:	4b67      	ldr	r3, [pc, #412]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000cb6:	4b66      	ldr	r3, [pc, #408]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	0adb      	lsrs	r3, r3, #11
 8000cbc:	2207      	movs	r2, #7
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	4a68      	ldr	r2, [pc, #416]	; (8000e64 <HAL_RCC_OscConfig+0x340>)
 8000cc2:	40da      	lsrs	r2, r3
 8000cc4:	4b68      	ldr	r3, [pc, #416]	; (8000e68 <HAL_RCC_OscConfig+0x344>)
 8000cc6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000cc8:	4b68      	ldr	r3, [pc, #416]	; (8000e6c <HAL_RCC_OscConfig+0x348>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f7ff fc15 	bl	80004fc <HAL_InitTick>
 8000cd2:	1e03      	subs	r3, r0, #0
 8000cd4:	d051      	beq.n	8000d7a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e232      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	68db      	ldr	r3, [r3, #12]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d030      	beq.n	8000d44 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000ce2:	4b5b      	ldr	r3, [pc, #364]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a5e      	ldr	r2, [pc, #376]	; (8000e60 <HAL_RCC_OscConfig+0x33c>)
 8000ce8:	4013      	ands	r3, r2
 8000cea:	0019      	movs	r1, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	691a      	ldr	r2, [r3, #16]
 8000cf0:	4b57      	ldr	r3, [pc, #348]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8000cf6:	4b56      	ldr	r3, [pc, #344]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	4b55      	ldr	r3, [pc, #340]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000cfc:	2180      	movs	r1, #128	; 0x80
 8000cfe:	0049      	lsls	r1, r1, #1
 8000d00:	430a      	orrs	r2, r1
 8000d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d04:	f7ff fc56 	bl	80005b4 <HAL_GetTick>
 8000d08:	0003      	movs	r3, r0
 8000d0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d0c:	e008      	b.n	8000d20 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d0e:	f7ff fc51 	bl	80005b4 <HAL_GetTick>
 8000d12:	0002      	movs	r2, r0
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d901      	bls.n	8000d20 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8000d1c:	2303      	movs	r3, #3
 8000d1e:	e20f      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d20:	4b4b      	ldr	r3, [pc, #300]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	2380      	movs	r3, #128	; 0x80
 8000d26:	00db      	lsls	r3, r3, #3
 8000d28:	4013      	ands	r3, r2
 8000d2a:	d0f0      	beq.n	8000d0e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d2c:	4b48      	ldr	r3, [pc, #288]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	4a4a      	ldr	r2, [pc, #296]	; (8000e5c <HAL_RCC_OscConfig+0x338>)
 8000d32:	4013      	ands	r3, r2
 8000d34:	0019      	movs	r1, r3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	695b      	ldr	r3, [r3, #20]
 8000d3a:	021a      	lsls	r2, r3, #8
 8000d3c:	4b44      	ldr	r3, [pc, #272]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	605a      	str	r2, [r3, #4]
 8000d42:	e01b      	b.n	8000d7c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8000d44:	4b42      	ldr	r3, [pc, #264]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	4b41      	ldr	r3, [pc, #260]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d4a:	4949      	ldr	r1, [pc, #292]	; (8000e70 <HAL_RCC_OscConfig+0x34c>)
 8000d4c:	400a      	ands	r2, r1
 8000d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d50:	f7ff fc30 	bl	80005b4 <HAL_GetTick>
 8000d54:	0003      	movs	r3, r0
 8000d56:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d58:	e008      	b.n	8000d6c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d5a:	f7ff fc2b 	bl	80005b4 <HAL_GetTick>
 8000d5e:	0002      	movs	r2, r0
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	1ad3      	subs	r3, r2, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d901      	bls.n	8000d6c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	e1e9      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000d6c:	4b38      	ldr	r3, [pc, #224]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	2380      	movs	r3, #128	; 0x80
 8000d72:	00db      	lsls	r3, r3, #3
 8000d74:	4013      	ands	r3, r2
 8000d76:	d1f0      	bne.n	8000d5a <HAL_RCC_OscConfig+0x236>
 8000d78:	e000      	b.n	8000d7c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d7a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	2208      	movs	r2, #8
 8000d82:	4013      	ands	r3, r2
 8000d84:	d047      	beq.n	8000e16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8000d86:	4b32      	ldr	r3, [pc, #200]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	2238      	movs	r2, #56	; 0x38
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	2b18      	cmp	r3, #24
 8000d90:	d10a      	bne.n	8000da8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000d92:	4b2f      	ldr	r3, [pc, #188]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000d94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d96:	2202      	movs	r2, #2
 8000d98:	4013      	ands	r3, r2
 8000d9a:	d03c      	beq.n	8000e16 <HAL_RCC_OscConfig+0x2f2>
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d138      	bne.n	8000e16 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8000da4:	2301      	movs	r3, #1
 8000da6:	e1cb      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d019      	beq.n	8000de4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000db0:	4b27      	ldr	r3, [pc, #156]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000db2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000db4:	4b26      	ldr	r3, [pc, #152]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000db6:	2101      	movs	r1, #1
 8000db8:	430a      	orrs	r2, r1
 8000dba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dbc:	f7ff fbfa 	bl	80005b4 <HAL_GetTick>
 8000dc0:	0003      	movs	r3, r0
 8000dc2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000dc4:	e008      	b.n	8000dd8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dc6:	f7ff fbf5 	bl	80005b4 <HAL_GetTick>
 8000dca:	0002      	movs	r2, r0
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	2b02      	cmp	r3, #2
 8000dd2:	d901      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	e1b3      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000dd8:	4b1d      	ldr	r3, [pc, #116]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ddc:	2202      	movs	r2, #2
 8000dde:	4013      	ands	r3, r2
 8000de0:	d0f1      	beq.n	8000dc6 <HAL_RCC_OscConfig+0x2a2>
 8000de2:	e018      	b.n	8000e16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000de4:	4b1a      	ldr	r3, [pc, #104]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000de6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000de8:	4b19      	ldr	r3, [pc, #100]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000dea:	2101      	movs	r1, #1
 8000dec:	438a      	bics	r2, r1
 8000dee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000df0:	f7ff fbe0 	bl	80005b4 <HAL_GetTick>
 8000df4:	0003      	movs	r3, r0
 8000df6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000df8:	e008      	b.n	8000e0c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000dfa:	f7ff fbdb 	bl	80005b4 <HAL_GetTick>
 8000dfe:	0002      	movs	r2, r0
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d901      	bls.n	8000e0c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000e08:	2303      	movs	r3, #3
 8000e0a:	e199      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e0c:	4b10      	ldr	r3, [pc, #64]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000e0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e10:	2202      	movs	r2, #2
 8000e12:	4013      	ands	r3, r2
 8000e14:	d1f1      	bne.n	8000dfa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	d100      	bne.n	8000e22 <HAL_RCC_OscConfig+0x2fe>
 8000e20:	e0c6      	b.n	8000fb0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e22:	231f      	movs	r3, #31
 8000e24:	18fb      	adds	r3, r7, r3
 8000e26:	2200      	movs	r2, #0
 8000e28:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8000e2a:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000e2c:	689b      	ldr	r3, [r3, #8]
 8000e2e:	2238      	movs	r2, #56	; 0x38
 8000e30:	4013      	ands	r3, r2
 8000e32:	2b20      	cmp	r3, #32
 8000e34:	d11e      	bne.n	8000e74 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000e36:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <HAL_RCC_OscConfig+0x32c>)
 8000e38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	d100      	bne.n	8000e42 <HAL_RCC_OscConfig+0x31e>
 8000e40:	e0b6      	b.n	8000fb0 <HAL_RCC_OscConfig+0x48c>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d000      	beq.n	8000e4c <HAL_RCC_OscConfig+0x328>
 8000e4a:	e0b1      	b.n	8000fb0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	e177      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
 8000e50:	40021000 	.word	0x40021000
 8000e54:	fffeffff 	.word	0xfffeffff
 8000e58:	fffbffff 	.word	0xfffbffff
 8000e5c:	ffff80ff 	.word	0xffff80ff
 8000e60:	ffffc7ff 	.word	0xffffc7ff
 8000e64:	00f42400 	.word	0x00f42400
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	20000004 	.word	0x20000004
 8000e70:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000e74:	4bb4      	ldr	r3, [pc, #720]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000e76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e78:	2380      	movs	r3, #128	; 0x80
 8000e7a:	055b      	lsls	r3, r3, #21
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	d101      	bne.n	8000e84 <HAL_RCC_OscConfig+0x360>
 8000e80:	2301      	movs	r3, #1
 8000e82:	e000      	b.n	8000e86 <HAL_RCC_OscConfig+0x362>
 8000e84:	2300      	movs	r3, #0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d011      	beq.n	8000eae <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8000e8a:	4baf      	ldr	r3, [pc, #700]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000e8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e8e:	4bae      	ldr	r3, [pc, #696]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000e90:	2180      	movs	r1, #128	; 0x80
 8000e92:	0549      	lsls	r1, r1, #21
 8000e94:	430a      	orrs	r2, r1
 8000e96:	63da      	str	r2, [r3, #60]	; 0x3c
 8000e98:	4bab      	ldr	r3, [pc, #684]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000e9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000e9c:	2380      	movs	r3, #128	; 0x80
 8000e9e:	055b      	lsls	r3, r3, #21
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8000ea6:	231f      	movs	r3, #31
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	2201      	movs	r2, #1
 8000eac:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000eae:	4ba7      	ldr	r3, [pc, #668]	; (800114c <HAL_RCC_OscConfig+0x628>)
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	2380      	movs	r3, #128	; 0x80
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	d11a      	bne.n	8000ef0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000eba:	4ba4      	ldr	r3, [pc, #656]	; (800114c <HAL_RCC_OscConfig+0x628>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4ba3      	ldr	r3, [pc, #652]	; (800114c <HAL_RCC_OscConfig+0x628>)
 8000ec0:	2180      	movs	r1, #128	; 0x80
 8000ec2:	0049      	lsls	r1, r1, #1
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8000ec8:	f7ff fb74 	bl	80005b4 <HAL_GetTick>
 8000ecc:	0003      	movs	r3, r0
 8000ece:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ed0:	e008      	b.n	8000ee4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ed2:	f7ff fb6f 	bl	80005b4 <HAL_GetTick>
 8000ed6:	0002      	movs	r2, r0
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	1ad3      	subs	r3, r2, r3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d901      	bls.n	8000ee4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	e12d      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ee4:	4b99      	ldr	r3, [pc, #612]	; (800114c <HAL_RCC_OscConfig+0x628>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	2380      	movs	r3, #128	; 0x80
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	4013      	ands	r3, r2
 8000eee:	d0f0      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	2b01      	cmp	r3, #1
 8000ef6:	d106      	bne.n	8000f06 <HAL_RCC_OscConfig+0x3e2>
 8000ef8:	4b93      	ldr	r3, [pc, #588]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000efa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000efc:	4b92      	ldr	r3, [pc, #584]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000efe:	2101      	movs	r1, #1
 8000f00:	430a      	orrs	r2, r1
 8000f02:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f04:	e01c      	b.n	8000f40 <HAL_RCC_OscConfig+0x41c>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	2b05      	cmp	r3, #5
 8000f0c:	d10c      	bne.n	8000f28 <HAL_RCC_OscConfig+0x404>
 8000f0e:	4b8e      	ldr	r3, [pc, #568]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f12:	4b8d      	ldr	r3, [pc, #564]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f14:	2104      	movs	r1, #4
 8000f16:	430a      	orrs	r2, r1
 8000f18:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f1a:	4b8b      	ldr	r3, [pc, #556]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f1e:	4b8a      	ldr	r3, [pc, #552]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f20:	2101      	movs	r1, #1
 8000f22:	430a      	orrs	r2, r1
 8000f24:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f26:	e00b      	b.n	8000f40 <HAL_RCC_OscConfig+0x41c>
 8000f28:	4b87      	ldr	r3, [pc, #540]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f2a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f2c:	4b86      	ldr	r3, [pc, #536]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f2e:	2101      	movs	r1, #1
 8000f30:	438a      	bics	r2, r1
 8000f32:	65da      	str	r2, [r3, #92]	; 0x5c
 8000f34:	4b84      	ldr	r3, [pc, #528]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000f38:	4b83      	ldr	r3, [pc, #524]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	438a      	bics	r2, r1
 8000f3e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d014      	beq.n	8000f72 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f48:	f7ff fb34 	bl	80005b4 <HAL_GetTick>
 8000f4c:	0003      	movs	r3, r0
 8000f4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f50:	e009      	b.n	8000f66 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f52:	f7ff fb2f 	bl	80005b4 <HAL_GetTick>
 8000f56:	0002      	movs	r2, r0
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	1ad3      	subs	r3, r2, r3
 8000f5c:	4a7c      	ldr	r2, [pc, #496]	; (8001150 <HAL_RCC_OscConfig+0x62c>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d901      	bls.n	8000f66 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8000f62:	2303      	movs	r3, #3
 8000f64:	e0ec      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f66:	4b78      	ldr	r3, [pc, #480]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f6a:	2202      	movs	r2, #2
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	d0f0      	beq.n	8000f52 <HAL_RCC_OscConfig+0x42e>
 8000f70:	e013      	b.n	8000f9a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f72:	f7ff fb1f 	bl	80005b4 <HAL_GetTick>
 8000f76:	0003      	movs	r3, r0
 8000f78:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f7a:	e009      	b.n	8000f90 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7c:	f7ff fb1a 	bl	80005b4 <HAL_GetTick>
 8000f80:	0002      	movs	r2, r0
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	4a72      	ldr	r2, [pc, #456]	; (8001150 <HAL_RCC_OscConfig+0x62c>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d901      	bls.n	8000f90 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8000f8c:	2303      	movs	r3, #3
 8000f8e:	e0d7      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f90:	4b6d      	ldr	r3, [pc, #436]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000f92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f94:	2202      	movs	r2, #2
 8000f96:	4013      	ands	r3, r2
 8000f98:	d1f0      	bne.n	8000f7c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000f9a:	231f      	movs	r3, #31
 8000f9c:	18fb      	adds	r3, r7, r3
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d105      	bne.n	8000fb0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000fa4:	4b68      	ldr	r3, [pc, #416]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000fa6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000fa8:	4b67      	ldr	r3, [pc, #412]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000faa:	496a      	ldr	r1, [pc, #424]	; (8001154 <HAL_RCC_OscConfig+0x630>)
 8000fac:	400a      	ands	r2, r1
 8000fae:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	69db      	ldr	r3, [r3, #28]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d100      	bne.n	8000fba <HAL_RCC_OscConfig+0x496>
 8000fb8:	e0c1      	b.n	800113e <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fba:	4b63      	ldr	r3, [pc, #396]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	2238      	movs	r2, #56	; 0x38
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	2b10      	cmp	r3, #16
 8000fc4:	d100      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x4a4>
 8000fc6:	e081      	b.n	80010cc <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69db      	ldr	r3, [r3, #28]
 8000fcc:	2b02      	cmp	r3, #2
 8000fce:	d156      	bne.n	800107e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fd0:	4b5d      	ldr	r3, [pc, #372]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b5c      	ldr	r3, [pc, #368]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000fd6:	4960      	ldr	r1, [pc, #384]	; (8001158 <HAL_RCC_OscConfig+0x634>)
 8000fd8:	400a      	ands	r2, r1
 8000fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fdc:	f7ff faea 	bl	80005b4 <HAL_GetTick>
 8000fe0:	0003      	movs	r3, r0
 8000fe2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fe6:	f7ff fae5 	bl	80005b4 <HAL_GetTick>
 8000fea:	0002      	movs	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e0a3      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000ff8:	4b53      	ldr	r3, [pc, #332]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	2380      	movs	r3, #128	; 0x80
 8000ffe:	049b      	lsls	r3, r3, #18
 8001000:	4013      	ands	r3, r2
 8001002:	d1f0      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001004:	4b50      	ldr	r3, [pc, #320]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	4a54      	ldr	r2, [pc, #336]	; (800115c <HAL_RCC_OscConfig+0x638>)
 800100a:	4013      	ands	r3, r2
 800100c:	0019      	movs	r1, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6a1a      	ldr	r2, [r3, #32]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	431a      	orrs	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001024:	431a      	orrs	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800102a:	431a      	orrs	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001030:	431a      	orrs	r2, r3
 8001032:	4b45      	ldr	r3, [pc, #276]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001034:	430a      	orrs	r2, r1
 8001036:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001038:	4b43      	ldr	r3, [pc, #268]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	4b42      	ldr	r3, [pc, #264]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	0449      	lsls	r1, r1, #17
 8001042:	430a      	orrs	r2, r1
 8001044:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001046:	4b40      	ldr	r3, [pc, #256]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	4b3f      	ldr	r3, [pc, #252]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 800104c:	2180      	movs	r1, #128	; 0x80
 800104e:	0549      	lsls	r1, r1, #21
 8001050:	430a      	orrs	r2, r1
 8001052:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001054:	f7ff faae 	bl	80005b4 <HAL_GetTick>
 8001058:	0003      	movs	r3, r0
 800105a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800105c:	e008      	b.n	8001070 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800105e:	f7ff faa9 	bl	80005b4 <HAL_GetTick>
 8001062:	0002      	movs	r2, r0
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d901      	bls.n	8001070 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e067      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001070:	4b35      	ldr	r3, [pc, #212]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	2380      	movs	r3, #128	; 0x80
 8001076:	049b      	lsls	r3, r3, #18
 8001078:	4013      	ands	r3, r2
 800107a:	d0f0      	beq.n	800105e <HAL_RCC_OscConfig+0x53a>
 800107c:	e05f      	b.n	800113e <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800107e:	4b32      	ldr	r3, [pc, #200]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b31      	ldr	r3, [pc, #196]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001084:	4934      	ldr	r1, [pc, #208]	; (8001158 <HAL_RCC_OscConfig+0x634>)
 8001086:	400a      	ands	r2, r1
 8001088:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800108a:	4b2f      	ldr	r3, [pc, #188]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 800108c:	68da      	ldr	r2, [r3, #12]
 800108e:	4b2e      	ldr	r3, [pc, #184]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001090:	2103      	movs	r1, #3
 8001092:	438a      	bics	r2, r1
 8001094:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001096:	4b2c      	ldr	r3, [pc, #176]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 8001098:	68da      	ldr	r2, [r3, #12]
 800109a:	4b2b      	ldr	r3, [pc, #172]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 800109c:	4930      	ldr	r1, [pc, #192]	; (8001160 <HAL_RCC_OscConfig+0x63c>)
 800109e:	400a      	ands	r2, r1
 80010a0:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a2:	f7ff fa87 	bl	80005b4 <HAL_GetTick>
 80010a6:	0003      	movs	r3, r0
 80010a8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010aa:	e008      	b.n	80010be <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ac:	f7ff fa82 	bl	80005b4 <HAL_GetTick>
 80010b0:	0002      	movs	r2, r0
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d901      	bls.n	80010be <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e040      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010be:	4b22      	ldr	r3, [pc, #136]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	2380      	movs	r3, #128	; 0x80
 80010c4:	049b      	lsls	r3, r3, #18
 80010c6:	4013      	ands	r3, r2
 80010c8:	d1f0      	bne.n	80010ac <HAL_RCC_OscConfig+0x588>
 80010ca:	e038      	b.n	800113e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69db      	ldr	r3, [r3, #28]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d101      	bne.n	80010d8 <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e033      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <HAL_RCC_OscConfig+0x624>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	2203      	movs	r2, #3
 80010e2:	401a      	ands	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6a1b      	ldr	r3, [r3, #32]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d126      	bne.n	800113a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	2270      	movs	r2, #112	; 0x70
 80010f0:	401a      	ands	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010f6:	429a      	cmp	r2, r3
 80010f8:	d11f      	bne.n	800113a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80010fa:	697a      	ldr	r2, [r7, #20]
 80010fc:	23fe      	movs	r3, #254	; 0xfe
 80010fe:	01db      	lsls	r3, r3, #7
 8001100:	401a      	ands	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001106:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001108:	429a      	cmp	r2, r3
 800110a:	d116      	bne.n	800113a <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800110c:	697a      	ldr	r2, [r7, #20]
 800110e:	23f8      	movs	r3, #248	; 0xf8
 8001110:	039b      	lsls	r3, r3, #14
 8001112:	401a      	ands	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001118:	429a      	cmp	r2, r3
 800111a:	d10e      	bne.n	800113a <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800111c:	697a      	ldr	r2, [r7, #20]
 800111e:	23e0      	movs	r3, #224	; 0xe0
 8001120:	051b      	lsls	r3, r3, #20
 8001122:	401a      	ands	r2, r3
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001128:	429a      	cmp	r2, r3
 800112a:	d106      	bne.n	800113a <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	0f5b      	lsrs	r3, r3, #29
 8001130:	075a      	lsls	r2, r3, #29
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001136:	429a      	cmp	r2, r3
 8001138:	d001      	beq.n	800113e <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e000      	b.n	8001140 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 800113e:	2300      	movs	r3, #0
}
 8001140:	0018      	movs	r0, r3
 8001142:	46bd      	mov	sp, r7
 8001144:	b008      	add	sp, #32
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40021000 	.word	0x40021000
 800114c:	40007000 	.word	0x40007000
 8001150:	00001388 	.word	0x00001388
 8001154:	efffffff 	.word	0xefffffff
 8001158:	feffffff 	.word	0xfeffffff
 800115c:	11c1808c 	.word	0x11c1808c
 8001160:	eefeffff 	.word	0xeefeffff

08001164 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d101      	bne.n	8001178 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e0e9      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001178:	4b76      	ldr	r3, [pc, #472]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2207      	movs	r2, #7
 800117e:	4013      	ands	r3, r2
 8001180:	683a      	ldr	r2, [r7, #0]
 8001182:	429a      	cmp	r2, r3
 8001184:	d91e      	bls.n	80011c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001186:	4b73      	ldr	r3, [pc, #460]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	2207      	movs	r2, #7
 800118c:	4393      	bics	r3, r2
 800118e:	0019      	movs	r1, r3
 8001190:	4b70      	ldr	r3, [pc, #448]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 8001192:	683a      	ldr	r2, [r7, #0]
 8001194:	430a      	orrs	r2, r1
 8001196:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001198:	f7ff fa0c 	bl	80005b4 <HAL_GetTick>
 800119c:	0003      	movs	r3, r0
 800119e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011a0:	e009      	b.n	80011b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a2:	f7ff fa07 	bl	80005b4 <HAL_GetTick>
 80011a6:	0002      	movs	r2, r0
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	4a6a      	ldr	r2, [pc, #424]	; (8001358 <HAL_RCC_ClockConfig+0x1f4>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e0ca      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80011b6:	4b67      	ldr	r3, [pc, #412]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2207      	movs	r2, #7
 80011bc:	4013      	ands	r3, r2
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d1ee      	bne.n	80011a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2202      	movs	r2, #2
 80011ca:	4013      	ands	r3, r2
 80011cc:	d015      	beq.n	80011fa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	2204      	movs	r2, #4
 80011d4:	4013      	ands	r3, r2
 80011d6:	d006      	beq.n	80011e6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80011d8:	4b60      	ldr	r3, [pc, #384]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 80011da:	689a      	ldr	r2, [r3, #8]
 80011dc:	4b5f      	ldr	r3, [pc, #380]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 80011de:	21e0      	movs	r1, #224	; 0xe0
 80011e0:	01c9      	lsls	r1, r1, #7
 80011e2:	430a      	orrs	r2, r1
 80011e4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011e6:	4b5d      	ldr	r3, [pc, #372]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 80011e8:	689b      	ldr	r3, [r3, #8]
 80011ea:	4a5d      	ldr	r2, [pc, #372]	; (8001360 <HAL_RCC_ClockConfig+0x1fc>)
 80011ec:	4013      	ands	r3, r2
 80011ee:	0019      	movs	r1, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	689a      	ldr	r2, [r3, #8]
 80011f4:	4b59      	ldr	r3, [pc, #356]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 80011f6:	430a      	orrs	r2, r1
 80011f8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	2201      	movs	r2, #1
 8001200:	4013      	ands	r3, r2
 8001202:	d057      	beq.n	80012b4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d107      	bne.n	800121c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800120c:	4b53      	ldr	r3, [pc, #332]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	029b      	lsls	r3, r3, #10
 8001214:	4013      	ands	r3, r2
 8001216:	d12b      	bne.n	8001270 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e097      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	2b02      	cmp	r3, #2
 8001222:	d107      	bne.n	8001234 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001224:	4b4d      	ldr	r3, [pc, #308]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	2380      	movs	r3, #128	; 0x80
 800122a:	049b      	lsls	r3, r3, #18
 800122c:	4013      	ands	r3, r2
 800122e:	d11f      	bne.n	8001270 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e08b      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800123c:	4b47      	ldr	r3, [pc, #284]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 800123e:	681a      	ldr	r2, [r3, #0]
 8001240:	2380      	movs	r3, #128	; 0x80
 8001242:	00db      	lsls	r3, r3, #3
 8001244:	4013      	ands	r3, r2
 8001246:	d113      	bne.n	8001270 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001248:	2301      	movs	r3, #1
 800124a:	e07f      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b03      	cmp	r3, #3
 8001252:	d106      	bne.n	8001262 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001254:	4b41      	ldr	r3, [pc, #260]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 8001256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001258:	2202      	movs	r2, #2
 800125a:	4013      	ands	r3, r2
 800125c:	d108      	bne.n	8001270 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e074      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001262:	4b3e      	ldr	r3, [pc, #248]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 8001264:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001266:	2202      	movs	r2, #2
 8001268:	4013      	ands	r3, r2
 800126a:	d101      	bne.n	8001270 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e06d      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001270:	4b3a      	ldr	r3, [pc, #232]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	2207      	movs	r2, #7
 8001276:	4393      	bics	r3, r2
 8001278:	0019      	movs	r1, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b37      	ldr	r3, [pc, #220]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 8001280:	430a      	orrs	r2, r1
 8001282:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001284:	f7ff f996 	bl	80005b4 <HAL_GetTick>
 8001288:	0003      	movs	r3, r0
 800128a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800128c:	e009      	b.n	80012a2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800128e:	f7ff f991 	bl	80005b4 <HAL_GetTick>
 8001292:	0002      	movs	r2, r0
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	4a2f      	ldr	r2, [pc, #188]	; (8001358 <HAL_RCC_ClockConfig+0x1f4>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e054      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012a2:	4b2e      	ldr	r3, [pc, #184]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2238      	movs	r2, #56	; 0x38
 80012a8:	401a      	ands	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	00db      	lsls	r3, r3, #3
 80012b0:	429a      	cmp	r2, r3
 80012b2:	d1ec      	bne.n	800128e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80012b4:	4b27      	ldr	r3, [pc, #156]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2207      	movs	r2, #7
 80012ba:	4013      	ands	r3, r2
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d21e      	bcs.n	8001300 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012c2:	4b24      	ldr	r3, [pc, #144]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2207      	movs	r2, #7
 80012c8:	4393      	bics	r3, r2
 80012ca:	0019      	movs	r1, r3
 80012cc:	4b21      	ldr	r3, [pc, #132]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 80012ce:	683a      	ldr	r2, [r7, #0]
 80012d0:	430a      	orrs	r2, r1
 80012d2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80012d4:	f7ff f96e 	bl	80005b4 <HAL_GetTick>
 80012d8:	0003      	movs	r3, r0
 80012da:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012dc:	e009      	b.n	80012f2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012de:	f7ff f969 	bl	80005b4 <HAL_GetTick>
 80012e2:	0002      	movs	r2, r0
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	4a1b      	ldr	r2, [pc, #108]	; (8001358 <HAL_RCC_ClockConfig+0x1f4>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d901      	bls.n	80012f2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80012ee:	2303      	movs	r3, #3
 80012f0:	e02c      	b.n	800134c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80012f2:	4b18      	ldr	r3, [pc, #96]	; (8001354 <HAL_RCC_ClockConfig+0x1f0>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2207      	movs	r2, #7
 80012f8:	4013      	ands	r3, r2
 80012fa:	683a      	ldr	r2, [r7, #0]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d1ee      	bne.n	80012de <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2204      	movs	r2, #4
 8001306:	4013      	ands	r3, r2
 8001308:	d009      	beq.n	800131e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	4a15      	ldr	r2, [pc, #84]	; (8001364 <HAL_RCC_ClockConfig+0x200>)
 8001310:	4013      	ands	r3, r2
 8001312:	0019      	movs	r1, r3
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68da      	ldr	r2, [r3, #12]
 8001318:	4b10      	ldr	r3, [pc, #64]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 800131a:	430a      	orrs	r2, r1
 800131c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800131e:	f000 f829 	bl	8001374 <HAL_RCC_GetSysClockFreq>
 8001322:	0001      	movs	r1, r0
 8001324:	4b0d      	ldr	r3, [pc, #52]	; (800135c <HAL_RCC_ClockConfig+0x1f8>)
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	0a1b      	lsrs	r3, r3, #8
 800132a:	220f      	movs	r2, #15
 800132c:	401a      	ands	r2, r3
 800132e:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <HAL_RCC_ClockConfig+0x204>)
 8001330:	0092      	lsls	r2, r2, #2
 8001332:	58d3      	ldr	r3, [r2, r3]
 8001334:	221f      	movs	r2, #31
 8001336:	4013      	ands	r3, r2
 8001338:	000a      	movs	r2, r1
 800133a:	40da      	lsrs	r2, r3
 800133c:	4b0b      	ldr	r3, [pc, #44]	; (800136c <HAL_RCC_ClockConfig+0x208>)
 800133e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001340:	4b0b      	ldr	r3, [pc, #44]	; (8001370 <HAL_RCC_ClockConfig+0x20c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	0018      	movs	r0, r3
 8001346:	f7ff f8d9 	bl	80004fc <HAL_InitTick>
 800134a:	0003      	movs	r3, r0
}
 800134c:	0018      	movs	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	b004      	add	sp, #16
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40022000 	.word	0x40022000
 8001358:	00001388 	.word	0x00001388
 800135c:	40021000 	.word	0x40021000
 8001360:	fffff0ff 	.word	0xfffff0ff
 8001364:	ffff8fff 	.word	0xffff8fff
 8001368:	080014e8 	.word	0x080014e8
 800136c:	20000000 	.word	0x20000000
 8001370:	20000004 	.word	0x20000004

08001374 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800137a:	4b3c      	ldr	r3, [pc, #240]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	2238      	movs	r2, #56	; 0x38
 8001380:	4013      	ands	r3, r2
 8001382:	d10f      	bne.n	80013a4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001384:	4b39      	ldr	r3, [pc, #228]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0adb      	lsrs	r3, r3, #11
 800138a:	2207      	movs	r2, #7
 800138c:	4013      	ands	r3, r2
 800138e:	2201      	movs	r2, #1
 8001390:	409a      	lsls	r2, r3
 8001392:	0013      	movs	r3, r2
 8001394:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001396:	6839      	ldr	r1, [r7, #0]
 8001398:	4835      	ldr	r0, [pc, #212]	; (8001470 <HAL_RCC_GetSysClockFreq+0xfc>)
 800139a:	f7fe feb3 	bl	8000104 <__udivsi3>
 800139e:	0003      	movs	r3, r0
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	e05d      	b.n	8001460 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013a4:	4b31      	ldr	r3, [pc, #196]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	2238      	movs	r2, #56	; 0x38
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d102      	bne.n	80013b6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80013b0:	4b30      	ldr	r3, [pc, #192]	; (8001474 <HAL_RCC_GetSysClockFreq+0x100>)
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	e054      	b.n	8001460 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013b6:	4b2d      	ldr	r3, [pc, #180]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	2238      	movs	r2, #56	; 0x38
 80013bc:	4013      	ands	r3, r2
 80013be:	2b10      	cmp	r3, #16
 80013c0:	d138      	bne.n	8001434 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80013c2:	4b2a      	ldr	r3, [pc, #168]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2203      	movs	r2, #3
 80013c8:	4013      	ands	r3, r2
 80013ca:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80013cc:	4b27      	ldr	r3, [pc, #156]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	091b      	lsrs	r3, r3, #4
 80013d2:	2207      	movs	r2, #7
 80013d4:	4013      	ands	r3, r2
 80013d6:	3301      	adds	r3, #1
 80013d8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	2b03      	cmp	r3, #3
 80013de:	d10d      	bne.n	80013fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80013e0:	68b9      	ldr	r1, [r7, #8]
 80013e2:	4824      	ldr	r0, [pc, #144]	; (8001474 <HAL_RCC_GetSysClockFreq+0x100>)
 80013e4:	f7fe fe8e 	bl	8000104 <__udivsi3>
 80013e8:	0003      	movs	r3, r0
 80013ea:	0019      	movs	r1, r3
 80013ec:	4b1f      	ldr	r3, [pc, #124]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 80013ee:	68db      	ldr	r3, [r3, #12]
 80013f0:	0a1b      	lsrs	r3, r3, #8
 80013f2:	227f      	movs	r2, #127	; 0x7f
 80013f4:	4013      	ands	r3, r2
 80013f6:	434b      	muls	r3, r1
 80013f8:	617b      	str	r3, [r7, #20]
        break;
 80013fa:	e00d      	b.n	8001418 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80013fc:	68b9      	ldr	r1, [r7, #8]
 80013fe:	481c      	ldr	r0, [pc, #112]	; (8001470 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001400:	f7fe fe80 	bl	8000104 <__udivsi3>
 8001404:	0003      	movs	r3, r0
 8001406:	0019      	movs	r1, r3
 8001408:	4b18      	ldr	r3, [pc, #96]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	0a1b      	lsrs	r3, r3, #8
 800140e:	227f      	movs	r2, #127	; 0x7f
 8001410:	4013      	ands	r3, r2
 8001412:	434b      	muls	r3, r1
 8001414:	617b      	str	r3, [r7, #20]
        break;
 8001416:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001418:	4b14      	ldr	r3, [pc, #80]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	0f5b      	lsrs	r3, r3, #29
 800141e:	2207      	movs	r2, #7
 8001420:	4013      	ands	r3, r2
 8001422:	3301      	adds	r3, #1
 8001424:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	6978      	ldr	r0, [r7, #20]
 800142a:	f7fe fe6b 	bl	8000104 <__udivsi3>
 800142e:	0003      	movs	r3, r0
 8001430:	613b      	str	r3, [r7, #16]
 8001432:	e015      	b.n	8001460 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001434:	4b0d      	ldr	r3, [pc, #52]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	2238      	movs	r2, #56	; 0x38
 800143a:	4013      	ands	r3, r2
 800143c:	2b20      	cmp	r3, #32
 800143e:	d103      	bne.n	8001448 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001440:	2380      	movs	r3, #128	; 0x80
 8001442:	021b      	lsls	r3, r3, #8
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	e00b      	b.n	8001460 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001448:	4b08      	ldr	r3, [pc, #32]	; (800146c <HAL_RCC_GetSysClockFreq+0xf8>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	2238      	movs	r2, #56	; 0x38
 800144e:	4013      	ands	r3, r2
 8001450:	2b18      	cmp	r3, #24
 8001452:	d103      	bne.n	800145c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001454:	23fa      	movs	r3, #250	; 0xfa
 8001456:	01db      	lsls	r3, r3, #7
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	e001      	b.n	8001460 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800145c:	2300      	movs	r3, #0
 800145e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001460:	693b      	ldr	r3, [r7, #16]
}
 8001462:	0018      	movs	r0, r3
 8001464:	46bd      	mov	sp, r7
 8001466:	b006      	add	sp, #24
 8001468:	bd80      	pop	{r7, pc}
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	40021000 	.word	0x40021000
 8001470:	00f42400 	.word	0x00f42400
 8001474:	007a1200 	.word	0x007a1200

08001478 <__libc_init_array>:
 8001478:	b570      	push	{r4, r5, r6, lr}
 800147a:	2600      	movs	r6, #0
 800147c:	4d0c      	ldr	r5, [pc, #48]	; (80014b0 <__libc_init_array+0x38>)
 800147e:	4c0d      	ldr	r4, [pc, #52]	; (80014b4 <__libc_init_array+0x3c>)
 8001480:	1b64      	subs	r4, r4, r5
 8001482:	10a4      	asrs	r4, r4, #2
 8001484:	42a6      	cmp	r6, r4
 8001486:	d109      	bne.n	800149c <__libc_init_array+0x24>
 8001488:	2600      	movs	r6, #0
 800148a:	f000 f821 	bl	80014d0 <_init>
 800148e:	4d0a      	ldr	r5, [pc, #40]	; (80014b8 <__libc_init_array+0x40>)
 8001490:	4c0a      	ldr	r4, [pc, #40]	; (80014bc <__libc_init_array+0x44>)
 8001492:	1b64      	subs	r4, r4, r5
 8001494:	10a4      	asrs	r4, r4, #2
 8001496:	42a6      	cmp	r6, r4
 8001498:	d105      	bne.n	80014a6 <__libc_init_array+0x2e>
 800149a:	bd70      	pop	{r4, r5, r6, pc}
 800149c:	00b3      	lsls	r3, r6, #2
 800149e:	58eb      	ldr	r3, [r5, r3]
 80014a0:	4798      	blx	r3
 80014a2:	3601      	adds	r6, #1
 80014a4:	e7ee      	b.n	8001484 <__libc_init_array+0xc>
 80014a6:	00b3      	lsls	r3, r6, #2
 80014a8:	58eb      	ldr	r3, [r5, r3]
 80014aa:	4798      	blx	r3
 80014ac:	3601      	adds	r6, #1
 80014ae:	e7f2      	b.n	8001496 <__libc_init_array+0x1e>
 80014b0:	08001528 	.word	0x08001528
 80014b4:	08001528 	.word	0x08001528
 80014b8:	08001528 	.word	0x08001528
 80014bc:	0800152c 	.word	0x0800152c

080014c0 <memset>:
 80014c0:	0003      	movs	r3, r0
 80014c2:	1812      	adds	r2, r2, r0
 80014c4:	4293      	cmp	r3, r2
 80014c6:	d100      	bne.n	80014ca <memset+0xa>
 80014c8:	4770      	bx	lr
 80014ca:	7019      	strb	r1, [r3, #0]
 80014cc:	3301      	adds	r3, #1
 80014ce:	e7f9      	b.n	80014c4 <memset+0x4>

080014d0 <_init>:
 80014d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014d6:	bc08      	pop	{r3}
 80014d8:	469e      	mov	lr, r3
 80014da:	4770      	bx	lr

080014dc <_fini>:
 80014dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014de:	46c0      	nop			; (mov r8, r8)
 80014e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014e2:	bc08      	pop	{r3}
 80014e4:	469e      	mov	lr, r3
 80014e6:	4770      	bx	lr
