(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param79 = {(&((~^((8'hb0) ? (8'ha4) : (8'hab))) && ({(8'hbe)} ? {(8'hb0)} : (~&(8'h9d)))))}, 
parameter param80 = (((^~param79) ? (~((^param79) <= (param79 ? param79 : (8'hb7)))) : (param79 >> param79)) >= (8'ha8)))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h2bb):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire0;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire signed [(4'hc):(1'h0)] wire3;
  input wire signed [(5'h11):(1'h0)] wire4;
  wire signed [(3'h6):(1'h0)] wire78;
  wire [(2'h3):(1'h0)] wire77;
  wire [(4'hc):(1'h0)] wire65;
  wire signed [(5'h11):(1'h0)] wire64;
  wire [(4'h8):(1'h0)] wire63;
  wire signed [(4'h8):(1'h0)] wire5;
  wire [(4'hd):(1'h0)] wire17;
  wire signed [(4'hc):(1'h0)] wire18;
  wire signed [(4'he):(1'h0)] wire19;
  wire signed [(4'h9):(1'h0)] wire20;
  wire [(3'h5):(1'h0)] wire40;
  wire signed [(5'h12):(1'h0)] wire41;
  wire [(5'h10):(1'h0)] wire42;
  wire signed [(4'hd):(1'h0)] wire43;
  wire [(4'hf):(1'h0)] wire44;
  wire [(2'h2):(1'h0)] wire45;
  wire signed [(5'h15):(1'h0)] wire46;
  wire signed [(4'he):(1'h0)] wire47;
  wire signed [(2'h2):(1'h0)] wire61;
  reg signed [(3'h5):(1'h0)] reg76 = (1'h0);
  reg [(2'h2):(1'h0)] reg74 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg73 = (1'h0);
  reg [(3'h7):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg68 = (1'h0);
  reg [(5'h15):(1'h0)] reg67 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg66 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg6 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg8 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg10 = (1'h0);
  reg [(4'hc):(1'h0)] reg11 = (1'h0);
  reg [(4'he):(1'h0)] reg12 = (1'h0);
  reg [(5'h13):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg7 = (1'h0);
  reg [(5'h11):(1'h0)] reg15 = (1'h0);
  reg [(4'h9):(1'h0)] reg16 = (1'h0);
  reg [(4'hf):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg23 = (1'h0);
  reg [(2'h3):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg25 = (1'h0);
  reg signed [(4'he):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg27 = (1'h0);
  reg [(4'h8):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg31 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg33 = (1'h0);
  reg [(4'hd):(1'h0)] reg39 = (1'h0);
  reg [(4'hf):(1'h0)] reg75 = (1'h0);
  reg [(4'hc):(1'h0)] reg72 = (1'h0);
  reg [(5'h15):(1'h0)] reg70 = (1'h0);
  reg [(2'h3):(1'h0)] reg69 = (1'h0);
  reg [(3'h5):(1'h0)] reg38 = (1'h0);
  reg [(5'h14):(1'h0)] forvar37 = (1'h0);
  reg [(4'h9):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg35 = (1'h0);
  reg [(4'hc):(1'h0)] reg34 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg28 = (1'h0);
  reg [(4'h9):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h14):(1'h0)] forvar7 = (1'h0);
  assign y = {wire78,
                 wire77,
                 wire65,
                 wire64,
                 wire63,
                 wire5,
                 wire17,
                 wire18,
                 wire19,
                 wire20,
                 wire40,
                 wire41,
                 wire42,
                 wire43,
                 wire44,
                 wire45,
                 wire46,
                 wire47,
                 wire61,
                 reg76,
                 reg74,
                 reg73,
                 reg71,
                 reg68,
                 reg67,
                 reg66,
                 reg6,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg7,
                 reg15,
                 reg16,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg39,
                 reg75,
                 reg72,
                 reg70,
                 reg69,
                 reg38,
                 forvar37,
                 reg36,
                 reg35,
                 reg34,
                 reg28,
                 reg14,
                 forvar7,
                 (1'h0)};
  assign wire5 = $signed($signed(($unsigned(wire1) == (wire1 >>> "W0VCk9wqUf"))));
  always
    @(posedge clk) begin
      if ($unsigned((-$signed(wire5[(2'h3):(1'h0)]))))
        begin
          reg6 <= wire3;
          for (forvar7 = (1'h0); (forvar7 < (3'h4)); forvar7 = (forvar7 + (1'h1)))
            begin
              reg8 <= wire2;
            end
          reg9 <= wire5[(3'h5):(2'h2)];
          reg10 <= (!reg8);
          if (($unsigned(wire4) ?
              (~forvar7[(1'h1):(1'h1)]) : $unsigned("uaAxeTWFX3ir")))
            begin
              reg11 <= {("Cn0f" << "O06v12co8AbaWaE2q"),
                  (~|{("kWNDFHCDp" ?
                          forvar7[(3'h7):(2'h3)] : (reg9 | wire4))})};
              reg12 <= (8'ha9);
            end
          else
            begin
              reg11 <= wire3;
              reg12 <= "0zacy";
              reg13 <= ((~|"AxlEJ8aydv") ?
                  "i" : $unsigned($signed($signed((~&forvar7)))));
            end
        end
      else
        begin
          reg6 <= ($signed($unsigned((wire3[(3'h5):(2'h3)] > wire1[(3'h6):(1'h0)]))) ~^ (("6araZU5292pheLkrb6IR" ?
              (reg10 ? (8'h9f) : (wire2 ? reg6 : reg13)) : ((reg10 ?
                  (8'hbe) : wire1) >>> reg6)) ^ ((~&$signed(reg13)) ?
              {((8'hb6) ? wire0 : wire4)} : (wire3 ? {reg10, wire3} : wire0))));
          if ($unsigned((^$unsigned($signed({reg6, wire2})))))
            begin
              reg7 <= (reg10 ?
                  wire0[(3'h4):(2'h2)] : (reg11[(1'h1):(1'h0)] >>> {((8'hb3) == $unsigned(wire2))}));
            end
          else
            begin
              reg14 = (8'hb5);
            end
          reg15 <= "QmP627GGh";
          reg16 <= $signed(reg14);
        end
    end
  assign wire17 = reg6;
  assign wire18 = (wire3 ? (~^(reg13 << (~^(!wire2)))) : reg16[(3'h4):(1'h0)]);
  assign wire19 = (wire0 * ($unsigned((-(^reg6))) >> ({(reg16 ?
                          reg6 : reg16)} && wire5[(3'h4):(3'h4)])));
  assign wire20 = (|$signed("n4Srb9P"));
  always
    @(posedge clk) begin
      reg21 <= wire4[(3'h6):(1'h1)];
      if ($unsigned(reg16))
        begin
          if ((((+(8'hbc)) >= (!(8'haf))) ?
              ("p58EIzKZ9IqmCu7eiB" ?
                  "EQGUOvsVqd" : $signed((~$signed(reg9)))) : (reg7 ?
                  (|(~^(wire5 ? reg11 : reg8))) : reg9[(3'h6):(2'h3)])))
            begin
              reg22 <= (reg8[(2'h2):(2'h2)] && (wire19[(4'ha):(1'h1)] ?
                  $unsigned($signed((|(7'h41)))) : reg13));
            end
          else
            begin
              reg22 <= ($signed(((~^(reg16 ? (8'hae) : wire1)) ?
                      ("mB91VU6L24CtWNW" && reg21[(4'he):(3'h7)]) : (~&(|reg9)))) ?
                  (~^$unsigned("1Fr5kXZRonafXap5Y")) : (!(wire19[(4'hd):(4'hd)] ?
                      ("xCdlh8TUD6" ?
                          (~|reg10) : (reg11 ?
                              reg12 : wire2)) : "tQRx1y5dynD8Llik")));
              reg23 <= reg6[(1'h0):(1'h0)];
            end
          if ((~^($signed(wire18[(4'hc):(4'h8)]) > ($unsigned("s") & ($signed(reg11) ?
              "mhlEWwv9zWrtDlb4Ig0n" : reg15[(4'he):(3'h7)])))))
            begin
              reg24 <= $signed((!reg8));
              reg25 <= wire1;
              reg26 <= "d3dN";
              reg27 <= wire17[(1'h0):(1'h0)];
              reg28 = wire3[(4'ha):(2'h3)];
            end
          else
            begin
              reg24 <= ((&reg25) ?
                  $unsigned((reg22[(4'hb):(4'ha)] ?
                      $unsigned("9K6svfrlc1qmChvdnJ") : reg13)) : $signed($signed(reg8)));
              reg25 <= "Tabaapl";
            end
          reg29 <= ({reg8[(1'h0):(1'h0)],
                  $unsigned(("menGFpnyF" ?
                      (reg24 ? reg7 : wire19) : (wire17 ? reg21 : reg15)))} ?
              ("Drt0QNc3OAB" ?
                  (($unsigned(reg6) ?
                      (reg11 > wire20) : $signed(reg15)) + $signed("KTo7xBRVe")) : reg22) : $unsigned((&"AEnwDPzyXtC8vmgvx")));
        end
      else
        begin
          if (wire2[(3'h4):(2'h2)])
            begin
              reg22 <= {"MO22ErEgc4W5EE", {"TTqcOXR8Ppg"}};
              reg28 = wire4;
            end
          else
            begin
              reg22 <= ("KdmcSVdzUFBn0si" ^ reg16);
              reg28 = (-{"7PdLsfqCDOho"});
              reg29 <= (wire17[(3'h7):(3'h7)] ?
                  (^~(~&wire19[(3'h5):(3'h5)])) : (^reg6));
              reg30 <= $unsigned($unsigned((&wire20[(3'h5):(3'h4)])));
            end
          if ("UuuHCUdqcA")
            begin
              reg31 <= $signed(($signed($unsigned((~|reg30))) || $unsigned($unsigned((wire3 ~^ wire19)))));
              reg32 <= $signed((+($unsigned(reg22[(4'he):(2'h2)]) ?
                  $unsigned("D2AhFkkWsU3") : {(wire1 ? reg23 : reg23),
                      wire5[(1'h0):(1'h0)]})));
              reg33 <= reg32[(3'h6):(3'h5)];
            end
          else
            begin
              reg31 <= {reg29[(4'h8):(3'h4)], reg27};
              reg32 <= reg9;
              reg34 = reg10;
              reg35 = $signed({{$signed((reg12 ? (8'ha4) : (8'hab)))},
                  (~"p3VFWoeKKhcC87qoH1Nb")});
            end
          reg36 = (reg31 != {"Mp",
              (((reg34 | reg15) ? (8'ha5) : (reg9 ? wire5 : reg10)) ?
                  wire0[(1'h1):(1'h1)] : reg34)});
          for (forvar37 = (1'h0); (forvar37 < (2'h3)); forvar37 = (forvar37 + (1'h1)))
            begin
              reg38 = reg34;
            end
          reg39 <= reg7[(3'h4):(3'h4)];
        end
    end
  assign wire40 = "zsCySWmaT2cv";
  assign wire41 = reg6[(2'h2):(1'h0)];
  assign wire42 = $signed({$signed((reg7[(4'h8):(3'h6)] ?
                          (8'hb4) : {reg39, wire41}))});
  assign wire43 = {"8Xn3C39VWFl9APsr"};
  assign wire44 = reg32;
  assign wire45 = ("SVv" ?
                      reg9[(3'h7):(2'h3)] : $signed((reg26[(1'h1):(1'h1)] && {{reg15,
                              (7'h40)}})));
  assign wire46 = $unsigned($signed(reg24));
  assign wire47 = reg13;
  module48 #() modinst62 (.y(wire61), .wire51(reg21), .wire49(wire5), .clk(clk), .wire50(reg13), .wire52(reg15));
  assign wire63 = ("" ? "k4RJvC9SzeIaDZ2ALLx" : reg10[(3'h4):(1'h1)]);
  assign wire64 = (~|$signed($unsigned(wire44)));
  assign wire65 = wire42;
  always
    @(posedge clk) begin
      reg66 <= (~&$unsigned("Y6SzK9snH"));
      if ((reg39 ?
          $unsigned("") : ($signed($signed($unsigned(wire1))) <= ((!wire64) == ($unsigned(wire1) ?
              "leZ5XCpfk5Y" : wire5)))))
        begin
          if ({wire41})
            begin
              reg67 <= $unsigned("JtUf1CgeQZ2inM");
              reg68 <= reg12;
            end
          else
            begin
              reg67 <= (7'h41);
              reg68 <= reg66[(2'h2):(1'h0)];
              reg69 = $unsigned($signed((~|((reg15 ? wire42 : reg33) ?
                  $signed(wire0) : $unsigned(reg24)))));
              reg70 = (wire63[(1'h1):(1'h0)] || (reg69 << (~|reg11)));
              reg71 <= (|reg24[(1'h1):(1'h0)]);
            end
          reg72 = $signed("5t6ytNwmPB64KJ");
          reg73 <= reg33;
        end
      else
        begin
          if (reg30[(3'h7):(2'h2)])
            begin
              reg67 <= ((wire65[(4'ha):(4'ha)] ~^ $unsigned((~^$signed((8'hbd))))) >= "pcc8fX");
              reg69 = $unsigned(wire0);
              reg70 = (reg10[(3'h6):(1'h1)] ?
                  $unsigned(wire3) : $unsigned(reg9[(3'h7):(3'h6)]));
              reg71 <= ($signed(({(reg25 + reg70), (~&reg39)} * ({wire19} ?
                  (!wire40) : (^~wire64)))) && (&reg7[(3'h7):(2'h3)]));
              reg73 <= (((("Sw" > (+(8'hbd))) ?
                          $unsigned("0vbu") : reg26[(3'h7):(1'h0)]) ?
                      "QCZ2LQQv" : wire65[(2'h3):(1'h0)]) ?
                  (wire61[(1'h1):(1'h0)] + wire45[(1'h1):(1'h0)]) : reg9[(4'h8):(4'h8)]);
            end
          else
            begin
              reg67 <= (reg11 ?
                  $signed(reg7[(3'h7):(3'h5)]) : ($unsigned((!(reg13 ?
                      reg6 : reg21))) * reg15[(5'h11):(4'h8)]));
              reg68 <= "4N";
              reg71 <= (8'ha3);
              reg73 <= $signed($signed("D7P51h6aumh5XqN"));
              reg74 <= (($unsigned((~|$unsigned(reg68))) + (7'h42)) || "dl");
            end
        end
      reg75 = {$signed(wire4), $signed($unsigned("YLG7WIpna4msFQXbdo"))};
      reg76 <= $signed(($signed(reg27) * "3JNChb"));
    end
  assign wire77 = (wire47[(1'h1):(1'h0)] ? {reg25} : $signed(wire4));
  assign wire78 = {$signed((wire4[(4'hf):(4'hb)] >>> ((wire65 ?
                              wire40 : reg32) ?
                          reg23 : wire18[(4'hc):(4'hb)])))};
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module48  (y, clk, wire52, wire51, wire50, wire49);
  output wire [(32'h71):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire52;
  input wire [(3'h5):(1'h0)] wire51;
  input wire signed [(5'h13):(1'h0)] wire50;
  input wire signed [(4'h8):(1'h0)] wire49;
  wire signed [(5'h11):(1'h0)] wire60;
  wire signed [(4'hc):(1'h0)] wire59;
  wire signed [(5'h13):(1'h0)] wire58;
  wire [(4'h9):(1'h0)] wire57;
  wire [(5'h15):(1'h0)] wire56;
  wire [(5'h10):(1'h0)] wire55;
  wire [(4'ha):(1'h0)] wire54;
  wire signed [(4'h8):(1'h0)] wire53;
  assign y = {wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire54,
                 wire53,
                 (1'h0)};
  assign wire53 = wire51;
  assign wire54 = $signed((((~(wire52 || wire53)) && ({wire51} - {wire49,
                          wire51})) ?
                      $unsigned(("b80y5GX909Veiz2u0QVH" <= "FNmu2xRtQ5xW07e4gklC")) : wire49));
  assign wire55 = wire54[(1'h1):(1'h0)];
  assign wire56 = (wire52[(3'h4):(1'h0)] ?
                      ({$unsigned((^~wire51)),
                          wire54} > "eKyp") : wire53[(3'h4):(2'h2)]);
  assign wire57 = $signed($signed(wire50));
  assign wire58 = {$signed(wire54[(4'h8):(1'h0)]),
                      ($signed($unsigned("otvg1o3h")) ?
                          $signed((8'hb0)) : {wire53})};
  assign wire59 = "RwUkFYpVH";
  assign wire60 = $signed($unsigned(wire51));
endmodule