BLOCK ASYNCPATHS;
BLOCK RESETPATHS;

PERIOD PORT "clk_12MHz" 83.000 ns HIGH 41.500 ns ; 
