                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 7]         [8]       [9]
Mult.d F2 F1 F0     [1]       [9, 23]        []             [24]      [25]
Add.d F3 F3 F2      [2]       [25, 27]       []             [28]      [29]
Mult.d F2 F1 F1     [2]       [9, 23]        []             [24]      [29]
Ld F1 0(R1)         [3]       [4, 4]         [5, 9]         [10]      [30]
Addi R1 R1 4        [3]       [4, 4]         []             [5]       [30]
Add.d F4 F2 F4      [4]       [25, 27]       []             [28]      [31]
Addi R1 R1 8        [4]       [6, 6]         []             [7]       [31]
Ld F1 0(R1)         [5]       [6, 6]         [7, 11]        [12]      [32]
Mult.d F2 F1 F0     [9]       [13, 27]       []             [29]      [32]
Add.d F3 F3 F2      [9]       [30, 32]       []             [33]      [34]
Mult.d F2 F1 F1     [10]      [13, 27]       []             [29]      [34]
Ld F1 0(R1)         [10]      [11, 11]       [12, 16]       [17]      [35]
Mult.d F2 F1 F0     [13]      [18, 32]       []             [33]      [35]
Add.d F3 F3 F2      [25]      [34, 36]       []             [37]      [38]
Mult.d F2 F1 F1     [25]      [26, 40]       []             [41]      [42]
Add.d F4 F2 F4      [26]      [42, 44]       []             [45]      [46]
