#ifndef DOLRECOMP_CPU_H
#define DOLRECOMP_CPU_H

#include <stdbool.h>
#include <stdint.h>

#ifdef __cplusplus
extern "C" {
#endif

#define MODERNGEKKO_CPU_ABI_VERSION 4u
#define GXRUNTIME_CPU_ABI_VERSION MODERNGEKKO_CPU_ABI_VERSION

typedef struct CPUState CPUState;

typedef uint64_t (*PPCExternalRead)(CPUState* cpu, uint32_t address, uint8_t size);
typedef void (*PPCExternalWrite)(CPUState* cpu, uint32_t address, uint64_t value, uint8_t size);
typedef uint32_t (*PPCExternalRead32)(CPUState* cpu, uint32_t address, uint8_t region);
typedef void (*PPCExternalWrite32)(CPUState* cpu, uint32_t address, uint32_t value,
                                   uint8_t region);
typedef void* (*PPCExternalPointer)(CPUState* cpu, uint32_t address, uint32_t size);
typedef void (*PPCInstructionFallback)(CPUState* cpu, uint32_t instruction, uint32_t address);
typedef bool (*PPCHostCall)(CPUState* cpu, uint32_t address);

struct CPUState
{
    uint32_t gpr[32];
    double fpr[32];
    double ps1[32];
    uint32_t pc;
    uint32_t lr;
    uint32_t ctr;
    uint8_t crf[8];   /* unpacked CR, see cpu_cr_get */
    uint32_t xer;
    uint32_t fpscr;
    uint32_t msr;
    uint32_t srr0;
    uint32_t srr1;
    uint32_t dar;
    uint32_t dsisr;
    uint32_t ear;
    uint32_t hid2;
    uint64_t timebase;
    uint32_t sr[16];
    uint32_t gqr[8];
    uint32_t spr[1024];
    uint32_t exception;
    uint32_t program_exception;
    uint32_t tlb_last_vps;
    uint32_t tlb_last_index;
    uint32_t tlb_invalidate_count;
    uint32_t external_addr;
    uint32_t external_value;
    uint8_t external_rid;
    uint8_t external_read_count;
    uint8_t external_write_count;
    uint32_t reserve_addr;
    bool reserve_valid;
    uint32_t locked_cache_tag[512];
    bool locked_cache_valid[512];
    PPCExternalRead external_read;
    PPCExternalWrite external_write;
    PPCExternalRead32 external_read32;
    PPCExternalWrite32 external_write32;
    PPCInstructionFallback instruction_fallback;
    PPCHostCall host_call;
    void* external_user_data;
    uint8_t* ram;
    uint32_t ram_size;
    uint8_t* mem2;
    uint32_t mem2_size;
    int64_t downcount;
};

/* The CR is stored UNPACKED, one byte per field (crf[0] is CR0, the top
 * nibble of the architectural register), each holding LT/GT/EQ/SO as
 * 8/4/2/1. A field write is then one byte store instead of a
 * read-modify-write of a packed word -- the packed form cost 8.75% of the
 * gameplay profile. Only mfcr/mtcrf and the chassis sync need the packed
 * value, and they go through these two. ABI v4. */
static inline uint32_t cpu_cr_get(const CPUState* cpu) {
    uint32_t cr = 0;
    for (unsigned i = 0; i < 8; ++i)
        cr |= (uint32_t)(cpu->crf[i] & 0xFu) << (28u - 4u * i);
    return cr;
}

static inline void cpu_cr_set(CPUState* cpu, uint32_t cr) {
    for (unsigned i = 0; i < 8; ++i)
        cpu->crf[i] = (uint8_t)((cr >> (28u - 4u * i)) & 0xFu);
}

#ifdef __cplusplus
}
#endif

#endif
