*design* DebussyLib (btIdent Verdi_P-2019.06-SP2-12)
Command arguments:
    +define+verilog
    -sv
    -f run.f
        ./sim_define.v
        ../../src/rtl/myCPU/pipeline_sync/rev03/alu.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/PCSrc_logic.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/hazard_unit.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/dualport_mem_synch_rw_dualclk.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/aludec.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/branch_logic.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/controller.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/datapath.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/maindec.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/reg_file_async.v
        ../../src/rtl/myCPU/pipeline_sync/rev03/riscvsingle.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/RV32I_System.v
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/adder.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/be_logic.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/extend.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/flopenr.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/flopenr_clr.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/flopr.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/mux2.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/mux3.sv
        ../../src/rtl/myCPU/pipeline_sync/rev03/building_blocks/mux2_2.sv
        ../../testbench/cpu_tb.v

Highest level modules:
cpu_tb

Total	0 error(s),   0 warning(s)
